

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Wed Mar 27 17:16:44 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_KeccakF1600_StatePer_fu_314  |KeccakF1600_StatePer  |   50|   50|   50|   50|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |   25|   25|         1|          -|          -|       25|    no    |
        |- Loop 2         |    ?|    ?|       376|          -|          -|        ?|    no    |
        | + Loop 2.1      |  323|  323|        19|          -|          -|       17|    no    |
        |  ++ Loop 2.1.1  |   16|   16|         2|          -|          -|        8|    no    |
        |- Loop 3         |  136|  136|         1|          -|          -|      136|    no    |
        |- Loop 4         |    0|  270|         2|          -|          -| 0 ~ 135 |    no    |
        |- Loop 5         |  323|  323|        19|          -|          -|       17|    no    |
        | + Loop 5.1      |   16|   16|         2|          -|          -|        8|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	4  / (!tmp_108)
	9  / (tmp_108)
4 --> 
	8  / (exitcond3)
	5  / (!exitcond3)
5 --> 
	6  / (!tmp_i)
	7  / (tmp_i)
6 --> 
	5  / true
7 --> 
	4  / true
8 --> 
	3  / true
9 --> 
	9  / (!exitcond)
	10  / (exitcond)
10 --> 
	11  / (tmp_112)
	12  / (!tmp_112)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond4)
15 --> 
	16  / (!tmp_i3)
	17  / (tmp_i3)
16 --> 
	15  / true
17 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen)"   --->   Operation 18 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%m_offset_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %m_offset)"   --->   Operation 19 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.77ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:369]   --->   Operation 20 'alloca' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:372]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_25, %2 ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.21ns)   --->   "%tmp = icmp eq i5 %i, -7" [fips202.c:372]   --->   Operation 23 'icmp' 'tmp' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.54ns)   --->   "%i_25 = add i5 %i, 1" [fips202.c:372]   --->   Operation 25 'add' 'i_25' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [fips202.c:372]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [fips202.c:373]   --->   Operation 27 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_s" [fips202.c:373]   --->   Operation 28 'getelementptr' 's_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:373]   --->   Operation 29 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:372]   --->   Operation 30 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_122 = trunc i64 %mlen_read to i32"   --->   Operation 31 'trunc' 'tmp_122' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:375]   --->   Operation 32 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_26 = phi i32 [ %indvars_iv_next, %8 ], [ %tmp_122, %3 ]" [fips202.c:386]   --->   Operation 33 'phi' 'i_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_01_rec = phi i64 [ %p_rec, %8 ], [ 0, %3 ]" [fips202.c:381]   --->   Operation 34 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_0 = phi i64 [ %mlen_assign, %8 ], [ %mlen_read, %3 ]" [fips202.c:380]   --->   Operation 35 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i64 %p_01_rec to i13" [fips202.c:386]   --->   Operation 36 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.34ns)   --->   "%tmp_108 = icmp ult i64 %p_0, 136" [fips202.c:375]   --->   Operation 37 'icmp' 'tmp_108' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_108, label %.preheader3.preheader, label %.preheader4.preheader" [fips202.c:375]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.79ns)   --->   "%tmp1 = add i13 %tmp_123, %m_offset_read" [fips202.c:386]   --->   Operation 39 'add' 'tmp1' <Predicate = (!tmp_108)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.35ns)   --->   "br label %.preheader4"   --->   Operation 40 'br' <Predicate = (!tmp_108)> <Delay = 1.35>
ST_3 : Operation 41 [1/1] (1.35ns)   --->   "br label %.preheader3" [fips202.c:384]   --->   Operation 41 'br' <Predicate = (tmp_108)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_6, %load64.1.exit ], [ 0, %.preheader4.preheader ]"   --->   Operation 42 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 43 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.21ns)   --->   "%exitcond3 = icmp eq i5 %i_1, -15" [fips202.c:376]   --->   Operation 44 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.54ns)   --->   "%i_6 = add i5 %i_1, 1" [fips202.c:376]   --->   Operation 45 'add' 'i_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %8, label %5" [fips202.c:376]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)" [fips202.c:377]   --->   Operation 47 'bitconcatenate' 'tmp_110' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.35ns)   --->   "br label %6" [fips202.c:28->fips202.c:377]   --->   Operation 48 'br' <Predicate = (!exitcond3)> <Delay = 1.35>
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:379]   --->   Operation 49 'call' <Predicate = (exitcond3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (2.99ns)   --->   "%p_rec = add i64 %p_01_rec, 136" [fips202.c:381]   --->   Operation 50 'add' 'p_rec' <Predicate = (exitcond3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %5 ], [ %i_28, %7 ]"   --->   Operation 51 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%r_i = phi i64 [ 0, %5 ], [ %r, %7 ]"   --->   Operation 52 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i4 %i_i, -8" [fips202.c:28->fips202.c:377]   --->   Operation 53 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 54 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.49ns)   --->   "%i_28 = add i4 %i_i, 1" [fips202.c:28->fips202.c:377]   --->   Operation 55 'add' 'i_28' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %load64.1.exit, label %7" [fips202.c:28->fips202.c:377]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i4 %i_i to i8" [fips202.c:28->fips202.c:377]   --->   Operation 57 'zext' 'tmp_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.71ns)   --->   "%tmp2 = add i8 %tmp_i_cast, %tmp_110" [fips202.c:28->fips202.c:377]   --->   Operation 58 'add' 'tmp2' <Predicate = (!tmp_i)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i13" [fips202.c:28->fips202.c:377]   --->   Operation 59 'zext' 'tmp2_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.79ns)   --->   "%sum_i = add i13 %tmp1, %tmp2_cast" [fips202.c:386]   --->   Operation 60 'add' 'sum_i' <Predicate = (!tmp_i)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i13 %sum_i to i64" [fips202.c:386]   --->   Operation 61 'zext' 'sum_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [3400 x i8]* %m, i64 0, i64 %sum_i_cast" [fips202.c:29->fips202.c:377]   --->   Operation 62 'getelementptr' 'm_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:29->fips202.c:377]   --->   Operation 63 'load' 'm_load_1' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_116 = zext i5 %i_1 to i64" [fips202.c:377]   --->   Operation 64 'zext' 'tmp_116' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_116" [fips202.c:377]   --->   Operation 65 'getelementptr' 's_addr_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_2, align 8" [fips202.c:377]   --->   Operation 66 'load' 's_load' <Predicate = (tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 6 <SV = 5> <Delay = 5.19>
ST_6 : Operation 67 [1/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_1, align 1" [fips202.c:29->fips202.c:377]   --->   Operation 67 'load' 'm_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_189_i = zext i8 %m_load_1 to i64" [fips202.c:29->fips202.c:377]   --->   Operation 68 'zext' 'tmp_189_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_124 = trunc i4 %i_i to i3" [fips202.c:28->fips202.c:377]   --->   Operation 69 'trunc' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_190_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_124, i3 0)" [fips202.c:29->fips202.c:377]   --->   Operation 70 'bitconcatenate' 'tmp_190_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_191_i = zext i6 %tmp_190_i to i64" [fips202.c:29->fips202.c:377]   --->   Operation 71 'zext' 'tmp_191_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_192_i = shl i64 %tmp_189_i, %tmp_191_i" [fips202.c:29->fips202.c:377]   --->   Operation 72 'shl' 'tmp_192_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %tmp_192_i, %r_i" [fips202.c:29->fips202.c:377]   --->   Operation 73 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %6" [fips202.c:28->fips202.c:377]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.35>
ST_7 : Operation 75 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_2, align 8" [fips202.c:377]   --->   Operation 75 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_7 : Operation 76 [1/1] (0.80ns)   --->   "%tmp_117 = xor i64 %s_load, %r_i" [fips202.c:377]   --->   Operation 76 'xor' 'tmp_117' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (2.77ns)   --->   "store i64 %tmp_117, i64* %s_addr_2, align 8" [fips202.c:377]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader4" [fips202.c:376]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.99>
ST_8 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:379]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 80 [1/1] (2.99ns)   --->   "%mlen_assign = add i64 %p_0, -136" [fips202.c:380]   --->   Operation 80 'add' 'mlen_assign' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (2.18ns)   --->   "%indvars_iv_next = add i32 %i_26, -136" [fips202.c:382]   --->   Operation 81 'add' 'indvars_iv_next' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:382]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.77>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %i_27, %9 ], [ 0, %.preheader3.preheader ]"   --->   Operation 83 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %i_2, -120" [fips202.c:384]   --->   Operation 84 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 136, i64 136, i64 136)"   --->   Operation 85 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.71ns)   --->   "%i_27 = add i8 %i_2, 1" [fips202.c:384]   --->   Operation 86 'add' 'i_27' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %9" [fips202.c:384]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_109 = zext i8 %i_2 to i64" [fips202.c:385]   --->   Operation 88 'zext' 'tmp_109' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_109" [fips202.c:385]   --->   Operation 89 'getelementptr' 't_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.77ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:385]   --->   Operation 90 'store' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader3" [fips202.c:384]   --->   Operation 91 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:386]   --->   Operation 92 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 10 <SV = 4> <Delay = 5.97>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%i_3 = phi i8 [ %tmp_113, %10 ], [ 0, %.preheader.preheader ]" [fips202.c:386]   --->   Operation 93 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_111 = zext i8 %i_3 to i64" [fips202.c:386]   --->   Operation 94 'zext' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_171_cast = zext i8 %i_3 to i13" [fips202.c:386]   --->   Operation 95 'zext' 'tmp_171_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (2.34ns)   --->   "%tmp_112 = icmp ult i64 %tmp_111, %p_0" [fips202.c:386]   --->   Operation 96 'icmp' 'tmp_112' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 135, i64 0)"   --->   Operation 97 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.71ns)   --->   "%tmp_113 = add i8 %i_3, 1" [fips202.c:386]   --->   Operation 98 'add' 'tmp_113' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_112, label %10, label %11" [fips202.c:386]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i13 %tmp_123, %tmp_171_cast" [fips202.c:386]   --->   Operation 100 'add' 'tmp3' <Predicate = (tmp_112)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (3.20ns) (root node of TernaryAdder)   --->   "%sum2 = add i13 %tmp3, %m_offset_read" [fips202.c:386]   --->   Operation 101 'add' 'sum2' <Predicate = (tmp_112)> <Delay = 3.20> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sum2_cast = zext i13 %sum2 to i64" [fips202.c:386]   --->   Operation 102 'zext' 'sum2_cast' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3400 x i8]* %m, i64 0, i64 %sum2_cast" [fips202.c:387]   --->   Operation 103 'getelementptr' 'm_addr' <Predicate = (tmp_112)> <Delay = 0.00>
ST_10 : Operation 104 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:387]   --->   Operation 104 'load' 'm_load' <Predicate = (tmp_112)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_114 = zext i32 %i_26 to i64" [fips202.c:388]   --->   Operation 105 'zext' 'tmp_114' <Predicate = (!tmp_112)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_114" [fips202.c:388]   --->   Operation 106 'getelementptr' 't_addr_3' <Predicate = (!tmp_112)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (2.77ns)   --->   "store i8 31, i8* %t_addr_3, align 1" [fips202.c:388]   --->   Operation 107 'store' <Predicate = (!tmp_112)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 11 <SV = 5> <Delay = 5.54>
ST_11 : Operation 108 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:387]   --->   Operation 108 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_111" [fips202.c:387]   --->   Operation 109 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %t_addr_2, align 1" [fips202.c:387]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:386]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 2.77>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:389]   --->   Operation 112 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_4, align 1" [fips202.c:389]   --->   Operation 113 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 13 <SV = 6> <Delay = 5.54>
ST_13 : Operation 114 [1/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_4, align 1" [fips202.c:389]   --->   Operation 114 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_115 = or i8 %t_load, -128" [fips202.c:389]   --->   Operation 115 'or' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (2.77ns)   --->   "store i8 %tmp_115, i8* %t_addr_4, align 1" [fips202.c:389]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_13 : Operation 117 [1/1] (1.35ns)   --->   "br label %12" [fips202.c:390]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.35>

State 14 <SV = 7> <Delay = 1.54>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%i_4 = phi i5 [ 0, %11 ], [ %i_29, %load64.exit ]"   --->   Operation 118 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 119 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (1.21ns)   --->   "%exitcond4 = icmp eq i5 %i_4, -15" [fips202.c:390]   --->   Operation 120 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (1.54ns)   --->   "%i_29 = add i5 %i_4, 1" [fips202.c:390]   --->   Operation 121 'add' 'i_29' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %16, label %13" [fips202.c:390]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_4, i3 0)" [fips202.c:391]   --->   Operation 123 'bitconcatenate' 'tmp_118' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (1.35ns)   --->   "br label %14" [fips202.c:28->fips202.c:391]   --->   Operation 124 'br' <Predicate = (!exitcond4)> <Delay = 1.35>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "ret void" [fips202.c:392]   --->   Operation 125 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 4.49>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%i_i1 = phi i4 [ 0, %13 ], [ %i_7, %15 ]"   --->   Operation 126 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%r_i2 = phi i64 [ 0, %13 ], [ %r_1, %15 ]"   --->   Operation 127 'phi' 'r_i2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (1.21ns)   --->   "%tmp_i3 = icmp eq i4 %i_i1, -8" [fips202.c:28->fips202.c:391]   --->   Operation 128 'icmp' 'tmp_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 129 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.49ns)   --->   "%i_7 = add i4 %i_i1, 1" [fips202.c:28->fips202.c:391]   --->   Operation 130 'add' 'i_7' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_i3, label %load64.exit, label %15" [fips202.c:28->fips202.c:391]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_i4_cast = zext i4 %i_i1 to i8" [fips202.c:28->fips202.c:391]   --->   Operation 132 'zext' 'tmp_i4_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (1.71ns)   --->   "%sum_i5 = add i8 %tmp_118, %tmp_i4_cast" [fips202.c:391]   --->   Operation 133 'add' 'sum_i5' <Predicate = (!tmp_i3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%sum_i5_cast = zext i8 %sum_i5 to i64" [fips202.c:391]   --->   Operation 134 'zext' 'sum_i5_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i5_cast" [fips202.c:29->fips202.c:391]   --->   Operation 135 'getelementptr' 't_addr_5' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_15 : Operation 136 [2/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [fips202.c:29->fips202.c:391]   --->   Operation 136 'load' 't_load_2' <Predicate = (!tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_119 = zext i5 %i_4 to i64" [fips202.c:391]   --->   Operation 137 'zext' 'tmp_119' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_119" [fips202.c:391]   --->   Operation 138 'getelementptr' 's_addr_3' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_15 : Operation 139 [2/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_3, align 8" [fips202.c:391]   --->   Operation 139 'load' 's_load_1' <Predicate = (tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 16 <SV = 9> <Delay = 5.19>
ST_16 : Operation 140 [1/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [fips202.c:29->fips202.c:391]   --->   Operation 140 'load' 't_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_16 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%tmp_189_i8 = zext i8 %t_load_2 to i64" [fips202.c:29->fips202.c:391]   --->   Operation 141 'zext' 'tmp_189_i8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%tmp_125 = trunc i4 %i_i1 to i3" [fips202.c:28->fips202.c:391]   --->   Operation 142 'trunc' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%tmp_190_i9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_125, i3 0)" [fips202.c:29->fips202.c:391]   --->   Operation 143 'bitconcatenate' 'tmp_190_i9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%tmp_191_i1 = zext i6 %tmp_190_i9 to i64" [fips202.c:29->fips202.c:391]   --->   Operation 144 'zext' 'tmp_191_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%tmp_192_i1 = shl i64 %tmp_189_i8, %tmp_191_i1" [fips202.c:29->fips202.c:391]   --->   Operation 145 'shl' 'tmp_192_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_1 = or i64 %tmp_192_i1, %r_i2" [fips202.c:29->fips202.c:391]   --->   Operation 146 'or' 'r_1' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "br label %14" [fips202.c:28->fips202.c:391]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 6.35>
ST_17 : Operation 148 [1/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_3, align 8" [fips202.c:391]   --->   Operation 148 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_17 : Operation 149 [1/1] (0.80ns)   --->   "%tmp_120 = xor i64 %s_load_1, %r_i2" [fips202.c:391]   --->   Operation 149 'xor' 'tmp_120' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (2.77ns)   --->   "store i64 %tmp_120, i64* %s_addr_3, align 8" [fips202.c:391]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "br label %12" [fips202.c:390]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mlen_read       (read             ) [ 001111111000000000]
m_offset_read   (read             ) [ 001111111111000000]
t               (alloca           ) [ 001111111111111111]
StgValue_21     (br               ) [ 011000000000000000]
i               (phi              ) [ 001000000000000000]
tmp             (icmp             ) [ 001000000000000000]
empty           (speclooptripcount) [ 000000000000000000]
i_25            (add              ) [ 011000000000000000]
StgValue_26     (br               ) [ 000000000000000000]
tmp_s           (zext             ) [ 000000000000000000]
s_addr          (getelementptr    ) [ 000000000000000000]
StgValue_29     (store            ) [ 000000000000000000]
StgValue_30     (br               ) [ 011000000000000000]
tmp_122         (trunc            ) [ 001111111000000000]
StgValue_32     (br               ) [ 001111111000000000]
i_26            (phi              ) [ 000111111111000000]
p_01_rec        (phi              ) [ 000111110000000000]
p_0             (phi              ) [ 000111111111000000]
tmp_123         (trunc            ) [ 000000000111000000]
tmp_108         (icmp             ) [ 000111111000000000]
StgValue_38     (br               ) [ 000000000000000000]
tmp1            (add              ) [ 000011110000000000]
StgValue_40     (br               ) [ 000111111000000000]
StgValue_41     (br               ) [ 000111111100000000]
i_1             (phi              ) [ 000011100000000000]
empty_46        (speclooptripcount) [ 000000000000000000]
exitcond3       (icmp             ) [ 000111111000000000]
i_6             (add              ) [ 000111111000000000]
StgValue_46     (br               ) [ 000000000000000000]
tmp_110         (bitconcatenate   ) [ 000001100000000000]
StgValue_48     (br               ) [ 000111111000000000]
p_rec           (add              ) [ 001100001000000000]
i_i             (phi              ) [ 000001100000000000]
r_i             (phi              ) [ 000001110000000000]
tmp_i           (icmp             ) [ 000111111000000000]
empty_47        (speclooptripcount) [ 000000000000000000]
i_28            (add              ) [ 000111111000000000]
StgValue_56     (br               ) [ 000000000000000000]
tmp_i_cast      (zext             ) [ 000000000000000000]
tmp2            (add              ) [ 000000000000000000]
tmp2_cast       (zext             ) [ 000000000000000000]
sum_i           (add              ) [ 000000000000000000]
sum_i_cast      (zext             ) [ 000000000000000000]
m_addr_1        (getelementptr    ) [ 000000100000000000]
tmp_116         (zext             ) [ 000000000000000000]
s_addr_2        (getelementptr    ) [ 000000010000000000]
m_load_1        (load             ) [ 000000000000000000]
tmp_189_i       (zext             ) [ 000000000000000000]
tmp_124         (trunc            ) [ 000000000000000000]
tmp_190_i       (bitconcatenate   ) [ 000000000000000000]
tmp_191_i       (zext             ) [ 000000000000000000]
tmp_192_i       (shl              ) [ 000000000000000000]
r               (or               ) [ 000111111000000000]
StgValue_74     (br               ) [ 000111111000000000]
s_load          (load             ) [ 000000000000000000]
tmp_117         (xor              ) [ 000000000000000000]
StgValue_77     (store            ) [ 000000000000000000]
StgValue_78     (br               ) [ 000111111000000000]
StgValue_79     (call             ) [ 000000000000000000]
mlen_assign     (add              ) [ 001111111000000000]
indvars_iv_next (add              ) [ 001111111000000000]
StgValue_82     (br               ) [ 001111111000000000]
i_2             (phi              ) [ 000000000100000000]
exitcond        (icmp             ) [ 000000000100000000]
empty_48        (speclooptripcount) [ 000000000000000000]
i_27            (add              ) [ 000100000100000000]
StgValue_87     (br               ) [ 000000000000000000]
tmp_109         (zext             ) [ 000000000000000000]
t_addr          (getelementptr    ) [ 000000000000000000]
StgValue_90     (store            ) [ 000000000000000000]
StgValue_91     (br               ) [ 000100000100000000]
StgValue_92     (br               ) [ 000000000111000000]
i_3             (phi              ) [ 000000000010000000]
tmp_111         (zext             ) [ 000000000001000000]
tmp_171_cast    (zext             ) [ 000000000000000000]
tmp_112         (icmp             ) [ 000000000011000000]
empty_49        (speclooptripcount) [ 000000000000000000]
tmp_113         (add              ) [ 000000000111000000]
StgValue_99     (br               ) [ 000000000000000000]
tmp3            (add              ) [ 000000000000000000]
sum2            (add              ) [ 000000000000000000]
sum2_cast       (zext             ) [ 000000000000000000]
m_addr          (getelementptr    ) [ 000000000001000000]
tmp_114         (zext             ) [ 000000000000000000]
t_addr_3        (getelementptr    ) [ 000000000000000000]
StgValue_107    (store            ) [ 000000000000000000]
m_load          (load             ) [ 000000000000000000]
t_addr_2        (getelementptr    ) [ 000000000000000000]
StgValue_110    (store            ) [ 000000000000000000]
StgValue_111    (br               ) [ 000000000111000000]
t_addr_4        (getelementptr    ) [ 000000000000010000]
t_load          (load             ) [ 000000000000000000]
tmp_115         (or               ) [ 000000000000000000]
StgValue_116    (store            ) [ 000000000000000000]
StgValue_117    (br               ) [ 000000000000011111]
i_4             (phi              ) [ 000000000000001110]
empty_50        (speclooptripcount) [ 000000000000000000]
exitcond4       (icmp             ) [ 000000000000001111]
i_29            (add              ) [ 000000000000011111]
StgValue_122    (br               ) [ 000000000000000000]
tmp_118         (bitconcatenate   ) [ 000000000000000110]
StgValue_124    (br               ) [ 000000000000001111]
StgValue_125    (ret              ) [ 000000000000000000]
i_i1            (phi              ) [ 000000000000000110]
r_i2            (phi              ) [ 000000000000000111]
tmp_i3          (icmp             ) [ 000000000000001111]
empty_51        (speclooptripcount) [ 000000000000000000]
i_7             (add              ) [ 000000000000001111]
StgValue_131    (br               ) [ 000000000000000000]
tmp_i4_cast     (zext             ) [ 000000000000000000]
sum_i5          (add              ) [ 000000000000000000]
sum_i5_cast     (zext             ) [ 000000000000000000]
t_addr_5        (getelementptr    ) [ 000000000000000010]
tmp_119         (zext             ) [ 000000000000000000]
s_addr_3        (getelementptr    ) [ 000000000000000001]
t_load_2        (load             ) [ 000000000000000000]
tmp_189_i8      (zext             ) [ 000000000000000000]
tmp_125         (trunc            ) [ 000000000000000000]
tmp_190_i9      (bitconcatenate   ) [ 000000000000000000]
tmp_191_i1      (zext             ) [ 000000000000000000]
tmp_192_i1      (shl              ) [ 000000000000000000]
r_1             (or               ) [ 000000000000001111]
StgValue_147    (br               ) [ 000000000000001111]
s_load_1        (load             ) [ 000000000000000000]
tmp_120         (xor              ) [ 000000000000000000]
StgValue_150    (store            ) [ 000000000000000000]
StgValue_151    (br               ) [ 000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlen">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="t_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mlen_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="m_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="13" slack="0"/>
<pin id="78" dir="0" index="1" bw="13" slack="0"/>
<pin id="79" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="s_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_29/2 s_load/5 StgValue_77/7 s_load_1/15 StgValue_150/17 "/>
</bind>
</comp>

<comp id="96" class="1004" name="m_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="13" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load_1/5 m_load/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="s_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_2/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="t_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_90/9 StgValue_107/10 StgValue_110/11 t_load/12 StgValue_116/13 t_load_2/15 "/>
</bind>
</comp>

<comp id="130" class="1004" name="m_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="t_addr_3_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="t_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="1"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="t_addr_4_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/12 "/>
</bind>
</comp>

<comp id="162" class="1004" name="t_addr_5_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/15 "/>
</bind>
</comp>

<comp id="169" class="1004" name="s_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_3/15 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_26_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2"/>
<pin id="190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_26 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_26_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="32" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_26/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="p_01_rec_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_01_rec_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="2"/>
<pin id="212" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="64" slack="2"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="1"/>
<pin id="222" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_i_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="r_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="r_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="64" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_2_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_3_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_3_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_4_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_4_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/14 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_i1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_i1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/15 "/>
</bind>
</comp>

<comp id="302" class="1005" name="r_i2_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_i2_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="64" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/15 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_KeccakF1600_StatePer_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="64" slack="0"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_49/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_25_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_122_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_122/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_123_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_123/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_108_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="0"/>
<pin id="354" dir="0" index="1" bw="13" slack="2"/>
<pin id="355" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="exitcond3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_110_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_rec_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_28_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_i_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="1"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp2_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sum_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="2"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sum_i_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_116_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_116/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_189_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_189_i/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_124_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_124/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_190_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_190_i/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_191_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191_i/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_192_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_192_i/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="r_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="64" slack="1"/>
<pin id="452" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_117_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="1"/>
<pin id="458" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_117/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mlen_assign_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="2"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mlen_assign/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvars_iv_next_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="2"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="i_27_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_109_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_111_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_171_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171_cast/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_112_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="2"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_112/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_113_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="13" slack="2"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sum2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="0"/>
<pin id="518" dir="0" index="1" bw="13" slack="4"/>
<pin id="519" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sum2_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="13" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_114_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="2"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_115_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_115/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="exitcond4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="i_29_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/14 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_118_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_i3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="4" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="i_7_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/15 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_i4_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i4_cast/15 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sum_i5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="0" index="1" bw="4" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i5/15 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sum_i5_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i5_cast/15 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_119_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_119/15 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_189_i8_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_189_i8/16 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_125_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_125/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_190_i9_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_190_i9/16 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_191_i1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191_i1/16 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_192_i1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="6" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_192_i1/16 "/>
</bind>
</comp>

<comp id="615" class="1004" name="r_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="1"/>
<pin id="618" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_1/16 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_120_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="1"/>
<pin id="624" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_120/17 "/>
</bind>
</comp>

<comp id="628" class="1005" name="mlen_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="1"/>
<pin id="630" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_read "/>
</bind>
</comp>

<comp id="634" class="1005" name="m_offset_read_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="13" slack="2"/>
<pin id="636" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="m_offset_read "/>
</bind>
</comp>

<comp id="643" class="1005" name="i_25_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp_122_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_123_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="2"/>
<pin id="655" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="13" slack="2"/>
<pin id="663" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="i_6_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="674" class="1005" name="tmp_110_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="679" class="1005" name="p_rec_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="687" class="1005" name="i_28_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="692" class="1005" name="m_addr_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="1"/>
<pin id="694" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="s_addr_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="1"/>
<pin id="699" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="r_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="707" class="1005" name="mlen_assign_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="1"/>
<pin id="709" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_assign "/>
</bind>
</comp>

<comp id="712" class="1005" name="indvars_iv_next_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="720" class="1005" name="i_27_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_111_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_113_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="738" class="1005" name="m_addr_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="1"/>
<pin id="740" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="743" class="1005" name="t_addr_4_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="1"/>
<pin id="745" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="i_29_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="0"/>
<pin id="753" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_118_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="1"/>
<pin id="758" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="764" class="1005" name="i_7_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="0"/>
<pin id="766" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="769" class="1005" name="t_addr_5_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="774" class="1005" name="s_addr_3_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="1"/>
<pin id="776" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="r_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="1"/>
<pin id="781" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="103" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="191" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="219"><net_src comp="213" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="181" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="181" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="181" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="345"><net_src comp="202" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="213" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="342" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="224" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="224" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="224" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="36" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="198" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="236" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="236" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="236" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="421"><net_src comp="220" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="426"><net_src comp="103" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="232" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="36" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="423" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="244" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="89" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="244" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="466"><net_src comp="210" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="188" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="260" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="260" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="58" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="260" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="494"><net_src comp="271" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="271" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="491" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="210" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="271" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="495" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="529"><net_src comp="188" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="535"><net_src comp="123" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="531" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="542"><net_src comp="282" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="32" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="282" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="24" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="282" pin="4"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="294" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="42" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="294" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="294" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="587"><net_src comp="278" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="592"><net_src comp="123" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="290" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="36" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="589" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="302" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="89" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="302" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="627"><net_src comp="621" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="631"><net_src comp="70" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="637"><net_src comp="76" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="646"><net_src comp="328" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="651"><net_src comp="339" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="656"><net_src comp="342" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="664"><net_src comp="352" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="672"><net_src comp="363" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="677"><net_src comp="369" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="682"><net_src comp="377" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="690"><net_src comp="389" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="695"><net_src comp="96" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="700"><net_src comp="109" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="705"><net_src comp="449" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="710"><net_src comp="462" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="715"><net_src comp="468" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="723"><net_src comp="480" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="728"><net_src comp="491" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="736"><net_src comp="505" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="741"><net_src comp="130" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="746"><net_src comp="154" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="754"><net_src comp="544" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="759"><net_src comp="550" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="767"><net_src comp="564" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="772"><net_src comp="162" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="777"><net_src comp="169" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="782"><net_src comp="615" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="306" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {2 4 7 8 17 }
 - Input state : 
	Port: keccak_absorb : s | {4 5 7 8 15 17 }
	Port: keccak_absorb : m | {5 6 10 11 }
	Port: keccak_absorb : m_offset | {1 }
	Port: keccak_absorb : mlen | {1 }
	Port: keccak_absorb : KeccakF_RoundConstan | {4 8 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_25 : 1
		StgValue_26 : 2
		tmp_s : 1
		s_addr : 2
		StgValue_29 : 3
	State 3
		tmp_123 : 1
		tmp_108 : 1
		StgValue_38 : 2
		tmp1 : 2
	State 4
		exitcond3 : 1
		i_6 : 1
		StgValue_46 : 2
		tmp_110 : 1
	State 5
		tmp_i : 1
		i_28 : 1
		StgValue_56 : 2
		tmp_i_cast : 1
		tmp2 : 2
		tmp2_cast : 3
		sum_i : 4
		sum_i_cast : 5
		m_addr_1 : 6
		m_load_1 : 7
		s_addr_2 : 1
		s_load : 2
	State 6
		tmp_189_i : 1
		tmp_190_i : 1
		tmp_191_i : 2
		tmp_192_i : 3
		r : 4
	State 7
		tmp_117 : 1
		StgValue_77 : 1
	State 8
	State 9
		exitcond : 1
		i_27 : 1
		StgValue_87 : 2
		tmp_109 : 1
		t_addr : 2
		StgValue_90 : 3
	State 10
		tmp_111 : 1
		tmp_171_cast : 1
		tmp_112 : 2
		tmp_113 : 1
		StgValue_99 : 3
		tmp3 : 2
		sum2 : 3
		sum2_cast : 4
		m_addr : 5
		m_load : 6
		t_addr_3 : 1
		StgValue_107 : 2
	State 11
		StgValue_110 : 1
	State 12
		t_load : 1
	State 13
		tmp_115 : 1
		StgValue_116 : 1
	State 14
		exitcond4 : 1
		i_29 : 1
		StgValue_122 : 2
		tmp_118 : 1
	State 15
		tmp_i3 : 1
		i_7 : 1
		StgValue_131 : 2
		tmp_i4_cast : 1
		sum_i5 : 2
		sum_i5_cast : 3
		t_addr_5 : 4
		t_load_2 : 5
		s_addr_3 : 1
		s_load_1 : 2
	State 16
		tmp_189_i8 : 1
		tmp_190_i9 : 1
		tmp_191_i1 : 2
		tmp_192_i1 : 3
		r_1 : 4
	State 17
		tmp_120 : 1
		StgValue_150 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_fu_314 | 11.5955 |   4945  |  16607  |
|----------|---------------------------------|---------|---------|---------|
|          |           i_25_fu_328           |    0    |    0    |    15   |
|          |           tmp1_fu_352           |    0    |    0    |    20   |
|          |            i_6_fu_363           |    0    |    0    |    15   |
|          |           p_rec_fu_377          |    0    |    0    |    71   |
|          |           i_28_fu_389           |    0    |    0    |    13   |
|          |           tmp2_fu_399           |    0    |    0    |    15   |
|          |           sum_i_fu_408          |    0    |    0    |    20   |
|    add   |        mlen_assign_fu_462       |    0    |    0    |    71   |
|          |      indvars_iv_next_fu_468     |    0    |    0    |    39   |
|          |           i_27_fu_480           |    0    |    0    |    15   |
|          |          tmp_113_fu_505         |    0    |    0    |    15   |
|          |           tmp3_fu_511           |    0    |    0    |    13   |
|          |           sum2_fu_516           |    0    |    0    |    13   |
|          |           i_29_fu_544           |    0    |    0    |    15   |
|          |            i_7_fu_564           |    0    |    0    |    13   |
|          |          sum_i5_fu_574          |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |             r_fu_449            |    0    |    0    |    64   |
|    or    |          tmp_115_fu_531         |    0    |    0    |    0    |
|          |            r_1_fu_615           |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|    xor   |          tmp_117_fu_455         |    0    |    0    |    64   |
|          |          tmp_120_fu_621         |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_322           |    0    |    0    |    11   |
|          |          tmp_108_fu_346         |    0    |    0    |    29   |
|          |         exitcond3_fu_357        |    0    |    0    |    11   |
|   icmp   |           tmp_i_fu_383          |    0    |    0    |    9    |
|          |         exitcond_fu_474         |    0    |    0    |    11   |
|          |          tmp_112_fu_499         |    0    |    0    |    29   |
|          |         exitcond4_fu_538        |    0    |    0    |    11   |
|          |          tmp_i3_fu_558          |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         tmp_192_i_fu_443        |    0    |    0    |    19   |
|          |        tmp_192_i1_fu_609        |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|   read   |       mlen_read_read_fu_70      |    0    |    0    |    0    |
|          |     m_offset_read_read_fu_76    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_s_fu_334          |    0    |    0    |    0    |
|          |        tmp_i_cast_fu_395        |    0    |    0    |    0    |
|          |         tmp2_cast_fu_404        |    0    |    0    |    0    |
|          |        sum_i_cast_fu_413        |    0    |    0    |    0    |
|          |          tmp_116_fu_418         |    0    |    0    |    0    |
|          |         tmp_189_i_fu_423        |    0    |    0    |    0    |
|          |         tmp_191_i_fu_439        |    0    |    0    |    0    |
|          |          tmp_109_fu_486         |    0    |    0    |    0    |
|   zext   |          tmp_111_fu_491         |    0    |    0    |    0    |
|          |       tmp_171_cast_fu_495       |    0    |    0    |    0    |
|          |         sum2_cast_fu_521        |    0    |    0    |    0    |
|          |          tmp_114_fu_526         |    0    |    0    |    0    |
|          |        tmp_i4_cast_fu_570       |    0    |    0    |    0    |
|          |        sum_i5_cast_fu_579       |    0    |    0    |    0    |
|          |          tmp_119_fu_584         |    0    |    0    |    0    |
|          |        tmp_189_i8_fu_589        |    0    |    0    |    0    |
|          |        tmp_191_i1_fu_605        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_122_fu_339         |    0    |    0    |    0    |
|   trunc  |          tmp_123_fu_342         |    0    |    0    |    0    |
|          |          tmp_124_fu_427         |    0    |    0    |    0    |
|          |          tmp_125_fu_593         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_110_fu_369         |    0    |    0    |    0    |
|bitconcatenate|         tmp_190_i_fu_431        |    0    |    0    |    0    |
|          |          tmp_118_fu_550         |    0    |    0    |    0    |
|          |        tmp_190_i9_fu_597        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 11.5955 |   4945  |  17399  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_220      |    5   |
|      i_25_reg_643     |    5   |
|      i_26_reg_188     |   32   |
|      i_27_reg_720     |    8   |
|      i_28_reg_687     |    4   |
|      i_29_reg_751     |    5   |
|      i_2_reg_256      |    8   |
|      i_3_reg_267      |    8   |
|      i_4_reg_278      |    5   |
|      i_6_reg_669      |    5   |
|      i_7_reg_764      |    4   |
|      i_i1_reg_290     |    4   |
|      i_i_reg_232      |    4   |
|       i_reg_177       |    5   |
|indvars_iv_next_reg_712|   32   |
|    m_addr_1_reg_692   |   12   |
|     m_addr_reg_738    |   12   |
| m_offset_read_reg_634 |   13   |
|  mlen_assign_reg_707  |   64   |
|   mlen_read_reg_628   |   64   |
|    p_01_rec_reg_198   |   64   |
|      p_0_reg_210      |   64   |
|     p_rec_reg_679     |   64   |
|      r_1_reg_779      |   64   |
|      r_i2_reg_302     |   64   |
|      r_i_reg_244      |   64   |
|       r_reg_702       |   64   |
|    s_addr_2_reg_697   |    5   |
|    s_addr_3_reg_774   |    5   |
|    t_addr_4_reg_743   |    8   |
|    t_addr_5_reg_769   |    8   |
|      tmp1_reg_661     |   13   |
|    tmp_110_reg_674    |    8   |
|    tmp_111_reg_725    |   64   |
|    tmp_113_reg_733    |    8   |
|    tmp_118_reg_756    |    8   |
|    tmp_122_reg_648    |   32   |
|    tmp_123_reg_653    |   13   |
+-----------------------+--------+
|         Total         |   919  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   5  |   5  |   25   ||    27   |
|  grp_access_fu_89 |  p1  |   3  |  64  |   192  ||    15   |
| grp_access_fu_103 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_123 |  p0  |   7  |   8  |   56   ||    38   |
| grp_access_fu_123 |  p1  |   4  |   8  |   32   ||    15   |
|  p_01_rec_reg_198 |  p0  |   2  |  64  |   128  ||    9    |
|    i_1_reg_220    |  p0  |   2  |   5  |   10   ||    9    |
|    i_i_reg_232    |  p0  |   2  |   4  |    8   ||    9    |
|    r_i_reg_244    |  p0  |   2  |  64  |   128  ||    9    |
|    i_4_reg_278    |  p0  |   2  |   5  |   10   ||    9    |
|    i_i1_reg_290   |  p0  |   2  |   4  |    8   ||    9    |
|    r_i2_reg_302   |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   773  || 17.4427 ||   179   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   11   |  4945  |  17399 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   17   |    -   |   179  |
|  Register |    -   |    -   |   919  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   29   |  5864  |  17578 |
+-----------+--------+--------+--------+--------+
