{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 2510 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 2270 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 1850 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 2290 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 2190 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 2210 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 2320 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 2370 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 2170 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 2230 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 2400 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 2100 -defaultsOSRD
preplace port ulpi_stp_o_0 -pg 1 -y 1470 -defaultsOSRD
preplace port ulpi_dir_i_0 -pg 1 -y 1750 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 2340 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 2380 -defaultsOSRD
preplace port ulpi_clk60_i_0 -pg 1 -y 2070 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 2530 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 2350 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 2310 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 3100 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 2330 -defaultsOSRD
preplace port ulpi_nxt_i_0 -pg 1 -y 1780 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 2390 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 2250 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 2360 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 3120 -defaultsOSRD
preplace portBus ulpi_data_io_0 -pg 1 -y 1530 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 2050 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 3350 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 3080 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 11 -y 3140 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 11 -y 3350 -defaultsOSRD
preplace inst concat_swap_event_data -pg 1 -lvl 10 -y 2200 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 4 -y 2270 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 8 -y 3180 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 7 -y 2680 -defaultsOSRD
preplace inst xlconstant_ONE -pg 1 -lvl 7 -y 3000 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 3 -y 1690 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -y 640 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 2 -y 2160 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 8 -y 2650 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 2 -y 2280 -defaultsOSRD
preplace inst slice_swap_event_data_0 -pg 1 -lvl 9 -y 2120 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 2 -y 2580 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -y 2890 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -y 1330 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 2490 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 2720 -defaultsOSRD
preplace inst USBFifoToDVSSPI_0 -pg 1 -lvl 6 -y 410 -defaultsOSRD
preplace inst slice_swap_event_data_1 -pg 1 -lvl 9 -y 2220 -defaultsOSRD
preplace inst xlslice_5 -pg 1 -lvl 7 -y 2510 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 6 -y 3240 -defaultsOSRD
preplace inst usb_cdc_core_0 -pg 1 -lvl 5 -y 640 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 2960 -defaultsOSRD
preplace inst cons_HIGH -pg 1 -lvl 2 -y 3220 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 11 -y 2920 -defaultsOSRD
preplace inst EVFastCornerStream_0 -pg 1 -lvl 5 -y 2900 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 8 -y 2040 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 11 -y 2020 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 2740 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 7 -y 3140 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 6 -y 2150 -defaultsOSRD
preplace inst system_ila_2 -pg 1 -lvl 8 -y 360 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 7 -y 3350 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 4 -y 3030 -defaultsOSRD
preplace inst ulpi_wrapper_0 -pg 1 -lvl 4 -y 1770 -defaultsOSRD
preplace inst c_addsub_as_invert_and_delay -pg 1 -lvl 4 -y 2160 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 11 -y 2630 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 6 -y 2890 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 3120 -defaultsOSRD
preplace inst SPI_Master_With_Sing_0 -pg 1 -lvl 7 -y 520 -defaultsOSRD
preplace netloc EVABMOFStream_0_xStreamOut_V_V 1 5 1 N
preplace netloc axi_vdma_0_M_AXI_MM2S 1 7 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 6 1 2700
preplace netloc state_o 1 4 4 1210J 1530 2100J 720 2730J 710 NJ
preplace netloc ulpi_dir_i_0_1 1 0 8 NJ 1750 NJ 1750 NJ 1750 550 -60 NJ -60 2100J -50 NJ -50 3190J
preplace netloc w_Master_Ready_do 1 7 1 3210J
preplace netloc usb_cdc_core_0_ep0_rx_setup_w_do 1 5 3 2010 160 NJ 160 3270J
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 3 2770 1050 NJ 1050 4150
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 8 4 4170J 1830 NJ 1830 4930J 1820 5870J
preplace netloc util_vector_logic_0_Res 1 5 3 1980 80 NJ 80 3340J
preplace netloc processing_system7_0_FIXED_IO 1 11 1 NJ
preplace netloc EVABMOFStream_0_pixelDataStream_V_V 1 5 1 N
preplace netloc axi_vdma_0_M_AXI_S2MM 1 7 1 N
preplace netloc axi_smc_M00_AXI 1 8 3 4200 2610 N 2610 N
preplace netloc ulpi_data_in_o_d 1 4 4 1120J -30 NJ -30 NJ -30 3170J
preplace netloc usb_cdc_core_0_outport_valid_o 1 5 3 1930 10 NJ 10 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 590
preplace netloc fifo_generator_0_empty 1 3 5 640 2090 NJ 2090 2050 -70 NJ -70 NJ
preplace netloc fifo_generator_0_almost_full 1 5 6 2110 2400 NJ 2400 3510 2250 4200J 2030 NJ 2030 NJ
preplace netloc usb_cdc_core_0_utmi_xcvrselect_o 1 3 3 600 1410 1130J 1420 1840
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 8 4 4160 2040 NJ 2040 5000J 2270 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 7 4 3230 2550 NJ 2550 NJ 2550 4910J
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO1 1 5 6 2130 2420 NJ 2420 NJ 2420 N 2420 N 2420 4970
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 2 NJ 2510 240
preplace netloc usb_cdc_core_0_utmi_op_mode_o 1 3 3 610 1450 NJ 1450 1870
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 3 570 2800 1270J 2760 2000J
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V1 1 4 1 N
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO2 1 8 1 4250
preplace netloc xlconstant_ONE_dout 1 7 1 3530J
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 8 4 4230J 2290 NJ 2290 NJ 2290 NJ
preplace netloc LEDShifter_0_led 1 11 1 NJ
preplace netloc setup_valid_q_do 1 5 3 1910J 240 2720J 340 3390J
preplace netloc usb_cdc_core_0_rx_out_do 1 5 3 1960 70 NJ 70 3180J
preplace netloc xlconcat_0_dout 1 7 4 3510J 2560 N 2560 N 2560 4930
preplace netloc v_tc_0_vtiming_out 1 8 3 4240 3090 N 3090 5000
preplace netloc bmRequestType_w_do 1 5 3 1850J 190 NJ 190 3230J
preplace netloc ulpi_wrapper_0_utmi_linestate_o 1 4 1 1230
preplace netloc SyncInSignal_AI_0_1 1 0 8 NJ 2360 NJ 2360 NJ 2360 NJ 2360 NJ 2360 NJ 2360 2730J 2290 3480J
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 2 580 2820 NJ
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 8 4 4150J 2390 NJ 2390 NJ 2390 NJ
preplace netloc processing_system7_0_DDR 1 11 1 NJ
preplace netloc usb_cdc_core_0_inport_accept_o1 1 5 6 2000 2440 NJ 2440 3530J 2440 N 2440 N 2440 4980
preplace netloc xlslice_5_Dout 1 7 1 3220J
preplace netloc c_counter_binary_0_Q 1 5 3 1860 -20 NJ -20 3180J
preplace netloc ulpi_wrapper_0_utmi_rxerror_o 1 4 1 1220
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 8 4 4220J 1880 NJ 1880 4940J 1830 5860J
preplace netloc dataSPIToSendPrepared_w_do 1 6 2 2660J -210 NJ
preplace netloc usb_cdc_core_0_utmi_termselect_o 1 3 3 580 1400 NJ 1400 1820
preplace netloc SyncInSignal1_AI_0_1 1 0 8 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 2080J 2370 2750J 2300 3170J
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 8 4 4210J 2310 NJ 2310 NJ 2310 NJ
preplace netloc xlconstant_1_dout 1 2 9 NJ 3220 640 3260 1250 1550 NJ 1550 2750 1550 NJ 1550 N 1550 N 1550 4960
preplace netloc tx_sent_data_counter_o 1 5 3 2090 970 N 970 N
preplace netloc fifo_generator_0_dout 1 4 7 1270 2180 2080 2330 NJ 2330 3310J 2300 N 2300 4660 2130 N
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 N
preplace netloc SPI_Master_With_Sing_0_o_SPI_MOSI 1 7 1 3160
preplace netloc usbf_tx_pid_q_do 1 5 3 1870 110 NJ 110 3400J
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 9 230J 2530 620 2400 1260J 1830 NJ 1830 NJ 1830 NJ 1830 4160J 1850 NJ 1850 4900J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 12 -350 2590 -10J 2500 NJ 2500 NJ 2500 NJ 2500 1870 2630 2670J 2820 NJ 2820 NJ 2820 N 2820 N 2820 5820
preplace netloc ep2_tx_data_valid_w_do 1 5 3 2060 870 NJ 870 NJ
preplace netloc SPI_Master_With_Sing_0_o_TX_Ready 1 5 3 2130 -80 NJ -80 3150
preplace netloc SPI_Master_With_Sing_0_o_RX_Byte 1 5 3 2110 -60 NJ -60 3200
preplace netloc xlslice_1_Dout 1 3 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 4 550 2610 NJ 2610 NJ 2610 NJ
preplace netloc EVABMOFStream_0_tsStreamOut_V_V 1 5 1 1810
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 4 1 N
preplace netloc slice_swap_event_data_1_Dout 1 9 1 4670
preplace netloc ctrl_stall_r_do 1 5 3 1900J 170 2760J 180 3450J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 7 0J 2520 210 2940 630 3240 1280 3050 2150 3130 2770 3070 3520J
preplace netloc EVABMOFStream_0_polStreamOut_V_V 1 5 1 2150
preplace netloc SPI_Master_With_Sing_0_o_SPI_CS_n 1 7 1 3170
preplace netloc usbf_ep_data_bit_r_do 1 5 3 1890J 100 NJ 100 3410J
preplace netloc ctrl_txvalid_q_do 1 5 3 NJ 570 2720J 360 3350J
preplace netloc ulpi_wrapper_0_utmi_rxactive_o 1 4 4 1200 1480 2080J 700 2660J 690 NJ
preplace netloc axi_gpio_0_ip2intc_irpt 1 4 3 1280J 2600 NJ 2600 2740J
preplace netloc usb_reset_w_do 1 5 3 1820J 580 2730J 370 3280J
preplace netloc xlslice_0_Dout 1 4 1 1190J
preplace netloc IMUInterrupt_AI_0_1 1 0 8 NJ 2320 0J 2340 NJ 2340 NJ 2340 NJ 2340 NJ 2340 2690J 2270 3450J
preplace netloc r_RX_Bit_Count_do 1 7 1 3270J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 8 4 4200J 1870 NJ 1870 4950J 1850 5830J
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 4 1 1280
preplace netloc usb_cdc_core_0_utmi_data_out_o 1 3 3 640 1430 NJ 1430 1880
preplace netloc rxDataComplete_o 1 4 4 1280 -40 NJ -40 2680 -190 NJ
preplace netloc SyncInClock_AI_0_1 1 0 8 NJ 2340 -10J 2350 NJ 2350 NJ 2350 NJ 2350 NJ 2350 2700J 2280 3460J
preplace netloc usb_reset_counter_q_do 1 5 3 1830 150 N 150 3180
preplace netloc usbf_new_data_bit_r_do 1 5 3 2030J 780 NJ 780 3330J
preplace netloc ulpi_wrapper_0_utmi_txready_o 1 4 4 1150 1510 2130J 830 NJ 830 NJ
preplace netloc SyncInSignal2_AI_0_1 1 0 8 -360J 2390 NJ 2390 NJ 2390 NJ 2390 NJ 2390 NJ 2390 2770J 2310 3490J
preplace netloc ctrl_txstall_q_do 1 5 3 1950J 220 NJ 220 3370J
preplace netloc ep2_tx_data_w_do 1 5 3 2070 890 NJ 890 NJ
preplace netloc r_TX_Bit_Count_do 1 7 1 3300J
preplace netloc usb_cdc_core_0_outport_data_o 1 5 3 1920 0 NJ 0 3270J
preplace netloc USBFifoToDVSSPI_0_outputData_o 1 6 2 2770 330 3250J
preplace netloc Net 1 8 4 4190J 2330 NJ 2330 NJ 2330 NJ
preplace netloc status_stage_w_do 1 5 3 1990 210 NJ 210 3190J
preplace netloc Net1 1 7 4 NJ 3350 4210 3280 N 3280 4990
preplace netloc processing_system7_0_FCLK_CLK0 1 0 12 -360 2640 NJ 2640 220 2540 560 3250 1270 3040 2100 2640 2720 2810 3500 2410 N 2410 N 2410 4990 2810 5830
preplace netloc c_addsub_as_invert_and_delay_S 1 4 4 1240 1490 2120J 850 NJ 850 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 5 7 2150 3340 2710J 3290 3520 3290 N 3290 N 3290 5000 3280 5840
preplace netloc Net2 1 7 4 3260J 3080 N 3080 N 3080 4910
preplace netloc SPI_Master_With_Sing_0_o_RX_DV 1 5 3 2140 120 2770J 170 3220
preplace netloc usb_cdc_core_0_utmi_txvalid_o 1 3 3 630 1420 1170J 1410 1850
preplace netloc EVABMOFStream_0_yStreamOut_V_V 1 5 1 N
preplace netloc wrOUTIndex_q_do 1 6 2 2710J 310 NJ
preplace netloc Net3 1 4 8 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 5870J
preplace netloc ulpi_wrapper_0_ulpi_stp_o 1 4 8 NJ 1540 2150J 1470 NJ 1470 3460J 1470 N 1470 NJ 1470 NJ 1470 NJ
preplace netloc fifo_generator_0_full 1 5 6 2150 2380 NJ 2380 3520 2350 NJ 2350 4640J 2050 NJ
preplace netloc usb_cdc_core_0_utmi_dppulldown_o 1 3 3 620 1460 NJ 1460 1860
preplace netloc ulpi_nxt_i_0_1 1 0 8 NJ 1780 NJ 1780 NJ 1780 560 -50 NJ -50 1960J 20 NJ 20 3460J
preplace netloc v_axi4s_vid_out_0_vid_data 1 11 1 NJ
preplace netloc ctrl_sending_r_do 1 5 3 1820J 140 NJ 140 3470J
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 8 4 4230J 1840 NJ 1840 4920J 1810 5850J
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 8 4 4170J 2370 NJ 2370 NJ 2370 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 6 5 NJ 3280 3470 3090 4190J 3100 NJ 3100 4890J
preplace netloc ulpi_clk60_i_0_1 1 0 8 NJ 2070 NJ 2070 NJ 2070 570 510 1150 -20 1810 40 2740 -270 N
preplace netloc usbf_state_q_do 1 5 3 2000J 740 NJ 740 3320J
preplace netloc ulpi_data_out_i_d 1 4 4 1140J -10 NJ -10 NJ -10 3160J
preplace netloc dvs_resp_data_o 1 4 4 1260 -90 NJ -90 2700 -170 NJ
preplace netloc slice_swap_event_data_0_Dout 1 9 1 4630
preplace netloc wrSetupIndex_q_do 1 6 2 2690J 290 NJ
preplace netloc token_valid_w_do 1 5 3 NJ 130 NJ 130 NJ
preplace netloc o_RX_Count 1 7 1 3240J
preplace netloc DVSAERData_AI_0_1 1 0 11 NJ 2050 NJ 2050 NJ 2050 550J 2080 NJ 2080 2030J 2320 2650J 2250 3400 1810 NJ 1810 NJ 1810 4910J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 8 4 4240J 2280 NJ 2280 4980J 2250 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 5 3530 3070 NJ 3070 N 3070 4980 3000 5820
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 11 1 NJ
preplace netloc usb_rst_time_do 1 5 3 1830 90 N 90 3360
preplace netloc state_r_do 1 5 3 1820 60 N 60 3420
preplace netloc util_vector_logic_2_Res 1 8 3 4210 2910 N 2910 N
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 11 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 10 250 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 N 1390 N 1390 5820
preplace netloc wr_data_count 1 6 5 2670 2320 NJ 2320 NJ 2320 4650J 2090 NJ
preplace netloc setupPktReceived_q_do 1 6 2 2640J -230 NJ
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 8 4 4240J 1860 NJ 1860 4930J 1840 5840J
preplace netloc const_VCC_dout 1 2 10 NJ 3120 610 2810 1280 2750 2150 2650 2650J 3060 NJ 3060 NJ 3060 N 3060 4890 2990 5860
preplace netloc sie_tx_state_q_o 1 5 3 2040J 800 NJ 800 3250J
preplace netloc SPI_Master_With_Sing_0_o_SPI_Clk 1 7 1 3190
preplace netloc usbf_tx_valid_q_do 1 5 3 N 710 2700J 700 3300J
preplace netloc ctrl_ack_r_do 1 5 3 1940J 200 NJ 200 3380J
preplace netloc ctrl_txdata_q_do 1 5 3 1880J 180 2730J 240 3430J
preplace netloc DVSAERReq_ABI_0_1 1 0 11 NJ 2100 NJ 2100 NJ 2100 560J 2410 NJ 2410 NJ 2410 2720J 2260 3430 1820 NJ 1820 NJ 1820 4890J
preplace netloc xlconstant_0_dout 1 6 1 2740J
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO1 1 5 6 2140 2430 NJ 2430 3470J 2260 4220 2060 N 2060 4980
preplace netloc outPktReceived_q_do 1 6 2 2670J 250 NJ
preplace netloc usb_cdc_core_0_utmi_dmpulldown_o 1 3 3 590 1440 NJ 1440 1830
preplace netloc ulpi_wrapper_0_utmi_data_in_o 1 4 4 1180 1470 2140 990 N 990 N
preplace netloc axi_gpio_0_gpio_io_o 1 1 4 10 2220 210 2220 550 2330 1150
preplace netloc usb_cdc_core_0_data_complete_o_do 1 5 3 1840 30 NJ 30 NJ
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 4 1 1150
preplace netloc rd_data_count 1 6 2 2670 750 NJ
preplace netloc setup_resp_valid_delay_q_do 1 5 3 2020J 250 2650J 260 3440J
preplace netloc ulpi_wrapper_0_utmi_rxvalid_o 1 4 4 1160 1500 2110J 810 NJ 810 3200J
preplace netloc USBFifoToDVSSPI_0_outputDataValid_o 1 6 2 2760 320 3260J
preplace netloc readAXIBRAM_r_do 1 5 3 1970J 230 NJ 230 3290J
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 8 4 4180J 2340 NJ 2340 NJ 2340 5850J
levelinfo -pg 1 -400 -180 110 400 890 1570 2430 2970 3930 4530 4780 5590 5990 -top -330 -bot 3420
",
}
{
   da_axi4_cnt: "25",
   da_clkrst_cnt: "29",
}
