Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct  8 22:34:06 2023
| Host         : DESKTOP-OKHGI2I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/viterbi_0/inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/viterbi_0/inst/FSM_sequential_state_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.216        0.000                      0                 4071        0.032        0.000                      0                 4071        4.020        0.000                       0                  2397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.216        0.000                      0                 4071        0.032        0.000                      0                 4071        4.020        0.000                       0                  2397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 6.259ns (64.633%)  route 3.425ns (35.367%))
  Logic Levels:           5  (DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.644     2.938    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=33, routed)          1.164     4.620    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux2/snr[0]
    SLICE_X34Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.744 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux2/comp1.core_instance1_i_10/O
                         net (fo=1, routed)           0.375     5.119    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     8.970 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.972    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    10.490 f  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[22]
                         net (fo=3, routed)           1.150    11.640    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[9]
    SLICE_X34Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_5/O
                         net (fo=1, routed)           0.734    12.498    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_5_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.622 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    12.622    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[9]
    SLICE_X34Y84         FDRE                                         r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.474    12.653    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X34Y84         FDRE                                         r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2/C
                         clock pessimism              0.262    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X34Y84         FDRE (Setup_fdre_C_D)        0.077    12.838    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/viterbi_0/inst/path4_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 0.580ns (7.991%)  route 6.678ns (92.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.688     2.982    design_1_i/viterbi_0/inst/clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/Q
                         net (fo=94, routed)          4.361     7.799    design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  design_1_i/viterbi_0/inst/d4[7]_i_1/O
                         net (fo=36, routed)          2.317    10.240    design_1_i/viterbi_0/inst/d4[7]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  design_1_i/viterbi_0/inst/path4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.465    12.644    design_1_i/viterbi_0/inst/clk
    SLICE_X49Y78         FDRE                                         r  design_1_i/viterbi_0/inst/path4_reg[13]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X49Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.514    design_1_i/viterbi_0/inst/path4_reg[13]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.642ns (16.827%)  route 3.173ns (83.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.644     2.938    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=33, routed)          2.470     5.926    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/snr[0]
    SLICE_X38Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.050 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/comp0.core_instance0_i_12/O
                         net (fo=1, routed)           0.703     6.753    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[3]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.554    12.733    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     9.119    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.642ns (16.831%)  route 3.172ns (83.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.644     2.938    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=33, routed)          2.623     6.079    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/snr[0]
    SLICE_X38Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.203 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/comp0.core_instance0_i_11/O
                         net (fo=1, routed)           0.549     6.752    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[4]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.554    12.733    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722     9.119    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.642ns (16.842%)  route 3.170ns (83.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.644     2.938    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=33, routed)          2.633     6.089    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/snr[0]
    SLICE_X38Y76         LUT5 (Prop_lut5_I3_O)        0.124     6.213 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/comp0.core_instance0_i_10/O
                         net (fo=1, routed)           0.537     6.750    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[5]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.554    12.733    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722     9.119    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/viterbi_0/inst/path4_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.580ns (8.384%)  route 6.338ns (91.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.688     2.982    design_1_i/viterbi_0/inst/clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/Q
                         net (fo=94, routed)          4.361     7.799    design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  design_1_i/viterbi_0/inst/d4[7]_i_1/O
                         net (fo=36, routed)          1.977     9.900    design_1_i/viterbi_0/inst/d4[7]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/viterbi_0/inst/path4_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.465    12.644    design_1_i/viterbi_0/inst/clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/viterbi_0/inst/path4_reg[25]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X33Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.514    design_1_i/viterbi_0/inst/path4_reg[25]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/viterbi_0/inst/path4_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 0.580ns (8.391%)  route 6.332ns (91.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.688     2.982    design_1_i/viterbi_0/inst/clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1/Q
                         net (fo=94, routed)          4.361     7.799    design_1_i/viterbi_0/inst/FSM_sequential_state_reg[3]_rep__1_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  design_1_i/viterbi_0/inst/d4[7]_i_1/O
                         net (fo=36, routed)          1.971     9.894    design_1_i/viterbi_0/inst/d4[7]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  design_1_i/viterbi_0/inst/path4_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.468    12.647    design_1_i/viterbi_0/inst/clk
    SLICE_X43Y79         FDRE                                         r  design_1_i/viterbi_0/inst/path4_reg[9]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X43Y79         FDRE (Setup_fdre_C_CE)      -0.205    12.517    design_1_i/viterbi_0/inst/path4_reg[9]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.642ns (18.113%)  route 2.902ns (81.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.641     2.935    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y81         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=33, routed)          2.353     5.806    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/snr[4]
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.930 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/comp0.core_instance0_i_13/O
                         net (fo=1, routed)           0.549     6.479    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[2]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.554    12.733    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722     9.119    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 design_1_i/viterbi_0/inst/in_tmp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/viterbi_0/inst/d3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.366ns (18.976%)  route 5.833ns (81.024%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.639     2.933    design_1_i/viterbi_0/inst/clk
    SLICE_X36Y79         FDRE                                         r  design_1_i/viterbi_0/inst/in_tmp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  design_1_i/viterbi_0/inst/in_tmp_reg[26]/Q
                         net (fo=82, routed)          2.567     6.018    design_1_i/viterbi_0/inst/p_0_in[0]
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.150     6.168 r  design_1_i/viterbi_0/inst/d7[3]_i_2/O
                         net (fo=5, routed)           0.943     7.112    design_1_i/viterbi_0/inst/d7[3]_i_2_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I2_O)        0.326     7.438 r  design_1_i/viterbi_0/inst/d7[7]_i_6/O
                         net (fo=1, routed)           0.948     8.386    design_1_i/viterbi_0/inst/d7[7]_i_6_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  design_1_i/viterbi_0/inst/d7[7]_i_3/O
                         net (fo=2, routed)           0.702     9.212    design_1_i/viterbi_0/inst/in46[7]
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  design_1_i/viterbi_0/inst/d3[7]_i_2/O
                         net (fo=1, routed)           0.672    10.008    design_1_i/viterbi_0/inst/d3[7]_i_2_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.132 r  design_1_i/viterbi_0/inst/d3[7]_i_1/O
                         net (fo=1, routed)           0.000    10.132    design_1_i/viterbi_0/inst/d3[7]_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  design_1_i/viterbi_0/inst/d3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.478    12.657    design_1_i/viterbi_0/inst/clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/viterbi_0/inst/d3_reg[7]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)        0.077    12.809    design_1_i/viterbi_0/inst/d3_reg[7]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.642ns (18.531%)  route 2.822ns (81.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.644     2.938    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=33, routed)          2.295     5.751    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/snr[0]
    SLICE_X34Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.875 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mux/comp0.core_instance0_i_8/O
                         net (fo=1, routed)           0.527     6.402    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[7]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        1.554    12.733    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism              0.262    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722     9.119    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  2.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.578%)  route 0.190ns (57.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.658     0.994    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.190     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.805%)  route 0.188ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.658     0.994    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y104        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.188     1.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.546     0.882    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)           0.110     1.133    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X42Y70         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.813     1.179    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X42Y70         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X42Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.080    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.576     0.912    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.113     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.640%)  route 0.260ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.655     0.991    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.260     1.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.388%)  route 0.197ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.655     0.991    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.197     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.552     0.888    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X39Y64         FDRE                                         r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/d[4]
    SLICE_X38Y64         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.819     1.185    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X38Y64         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.018    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp60.core_instance60/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.564     0.900    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X27Y70         FDSE                                         r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDSE (Prop_fdse_C_Q)         0.141     1.041 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp60.core_instance60/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/d[0]
    SLICE_X26Y70         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp60.core_instance60/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.832     1.198    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp60.core_instance60/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/clk
    SLICE_X26Y70         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp60.core_instance60/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/CLK
                         clock pessimism             -0.285     0.913    
    SLICE_X26Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.030    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp60.core_instance60/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.577     0.913    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X31Y51         FDRE                                         r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.056     1.109    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/d[0]
    SLICE_X30Y51         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.845     1.211    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/clk
    SLICE_X30Y51         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.043    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp37.core_instance37/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.546     0.882    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X43Y71         FDSE                                         r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.141     1.023 r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/Q
                         net (fo=1, routed)           0.056     1.078    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp37.core_instance37/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/d[0]
    SLICE_X42Y71         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp37.core_instance37/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2397, routed)        0.812     1.178    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp37.core_instance37/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/clk
    SLICE_X42Y71         SRL16E                                       r  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp37.core_instance37/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/CLK
                         clock pessimism             -0.283     0.895    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.012    design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/lfsr_41_2/x7/asr/addressable_shift_register/comp37.core_instance37/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y28   design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y24   design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y27   design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y25   design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y68  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y68  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y69  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y65  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y65  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y65  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y65  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y65  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y65  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y67  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y67  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y67  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y67  design_1_i/awgn_inv_mapping_0/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK



