{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526324395738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526324395743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 19:59:55 2018 " "Processing started: Mon May 14 19:59:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526324395743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324395743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324395743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526324396010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526324396010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Found entity 1: P1" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_in-Calculations " "Found design unit 1: ADC_in-Calculations" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406427 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Found entity 1: ADC_in" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_CONFIG-Calculations " "Found design unit 1: FIFO_CONFIG-Calculations" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406429 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_CONFIG " "Found entity 1: FIFO_CONFIG" {  } { { "FIFO_CONFIG.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffers-Calculations " "Found design unit 1: Buffers-Calculations" {  } { { "Buffers.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffers.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffers " "Found entity 1: Buffers" {  } { { "Buffers.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer2-Calculations " "Found design unit 1: Buffer2-Calculations" {  } { { "Buffer2.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffer2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer2 " "Found entity 1: Buffer2" {  } { { "Buffer2.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffer2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer3-Calculations " "Found design unit 1: Buffer3-Calculations" {  } { { "buffer3.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer3 " "Found entity 1: Buffer3" {  } { { "buffer3.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-Calculations " "Found design unit 1: Shifter-Calculations" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526324406435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1 " "Elaborating entity \"P1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526324406481 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "Clock_Count\[3..0\] \"clock_counter\[4..0\]\" (ID Buffer3:inst) " "Width mismatch in Clock_Count\[3..0\] -- source is \"\"clock_counter\[4..0\]\" (ID Buffer3:inst)\"" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 496 528 544 496 "" "" } { 272 288 528 544 "inst" "" } { 488 544 720 504 "Clock_Count\[3..0\]" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526324406501 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526324406502 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526324406940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 14 20:00:06 2018 " "Processing ended: Mon May 14 20:00:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526324406940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526324406940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526324406940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324406940 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526324407591 ""}
