# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do inverted_residual_block_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv 
# -- Compiling module inverted_residual_block
# 
# Top level modules:
# 	inverted_residual_block
# End time: 22:37:07 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:07 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/RAM.sv 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 22:37:07 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:08 on Jul 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/testbench.sv 
# -- Compiling package tb_pkg
# -- Compiling package testbench_sv_unit
# -- Importing package tb_pkg
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:37:08 on Jul 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:37:08 on Jul 15,2020
# Loading sv_std.std
# Loading work.tb_pkg
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.inverted_residual_block
# Loading work.RAM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/GitRepo/Memoire/src/Simulation_code/testbench.sv(61)
#    Time: 505 ns  Iteration: 2  Instance: /testbench
# 1
# Break in Module testbench at D:/GitRepo/Memoire/src/Simulation_code/testbench.sv line 61
# End time: 22:40:49 on Jul 15,2020, Elapsed time: 0:03:41
# Errors: 0, Warnings: 0
