{"vcs1":{"timestamp_begin":1682281270.449662602, "rt":0.79, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682281271.304677346, "rt":1.14, "ut":0.21, "st":0.23}}
{"link":{"timestamp_begin":1682281272.499417649, "rt":1.70, "ut":0.06, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682281270.170847179}
{"VCS_COMP_START_TIME": 1682281270.170847179}
{"VCS_COMP_END_TIME": 1682306054.913836904}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340856}}
{"stitch_vcselab": {"peak_mem": 238988}}
