// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        flat_array_V_address0,
        flat_array_V_ce0,
        flat_array_V_q0,
        dense_1_out_V_address0,
        dense_1_out_V_ce0,
        dense_1_out_V_we0,
        dense_1_out_V_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] flat_array_V_address0;
output   flat_array_V_ce0;
input  [13:0] flat_array_V_q0;
output  [5:0] dense_1_out_V_address0;
output   dense_1_out_V_ce0;
output   dense_1_out_V_we0;
output  [12:0] dense_1_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flat_array_V_ce0;
reg dense_1_out_V_ce0;
reg dense_1_out_V_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [14:0] dense_1_weights_V_address0;
reg    dense_1_weights_V_ce0;
wire  signed [8:0] dense_1_weights_V_q0;
wire   [5:0] dense_1_bias_V_address0;
reg    dense_1_bias_V_ce0;
wire   [5:0] dense_1_bias_V_q0;
wire   [5:0] i_fu_163_p2;
reg   [5:0] i_reg_288;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln14_fu_169_p1;
reg   [63:0] zext_ln14_reg_293;
wire   [0:0] icmp_ln9_fu_157_p2;
wire   [14:0] zext_ln13_fu_173_p1;
reg   [14:0] zext_ln13_reg_299;
wire   [8:0] j_fu_183_p2;
reg   [8:0] j_reg_307;
wire    ap_CS_fsm_state3;
wire   [14:0] add_ln1117_1_fu_194_p2;
reg   [14:0] add_ln1117_1_reg_312;
wire   [0:0] icmp_ln13_fu_177_p2;
wire    ap_CS_fsm_state4;
reg   [5:0] i_0_reg_112;
wire    ap_CS_fsm_state5;
reg   [13:0] p_Val2_s_reg_123;
reg   [8:0] j_0_reg_135;
reg   [14:0] phi_mul_reg_146;
wire   [63:0] zext_ln1117_fu_205_p1;
wire   [63:0] zext_ln14_2_fu_189_p1;
wire   [14:0] add_ln1117_fu_200_p2;
wire  signed [21:0] grp_fu_276_p3;
wire  signed [5:0] sext_ln1265_fu_235_p0;
wire  signed [5:0] sext_ln703_fu_243_p0;
wire  signed [13:0] sext_ln1265_fu_235_p1;
wire  signed [12:0] sext_ln703_fu_243_p1;
wire   [12:0] trunc_ln703_fu_239_p1;
wire   [13:0] add_ln703_fu_247_p2;
wire   [0:0] tmp_7_fu_259_p3;
wire   [12:0] add_ln203_fu_253_p2;
wire   [21:0] grp_fu_276_p2;
reg   [4:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

dense_1_dense_1_wsc4 #(
    .DataWidth( 9 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
dense_1_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_weights_V_address0),
    .ce0(dense_1_weights_V_ce0),
    .q0(dense_1_weights_V_q0)
);

dense_1_dense_1_btde #(
    .DataWidth( 6 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_bias_V_address0),
    .ce0(dense_1_bias_V_ce0),
    .q0(dense_1_bias_V_q0)
);

cnn_mac_muladd_9sudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sudo_U77(
    .din0(dense_1_weights_V_q0),
    .din1(flat_array_V_q0),
    .din2(grp_fu_276_p2),
    .dout(grp_fu_276_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_0_reg_112 <= i_reg_288;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_112 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_reg_135 <= j_reg_307;
    end else if (((icmp_ln9_fu_157_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_135 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Val2_s_reg_123 <= {{grp_fu_276_p3[21:8]}};
    end else if (((icmp_ln9_fu_157_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_s_reg_123 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_mul_reg_146 <= add_ln1117_1_reg_312;
    end else if (((icmp_ln9_fu_157_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_146 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln1117_1_reg_312 <= add_ln1117_1_fu_194_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_288 <= i_fu_163_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_307 <= j_fu_183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_157_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln13_reg_299[5 : 0] <= zext_ln13_fu_173_p1[5 : 0];
        zext_ln14_reg_293[5 : 0] <= zext_ln14_fu_169_p1[5 : 0];
    end
end

always @ (*) begin
    if ((((icmp_ln9_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln9_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_1_bias_V_ce0 = 1'b1;
    end else begin
        dense_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_1_out_V_ce0 = 1'b1;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_1_out_V_we0 = 1'b1;
    end else begin
        dense_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_1_weights_V_ce0 = 1'b1;
    end else begin
        dense_1_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        flat_array_V_ce0 = 1'b1;
    end else begin
        flat_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln9_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln13_fu_177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1117_1_fu_194_p2 = (phi_mul_reg_146 + 15'd50);

assign add_ln1117_fu_200_p2 = (phi_mul_reg_146 + zext_ln13_reg_299);

assign add_ln203_fu_253_p2 = ($signed(sext_ln703_fu_243_p1) + $signed(trunc_ln703_fu_239_p1));

assign add_ln703_fu_247_p2 = ($signed(p_Val2_s_reg_123) + $signed(sext_ln1265_fu_235_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign dense_1_bias_V_address0 = zext_ln14_reg_293;

assign dense_1_out_V_address0 = zext_ln14_reg_293;

assign dense_1_out_V_d0 = ((tmp_7_fu_259_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_253_p2);

assign dense_1_weights_V_address0 = zext_ln1117_fu_205_p1;

assign flat_array_V_address0 = zext_ln14_2_fu_189_p1;

assign grp_fu_276_p2 = {{p_Val2_s_reg_123}, {8'd0}};

assign i_fu_163_p2 = (i_0_reg_112 + 6'd1);

assign icmp_ln13_fu_177_p2 = ((j_0_reg_135 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_157_p2 = ((i_0_reg_112 == 6'd50) ? 1'b1 : 1'b0);

assign j_fu_183_p2 = (j_0_reg_135 + 9'd1);

assign sext_ln1265_fu_235_p0 = dense_1_bias_V_q0;

assign sext_ln1265_fu_235_p1 = sext_ln1265_fu_235_p0;

assign sext_ln703_fu_243_p0 = dense_1_bias_V_q0;

assign sext_ln703_fu_243_p1 = sext_ln703_fu_243_p0;

assign tmp_7_fu_259_p3 = add_ln703_fu_247_p2[32'd13];

assign trunc_ln703_fu_239_p1 = p_Val2_s_reg_123[12:0];

assign zext_ln1117_fu_205_p1 = add_ln1117_fu_200_p2;

assign zext_ln13_fu_173_p1 = i_0_reg_112;

assign zext_ln14_2_fu_189_p1 = j_0_reg_135;

assign zext_ln14_fu_169_p1 = i_0_reg_112;

always @ (posedge ap_clk) begin
    zext_ln14_reg_293[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_299[14:6] <= 9'b000000000;
end

endmodule //dense_1
