vsim -voptargs=+acc work.Single_Cycle_Top_Tb
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 23:31:13 on Oct 11,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Single_Cycle_Top_Tb(fast)
# Loading work.Single_Cycle_Top(fast)
# Loading work.Program_Counter(fast)
# Loading work.PC_Adder(fast)
# Loading work.Instr_Mem(fast)
# Loading work.Reg_file(fast)
# Loading work.Sign_Extend(fast)
# Loading work.ALU_2(fast)
# Loading work.Data_Memory(fast)
# Loading work.mux(fast)
# Loading work.Control_Unit(fast)
# Loading work.main_decoder(fast)
# Loading work.ALU_Decoder(fast)
do C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/wave.do
run 60ns
add wave -position insertpoint  \
sim:/Single_Cycle_Top_Tb/DUT/SrcB
restart
# Closing VCD file "Single_Cycle_Top_Tb.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Single_Cycle_Top_Tb(fast)
# Loading work.Single_Cycle_Top(fast)
# Loading work.Program_Counter(fast)
# Loading work.PC_Adder(fast)
# Loading work.Instr_Mem(fast)
# Loading work.Reg_file(fast)
# Loading work.Sign_Extend(fast)
# Loading work.ALU_2(fast)
# Loading work.Data_Memory(fast)
# Loading work.mux(fast)
# Loading work.Control_Unit(fast)
# Loading work.main_decoder(fast)
# Loading work.ALU_Decoder(fast)
run 60ns
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim
# End time: 00:37:56 on Oct 12,2024, Elapsed time: 1:06:43
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:37:56 on Oct 12,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Single_Cycle_Top_Tb(fast)
# Loading work.Single_Cycle_Top(fast)
# Loading work.Program_Counter(fast)
# Loading work.PC_Adder(fast)
# Loading work.Instr_Mem(fast)
# Loading work.Reg_file(fast)
# Loading work.Sign_Extend(fast)
# Loading work.ALU_2(fast)
# Loading work.Data_Memory(fast)
# Loading work.mux(fast)
# Loading work.Control_Unit(fast)
# Loading work.main_decoder(fast)
# Loading work.ALU_Decoder(fast)
do C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/wave.do
run 60ns
add wave -position insertpoint  \
sim:/Single_Cycle_Top_Tb/DUT/SrcB
add wave -position insertpoint  \
sim:/Single_Cycle_Top_Tb/DUT/Control_Unit/ALUSrc
add wave -position insertpoint  \
sim:/Single_Cycle_Top_Tb/DUT/SrcB
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim
# End time: 00:45:23 on Oct 12,2024, Elapsed time: 0:07:27
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:45:23 on Oct 12,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Single_Cycle_Top_Tb(fast)
# Loading work.Single_Cycle_Top(fast)
# Loading work.Program_Counter(fast)
# Loading work.PC_Adder(fast)
# Loading work.Instr_Mem(fast)
# Loading work.Reg_file(fast)
# Loading work.Sign_Extend(fast)
# Loading work.ALU_2(fast)
# Loading work.Data_Memory(fast)
# Loading work.mux(fast)
# Loading work.Control_Unit(fast)
# Loading work.main_decoder(fast)
# Loading work.ALU_Decoder(fast)
do C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/wave.do
run 60ns
step -over
add wave -position insertpoint  \
sim:/Single_Cycle_Top_Tb/DUT/SrcB
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim
# End time: 00:50:18 on Oct 12,2024, Elapsed time: 0:04:55
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:50:18 on Oct 12,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v(9): Register is illegal in left-hand side of continuous assignment
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt".
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=6.
# Error loading design
# End time: 00:50:19 on Oct 12,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 7
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Single_Cycle_Top_Tb
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:50:39 on Oct 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt".
# ** Error: C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v(9): Register is illegal in left-hand side of continuous assignment
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/work/@_opt".
# The directory is not empty. (GetLastError() = 145)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=7.
# Error loading design
# End time: 00:50:39 on Oct 12,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 9
# Compile of mux.v was successful.
vsim -voptargs=+acc work.Single_Cycle_Top_Tb
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:52:03 on Oct 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v(8): Register is illegal in left-hand side of continuous assignment
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 00:52:03 on Oct 12,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Single_Cycle_Top_Tb
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:52:53 on Oct 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v(72): (vopt-2912) Port 'clk' not found in module 'mux' (5th connection).
# ** Error (suppressible): C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v(65): (vopt-2912) Port 'clk' not found in module 'mux' (5th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 00:52:54 on Oct 12,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Single_Cycle_Top_Tb
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:53:23 on Oct 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Single_Cycle_Top_Tb(fast)
# Loading work.Single_Cycle_Top(fast)
# Loading work.Program_Counter(fast)
# Loading work.PC_Adder(fast)
# Loading work.Instr_Mem(fast)
# Loading work.Reg_file(fast)
# Loading work.Sign_Extend(fast)
# Loading work.ALU_2(fast)
# Loading work.Data_Memory(fast)
# Loading work.mux(fast)
# Loading work.Control_Unit(fast)
# Loading work.main_decoder(fast)
# Loading work.ALU_Decoder(fast)
do C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/wave.do
run 60ns
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim
# End time: 00:55:30 on Oct 12,2024, Elapsed time: 0:02:07
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 00:55:30 on Oct 12,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Single_Cycle_Top_Tb(fast)
# Loading work.Single_Cycle_Top(fast)
# Loading work.Program_Counter(fast)
# Loading work.PC_Adder(fast)
# Loading work.Instr_Mem(fast)
# Loading work.Reg_file(fast)
# Loading work.Sign_Extend(fast)
# Loading work.ALU_2(fast)
# Loading work.Data_Memory(fast)
# Loading work.mux(fast)
# Loading work.Control_Unit(fast)
# Loading work.main_decoder(fast)
# Loading work.ALU_Decoder(fast)
do C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/wave.do
run 60ns
# Compile of ALU_2.v was successful.
# Compile of ALU_Decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Instr_Mem.v was successful.
# Compile of main_decoder.v was successful.
# Compile of mux.v was successful.
# Compile of PC_Adder.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v failed with 1 errors.
# Compile of Single_Cycle_Processor_tb.v was successful.
# Compile of Single_Cycle_Top.v failed with 1 errors.
# 13 compiles, 2 failed with 2 errors.
# Compile of Sign_Extend.v failed with 1 errors.
# Compile of Single_Cycle_Top.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of Reg_file.v was successful.
# Compile of Sign_Extend.v was successful.
# 2 compiles, 0 failed with no errors.
vsim
# Load canceled
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/wave.do
vsim
# End time: 02:48:47 on Oct 12,2024, Elapsed time: 1:53:17
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.Single_Cycle_Top_Tb 
# Start time: 02:48:47 on Oct 12,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Single_Cycle_Top_Tb(fast)
# Loading work.Single_Cycle_Top(fast)
# Loading work.Program_Counter(fast)
# Loading work.PC_Adder(fast)
# Loading work.Instr_Mem(fast)
# Loading work.Reg_file(fast)
# Loading work.Sign_Extend(fast)
# Loading work.ALU_2(fast)
# Loading work.Data_Memory(fast)
# Loading work.mux(fast)
# Loading work.Control_Unit(fast)
# Loading work.main_decoder(fast)
# Loading work.ALU_Decoder(fast)
do C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/work/wave.do
run 60ns
# Causality operation skipped due to absence of debug database file
