# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# Compile of alu.vhdl was successful.
# Compile of alu_tb.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of alu_ctr.vhd was successful.
# Compile of execute_stage_tb.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of writeback_stage.vhd was successful.
# Compile of riscv_pipeline.vhd was successful.
# Compile of memory_stage_tb.vhd was successful.
# Compile of writeback_stage_tb.vhd was successful.
# Compile of riscv_pipeline_tb.vhd was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.testbench_riscvpipe(tb_rvpipe)
# vsim -gui work.testbench_riscvpipe(tb_rvpipe) 
# Start time: 16:23:24 on Nov 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_riscvpipe(tb_rvpipe)
# Loading work.riscv_pipeline(riscv_a)
# Loading work.fetch_stage(fetch_a)
# Loading work.meminstr(rtl)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# Loading work.execute_stage(execute_a)
# Loading work.alu_ctr(alu_ctr_a)
# Loading work.alu(alu_a)
# Loading work.memory_stage(memory_a)
# Loading work.memdata(memdata_a)
# Loading work.wb_stage(wb_a)
add wave -position end sim:/testbench_riscvpipe/riscv/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscvpipe/riscv/fetch/InstrMEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_riscvpipe/riscv/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_riscvpipe/riscv/decode/regBank
# Compile of fetch_stage.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of memInstr.vhdl was successful.
# Compile of memInstr_tb.vhdl was successful.
# Compile of fetch_stage_tb.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of immediateGen.vhd was successful.
# Compile of immediateGen_tb.vhd was successful.
# Compile of xregs.vhdl was successful.
# Compile of xregs_tb.vhdl was successful.
# Compile of decode_stage_tb.vhd was successful.
# Compile of control.vhd was successful.
# Compile of alu.vhdl was successful.
# Compile of alu_tb.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of alu_ctr.vhd was successful.
# Compile of execute_stage_tb.vhd was successful.
# Compile of memData.vhd was successful.
# Compile of memData_tb.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of writeback_stage.vhd was successful.
# Compile of riscv_pipeline.vhd was successful.
# Compile of memory_stage_tb.vhd was successful.
# Compile of writeback_stage_tb.vhd was successful.
# Compile of riscv_pipeline_tb.vhd was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.testbench_riscvpipe(tb_rvpipe)
# End time: 16:27:13 on Nov 17,2021, Elapsed time: 0:03:49
# Errors: 0, Warnings: 6
# vsim -gui work.testbench_riscvpipe(tb_rvpipe) 
# Start time: 16:27:14 on Nov 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_riscvpipe(tb_rvpipe)
# Loading work.riscv_pipeline(riscv_a)
# Loading work.fetch_stage(fetch_a)
# Loading work.meminstr(rtl)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# Loading work.execute_stage(execute_a)
# Loading work.alu_ctr(alu_ctr_a)
# Loading work.alu(alu_a)
# Loading work.memory_stage(memory_a)
# Loading work.memdata(memdata_a)
# Loading work.wb_stage(wb_a)
add wave -position end sim:/testbench_riscvpipe/riscv/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscvpipe/riscv/fetch/InstrMEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_riscvpipe/riscv/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_riscvpipe/riscv/decode/regBank
vsim -gui work.testbench_fetch(tb_fetch)
# End time: 16:31:33 on Nov 17,2021, Elapsed time: 0:04:19
# Errors: 0, Warnings: 4
# vsim -gui work.testbench_fetch(tb_fetch) 
# Start time: 16:31:33 on Nov 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_fetch(tb_fetch)
# Loading work.fetch_stage(fetch_a)
# Loading work.meminstr(rtl)
add wave -position end sim:/testbench_fetch/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_fetch/DUT/InstrMEM
# Compile of riscv_pipeline.vhd failed with 5 errors.
# Compile of riscv_pipeline.vhd was successful.
# Compile of riscv_pipeline_tb.vhd was successful.
vsim -gui work.testbench_wbstage(tb_wbstage)
# End time: 16:37:19 on Nov 17,2021, Elapsed time: 0:05:46
# Errors: 0, Warnings: 5
# vsim -gui work.testbench_wbstage(tb_wbstage) 
# Start time: 16:37:19 on Nov 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_wbstage(tb_wbstage)
# Loading work.fetch_stage(fetch_a)
# Loading work.meminstr(rtl)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# Loading work.execute_stage(execute_a)
# Loading work.alu_ctr(alu_ctr_a)
# Loading work.alu(alu_a)
# Loading work.memory_stage(memory_a)
# Loading work.memdata(memdata_a)
# Loading work.wb_stage(wb_a)
add wave -position end sim:/testbench_wbstage/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_wbstage/fetch/InstrMEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_wbstage/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_wbstage/decode/regBank
# ** Error: #1: BREG WRITE Fail
#    Time: 2 ps  Iteration: 0  Instance: /testbench_wbstage
# ** Error: #1: Failed to read rd
#    Time: 2 ps  Iteration: 0  Instance: /testbench_wbstage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 39 ps  Iteration: 1  Instance: /testbench_wbstage/memory/DataMem
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -16777216 is not in bounds of subtype NATURAL.
#    Time: 61 ps  Iteration: 3  Instance: /testbench_wbstage/execute/alu_ex
# Compile of riscv_pipeline_tb.vhd was successful.
# Compile of writeback_stage_tb.vhd was successful.
vsim -gui work.testbench_wbstage(tb_wbstage)
# End time: 16:37:56 on Nov 17,2021, Elapsed time: 0:00:37
# Errors: 2, Warnings: 8
# vsim -gui work.testbench_wbstage(tb_wbstage) 
# Start time: 16:37:56 on Nov 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_wbstage(tb_wbstage)
# Loading work.fetch_stage(fetch_a)
# Loading work.meminstr(rtl)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# Loading work.execute_stage(execute_a)
# Loading work.alu_ctr(alu_ctr_a)
# Loading work.alu(alu_a)
# Loading work.memory_stage(memory_a)
# Loading work.memdata(memdata_a)
# Loading work.wb_stage(wb_a)
add wave -position end sim:/testbench_wbstage/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_wbstage/fetch/InstrMEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_wbstage/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_wbstage/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 39 ps  Iteration: 1  Instance: /testbench_wbstage/memory/DataMem
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -16777216 is not in bounds of subtype NATURAL.
#    Time: 61 ps  Iteration: 3  Instance: /testbench_wbstage/execute/alu_ex
vsim -gui work.testbench_riscvpipe(tb_rvpipe)
# End time: 16:43:35 on Nov 17,2021, Elapsed time: 0:05:39
# Errors: 0, Warnings: 6
# vsim -gui work.testbench_riscvpipe(tb_rvpipe) 
# Start time: 16:43:35 on Nov 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_riscvpipe(tb_rvpipe)
# Loading work.riscv_pipeline(riscv_a)
# Loading work.fetch_stage(fetch_a)
# Loading work.meminstr(rtl)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# Loading work.execute_stage(execute_a)
# Loading work.alu_ctr(alu_ctr_a)
# Loading work.alu(alu_a)
# Loading work.memory_stage(memory_a)
# Loading work.memdata(memdata_a)
# Loading work.wb_stage(wb_a)
add wave -position end sim:/testbench_riscvpipe/riscv/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_riscvpipe/riscv/fetch/InstrMEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_riscvpipe/riscv/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_riscvpipe/riscv/decode/regBank
vsim -gui work.testbench_wbstage(tb_wbstage)
# End time: 16:47:20 on Nov 17,2021, Elapsed time: 0:03:45
# Errors: 0, Warnings: 4
# vsim -gui work.testbench_wbstage(tb_wbstage) 
# Start time: 16:47:20 on Nov 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_pkg(body)
# Loading work.testbench_wbstage(tb_wbstage)
# Loading work.fetch_stage(fetch_a)
# Loading work.meminstr(rtl)
# Loading work.decode_stage(decode_a)
# Loading work.control(control_a)
# Loading work.xreg(xreg_a)
# Loading work.genimm32(genimm32_a)
# Loading work.execute_stage(execute_a)
# Loading work.alu_ctr(alu_ctr_a)
# Loading work.alu(alu_a)
# Loading work.memory_stage(memory_a)
# Loading work.memdata(memdata_a)
# Loading work.wb_stage(wb_a)
add wave -position end sim:/testbench_wbstage/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_wbstage/fetch/InstrMEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_wbstage/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ps  Iteration: 1  Instance: /testbench_wbstage/decode/regBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 39 ps  Iteration: 1  Instance: /testbench_wbstage/memory/DataMem
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -16777216 is not in bounds of subtype NATURAL.
#    Time: 61 ps  Iteration: 3  Instance: /testbench_wbstage/execute/alu_ex
