0.7
2020.1
May 27 2020
20:09:33
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v,1663891267,verilog,,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_fpga_top_tb,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1662628824,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/generic_dpram.v,,design_1_wrapper,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl;../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/clock_divider.v,1663888426,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/disp.v,,clock_divider,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_acc.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_acc,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu_src_sel.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_alu,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_alu_src_sel.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_b_register.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_alu_src_sel,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_b_register.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_comp.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_b_register,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_comp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_cy_select.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_comp,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_cy_select.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_decoder.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_cy_select,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_decoder.v,1662671199,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_divide.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_decoder,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,1664169196,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/clock_divider.v,,,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_divide.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_dptr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_divide,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_dptr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_indi_addr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_dptr,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_indi_addr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_int.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_indi_addr,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_int.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_memory_interface.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_int,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_memory_interface.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_multiply.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_memory_interface,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_multiply.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ports.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_multiply,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ports.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_psw.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ports,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_psw.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_256x8_two_bist.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_psw,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_256x8_two_bist.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_top.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ram_256x8_two_bist,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_ram_top.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_rom.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_ram_top,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_rom.v,1663891146,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sfr.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_rom,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sfr.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sp.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_sfr,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_sp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_sp,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc2.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_tc,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_tc2.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_top.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,oc8051_tc2,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,,,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_top.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_uart.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_top,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_uart.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_xrom.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_uart,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/disp.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_acc.v,,disp,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/generic_dpram.v,1657332304,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v,,generic_dpram,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_fpga_top.v,1663891118,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/generic_dpram.v,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v;C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v,oc8051_fpga_top,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_xrom.v,1662671392,verilog,,C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/new/oc8051_fpga_top.v,,oc8051_xrom,,,../../../../8051_ZedBoard.srcs/sources_1/imports/verilog,,,,,
