{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763937637138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763937637138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 14:40:37 2025 " "Processing started: Sun Nov 23 14:40:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763937637138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763937637138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763937637139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763937637625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763937637626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763937645872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763937645872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763937645874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763937645874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763937645876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763937645876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763937645910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IJA Top.sv(11) " "Verilog HDL or VHDL warning at Top.sv(11): object \"IJA\" assigned a value but never read" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763937645912 "|Top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 1023 Top.sv(20) " "Verilog HDL warning at Top.sv(20): number of words (9) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763937645915 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(66) " "Verilog HDL Case Statement warning at Top.sv(66): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 66 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645919 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(75) " "Verilog HDL assignment warning at Top.sv(75): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645920 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(81) " "Verilog HDL assignment warning at Top.sv(81): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645920 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(85) " "Verilog HDL assignment warning at Top.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645920 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(89) " "Verilog HDL assignment warning at Top.sv(89): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645920 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(93) " "Verilog HDL assignment warning at Top.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645920 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(111) " "Verilog HDL assignment warning at Top.sv(111): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645920 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(117) " "Verilog HDL assignment warning at Top.sv(117): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645920 "|Top"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "Top.sv(77) " "Verilog HDL Casex/Casez warning at Top.sv(77): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 77 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1763937645921 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(79) " "Verilog HDL Case Statement warning at Top.sv(79): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 79 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645921 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(83) " "Verilog HDL Case Statement warning at Top.sv(83): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 83 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645921 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(87) " "Verilog HDL Case Statement warning at Top.sv(87): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 87 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645921 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(91) " "Verilog HDL Case Statement warning at Top.sv(91): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 91 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645921 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(152) " "Verilog HDL assignment warning at Top.sv(152): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645924 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(155) " "Verilog HDL assignment warning at Top.sv(155): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645924 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(171) " "Verilog HDL assignment warning at Top.sv(171): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(173) " "Verilog HDL assignment warning at Top.sv(173): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(175) " "Verilog HDL assignment warning at Top.sv(175): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(176) " "Verilog HDL assignment warning at Top.sv(176): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(179) " "Verilog HDL assignment warning at Top.sv(179): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(181) " "Verilog HDL assignment warning at Top.sv(181): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(182) " "Verilog HDL assignment warning at Top.sv(182): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(185) " "Verilog HDL assignment warning at Top.sv(185): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(187) " "Verilog HDL assignment warning at Top.sv(187): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645925 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(197) " "Verilog HDL assignment warning at Top.sv(197): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645926 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(199) " "Verilog HDL assignment warning at Top.sv(199): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645926 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(222) " "Verilog HDL assignment warning at Top.sv(222): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645926 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(224) " "Verilog HDL assignment warning at Top.sv(224): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645926 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(227) " "Verilog HDL assignment warning at Top.sv(227): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645926 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(229) " "Verilog HDL assignment warning at Top.sv(229): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645926 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(231) " "Verilog HDL assignment warning at Top.sv(231): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645927 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(233) " "Verilog HDL assignment warning at Top.sv(233): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645927 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(174) " "Verilog HDL Case Statement warning at Top.sv(174): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 174 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645927 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(177) " "Verilog HDL Case Statement warning at Top.sv(177): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 177 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645927 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(180) " "Verilog HDL Case Statement warning at Top.sv(180): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 180 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645927 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(183) " "Verilog HDL Case Statement warning at Top.sv(183): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 183 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763937645927 "|Top"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "Top.sv(186) " "Verilog HDL Casex/Casez warning at Top.sv(186): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 186 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1763937645927 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(255) " "Verilog HDL assignment warning at Top.sv(255): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645936 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Top.sv(270) " "Verilog HDL assignment warning at Top.sv(270): truncated value with size 32 to match size of target (2)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763937645936 "|Top"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1763937646631 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM " "RAM logic \"RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "Top.sv" "RAM" { Text "C:/Users/levia/Documents/8bitCPU/Top.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1763937646646 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763937646646 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/levia/Documents/8bitCPU/db/8bitCPU.ram0_Top_16614.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1763937648555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763937659596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763937667002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763937667002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15515 " "Implemented 15515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763937667915 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763937667915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15498 " "Implemented 15498 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763937667915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763937667915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763937667967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 14:41:07 2025 " "Processing ended: Sun Nov 23 14:41:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763937667967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763937667967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763937667967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763937667967 ""}
