{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 00:50:07 2017 " "Info: Processing started: Thu Apr 20 00:50:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLC " "Info: Assuming node \"CLC\" is an undefined clock" {  } { { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLC register Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\] register Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] 403.06 MHz 2.481 ns Internal " "Info: Clock \"CLC\" has Internal fmax of 403.06 MHz between source register \"Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination register \"Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 2.481 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.297 ns + Longest register register " "Info: + Longest register to register delay is 2.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X26_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.272 ns) 0.506 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4 2 COMB LCCOMB_X26_Y8_N2 2 " "Info: 2: + IC(0.234 ns) + CELL(0.272 ns) = 0.506 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 2; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.272 ns) 1.361 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~17 3 COMB LCCOMB_X27_Y7_N24 9 " "Info: 3: + IC(0.583 ns) + CELL(0.272 ns) = 1.361 ns; Loc. = LCCOMB_X27_Y7_N24; Fanout = 9; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.309 ns) 2.297 ns Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X26_Y8_N3 1 " "Info: 4: + IC(0.627 ns) + CELL(0.309 ns) = 2.297 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.853 ns ( 37.14 % ) " "Info: Total cell delay = 0.853 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 62.86 % ) " "Info: Total interconnect delay = 1.444 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.234ns 0.583ns 0.627ns } { 0.000ns 0.272ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.478 ns + Shortest register " "Info: + Shortest clock path from clock \"CLC\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X26_Y8_N3 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLC~clkctrl Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.478 ns - Longest register " "Info: - Longest clock path from clock \"CLC\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X26_Y8_N1 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLC~clkctrl Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.234ns 0.583ns 0.627ns } { 0.000ns 0.272ns 0.272ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] ABUS\[1\] CLC 5.866 ns register " "Info: tsu for register \"Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ABUS\[1\]\", clock pin = \"CLC\") is 5.866 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.254 ns + Longest pin register " "Info: + Longest pin to register delay is 8.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns ABUS\[1\] 1 PIN PIN_V9 27 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 27; PIN Node = 'ABUS\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[1] } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 88 -112 56 104 "ABUS\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.373 ns) + CELL(0.378 ns) 5.550 ns Registers:inst\|inst32~0 2 COMB LCCOMB_X26_Y8_N12 4 " "Info: 2: + IC(4.373 ns) + CELL(0.378 ns) = 5.550 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 4; COMB Node = 'Registers:inst\|inst32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { ABUS[1] Registers:inst|inst32~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/Registers.bdf" { { 272 3608 3672 320 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.357 ns) 6.463 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4 3 COMB LCCOMB_X26_Y8_N2 2 " "Info: 3: + IC(0.556 ns) + CELL(0.357 ns) = 6.463 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 2; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Registers:inst|inst32~0 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.272 ns) 7.318 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~17 4 COMB LCCOMB_X27_Y7_N24 9 " "Info: 4: + IC(0.583 ns) + CELL(0.272 ns) = 7.318 ns; Loc. = LCCOMB_X27_Y7_N24; Fanout = 9; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.309 ns) 8.254 ns Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X26_Y8_N3 1 " "Info: 5: + IC(0.627 ns) + CELL(0.309 ns) = 8.254 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.115 ns ( 25.62 % ) " "Info: Total cell delay = 2.115 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 74.38 % ) " "Info: Total interconnect delay = 6.139 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.254 ns" { ABUS[1] Registers:inst|inst32~0 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.254 ns" { ABUS[1] {} ABUS[1]~combout {} Registers:inst|inst32~0 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.373ns 0.556ns 0.583ns 0.627ns } { 0.000ns 0.799ns 0.378ns 0.357ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.478 ns - Shortest register " "Info: - Shortest clock path from clock \"CLC\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X26_Y8_N3 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLC~clkctrl Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.254 ns" { ABUS[1] Registers:inst|inst32~0 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.254 ns" { ABUS[1] {} ABUS[1]~combout {} Registers:inst|inst32~0 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.373ns 0.556ns 0.583ns 0.627ns } { 0.000ns 0.799ns 0.378ns 0.357ns 0.272ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLC DBUS_OUT\[3\] Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\] 8.421 ns register " "Info: tco from clock \"CLC\" to destination pin \"DBUS_OUT\[3\]\" through register \"Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 8.421 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X26_Y8_N1 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLC~clkctrl Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.849 ns + Longest register pin " "Info: + Longest register to pin delay is 5.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X26_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst30\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.272 ns) 0.506 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4 2 COMB LCCOMB_X26_Y8_N2 2 " "Info: 2: + IC(0.234 ns) + CELL(0.272 ns) = 0.506 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 2; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.346 ns) 1.833 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~6 3 COMB LCCOMB_X27_Y7_N22 1 " "Info: 3: + IC(0.981 ns) + CELL(0.346 ns) = 1.833 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 1; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(2.144 ns) 5.849 ns DBUS_OUT\[3\] 4 PIN PIN_J3 0 " "Info: 4: + IC(1.872 ns) + CELL(2.144 ns) = 5.849 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DBUS_OUT\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.016 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 DBUS_OUT[3] } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 88 600 779 104 "DBUS_OUT\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.762 ns ( 47.22 % ) " "Info: Total cell delay = 2.762 ns ( 47.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.087 ns ( 52.78 % ) " "Info: Total interconnect delay = 3.087 ns ( 52.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.849 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 DBUS_OUT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.849 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 {} DBUS_OUT[3] {} } { 0.000ns 0.234ns 0.981ns 1.872ns } { 0.000ns 0.272ns 0.346ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.849 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 DBUS_OUT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.849 ns" { Registers:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 {} DBUS_OUT[3] {} } { 0.000ns 0.234ns 0.981ns 1.872ns } { 0.000ns 0.272ns 0.346ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ABUS\[1\] DBUS_OUT\[3\] 11.806 ns Longest " "Info: Longest tpd from source pin \"ABUS\[1\]\" to destination pin \"DBUS_OUT\[3\]\" is 11.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns ABUS\[1\] 1 PIN PIN_V9 27 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 27; PIN Node = 'ABUS\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[1] } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 88 -112 56 104 "ABUS\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.373 ns) + CELL(0.378 ns) 5.550 ns Registers:inst\|inst32~0 2 COMB LCCOMB_X26_Y8_N12 4 " "Info: 2: + IC(4.373 ns) + CELL(0.378 ns) = 5.550 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 4; COMB Node = 'Registers:inst\|inst32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { ABUS[1] Registers:inst|inst32~0 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/Registers.bdf" { { 272 3608 3672 320 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.357 ns) 6.463 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4 3 COMB LCCOMB_X26_Y8_N2 2 " "Info: 3: + IC(0.556 ns) + CELL(0.357 ns) = 6.463 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 2; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Registers:inst|inst32~0 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.346 ns) 7.790 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~6 4 COMB LCCOMB_X27_Y7_N22 1 " "Info: 4: + IC(0.981 ns) + CELL(0.346 ns) = 7.790 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 1; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(2.144 ns) 11.806 ns DBUS_OUT\[3\] 5 PIN PIN_J3 0 " "Info: 5: + IC(1.872 ns) + CELL(2.144 ns) = 11.806 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DBUS_OUT\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.016 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 DBUS_OUT[3] } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 88 600 779 104 "DBUS_OUT\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.024 ns ( 34.08 % ) " "Info: Total cell delay = 4.024 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.782 ns ( 65.92 % ) " "Info: Total interconnect delay = 7.782 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.806 ns" { ABUS[1] Registers:inst|inst32~0 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 DBUS_OUT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.806 ns" { ABUS[1] {} ABUS[1]~combout {} Registers:inst|inst32~0 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~6 {} DBUS_OUT[3] {} } { 0.000ns 0.000ns 4.373ns 0.556ns 0.981ns 1.872ns } { 0.000ns 0.799ns 0.378ns 0.357ns 0.346ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Registers:inst\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\] ABUS\[0\] CLC -3.377 ns register " "Info: th for register \"Registers:inst\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ABUS\[0\]\", clock pin = \"CLC\") is -3.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.475 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 120 -112 56 136 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns Registers:inst\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X27_Y7_N19 1 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X27_Y7_N19; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLC~clkctrl Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.001 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ABUS\[0\] 1 PIN PIN_AB8 30 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 30; PIN Node = 'ABUS\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[0] } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/Курсач/course-project.bdf" { { 88 -112 56 104 "ABUS\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.060 ns) + CELL(0.272 ns) 5.189 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~5DUPLICATE 2 COMB LCCOMB_X27_Y7_N30 1 " "Info: 2: + IC(4.060 ns) + CELL(0.272 ns) = 5.189 ns; Loc. = LCCOMB_X27_Y7_N30; Fanout = 1; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~5DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { ABUS[0] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~5DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 5.447 ns Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~17 3 COMB LCCOMB_X27_Y7_N24 9 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 5.447 ns; Loc. = LCCOMB_X27_Y7_N24; Fanout = 9; COMB Node = 'Registers:inst\|lpm_bustri0:inst37\|lpm_bustri:lpm_bustri_component\|dout\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~5DUPLICATE Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.309 ns) 6.001 ns Registers:inst\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X27_Y7_N19 1 " "Info: 4: + IC(0.245 ns) + CELL(0.309 ns) = 6.001 ns; Loc. = LCFF_X27_Y7_N19; Fanout = 1; REG Node = 'Registers:inst\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 24.85 % ) " "Info: Total cell delay = 1.491 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.510 ns ( 75.15 % ) " "Info: Total interconnect delay = 4.510 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { ABUS[0] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~5DUPLICATE Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.001 ns" { ABUS[0] {} ABUS[0]~combout {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~5DUPLICATE {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 {} Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.060ns 0.205ns 0.245ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLC CLC~clkctrl Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLC {} CLC~combout {} CLC~clkctrl {} Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { ABUS[0] Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~5DUPLICATE Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.001 ns" { ABUS[0] {} ABUS[0]~combout {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~5DUPLICATE {} Registers:inst|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component|dout[3]~17 {} Registers:inst|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.060ns 0.205ns 0.245ns } { 0.000ns 0.857ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 00:50:07 2017 " "Info: Processing ended: Thu Apr 20 00:50:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
