
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rS,rA,rB,952}                      Premise(F2)
	S3= GPRegs[rS]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)

IF	S5= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S6= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S7= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S8= PC.Out=addr                                             PC-Out(S1)
	S9= PIDReg.Out=>IMMU.PID                                    Premise(F5)
	S10= IMMU.PID=pid                                           Path(S5,S9)
	S11= PC.Out=>IMMU.IEA                                       Premise(F6)
	S12= IMMU.IEA=addr                                          Path(S8,S11)
	S13= IMMU.Addr={pid,addr}                                   IMMU-Search(S10,S12)
	S14= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S10,S12)
	S15= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S16= IAddrReg.In={pid,addr}                                 Path(S13,S15)
	S17= IMMU.Hit=>IMMUHitReg.In                                Premise(F8)
	S18= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S14,S17)
	S19= PC.Out=>ICache.IEA                                     Premise(F9)
	S20= ICache.IEA=addr                                        Path(S8,S19)
	S21= ICache.Hit=ICacheHit(addr)                             ICache-Search(S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICache.Hit=>ICacheHitReg.In                            Premise(F11)
	S24= ICacheHitReg.In=ICacheHit(addr)                        Path(S21,S23)
	S25= IMMUHitReg.Out=>CU.IMemHit                             Premise(F12)
	S26= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F13)
	S27= IAddrReg.Out=>IMem.RAddr                               Premise(F14)
	S28= IMem.Out=>IRMux.MemData                                Premise(F15)
	S29= ICacheReg.Out=>IRMux.CacheData                         Premise(F16)
	S30= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F17)
	S31= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F18)
	S32= IRMux.Out=>IR.In                                       Premise(F19)
	S33= IMem.MEM8WordOut=>ICache.WData                         Premise(F20)
	S34= PC.Out=>ICache.IEA                                     Premise(F21)
	S35= IR.Out0_5=>CU.Op                                       Premise(F22)
	S36= IR.Out6_10=>GPRegs.RReg1                               Premise(F23)
	S37= IR.Out16_20=>GPRegs.RReg2                              Premise(F24)
	S38= IR.Out21_31=>CU.IRFunc                                 Premise(F25)
	S39= GPRegs.Rdata1=>A.In                                    Premise(F26)
	S40= GPRegs.Rdata2=>B.In                                    Premise(F27)
	S41= A.Out=>ALU.A                                           Premise(F28)
	S42= B.Out=>ALU.B                                           Premise(F29)
	S43= CU.Func=>ALU.Func                                      Premise(F30)
	S44= ALU.Out=>ALUOut.In                                     Premise(F31)
	S45= ALU.CMP=>DataCmb.A                                     Premise(F32)
	S46= XER.SOOut=>DataCmb.B                                   Premise(F33)
	S47= DataCmb.Out=>DR4bit.In                                 Premise(F34)
	S48= IR.Out11_15=>GPRegs.WReg                               Premise(F35)
	S49= ALUOut.Out=>GPRegs.WData                               Premise(F36)
	S50= DR4bit.Out=>CRRegs.CR0In                               Premise(F37)
	S51= CtrlPIDReg=0                                           Premise(F38)
	S52= [PIDReg]=pid                                           PIDReg-Hold(S0,S51)
	S53= CtrlIMMU=0                                             Premise(F39)
	S54= CtrlPC=0                                               Premise(F40)
	S55= CtrlPCInc=0                                            Premise(F41)
	S56= PC[Out]=addr                                           PC-Hold(S1,S54,S55)
	S57= CtrlIAddrReg=1                                         Premise(F42)
	S58= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S16,S57)
	S59= CtrlIMMUHitReg=1                                       Premise(F43)
	S60= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S18,S59)
	S61= CtrlICache=0                                           Premise(F44)
	S62= CtrlICacheReg=1                                        Premise(F45)
	S63= CtrlICacheHitReg=1                                     Premise(F46)
	S64= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S24,S63)
	S65= CtrlIMem=0                                             Premise(F47)
	S66= IMem[{pid,addr}]={31,rS,rA,rB,952}                     IMem-Hold(S2,S65)
	S67= CtrlIRMux=0                                            Premise(F48)
	S68= CtrlIR=0                                               Premise(F49)
	S69= CtrlGPRegs=0                                           Premise(F50)
	S70= GPRegs[rS]=a                                           GPRegs-Hold(S3,S69)
	S71= GPRegs[rB]=b                                           GPRegs-Hold(S4,S69)
	S72= CtrlA=0                                                Premise(F51)
	S73= CtrlB=0                                                Premise(F52)
	S74= CtrlALUOut=0                                           Premise(F53)
	S75= CtrlXERSO=0                                            Premise(F54)
	S76= CtrlXEROV=0                                            Premise(F55)
	S77= CtrlXERCA=0                                            Premise(F56)
	S78= CtrlDR4bit=0                                           Premise(F57)
	S79= CtrlCRRegs=0                                           Premise(F58)
	S80= CtrlCRRegsCR0=0                                        Premise(F59)
	S81= CtrlCRRegsW4bitRegs=0                                  Premise(F60)
	S82= CtrlCRRegsW1bitRegs=0                                  Premise(F61)

IMMU	S83= PIDReg.Out=pid                                         PIDReg-Out(S52)
	S84= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S52)
	S85= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S52)
	S86= PC.Out=addr                                            PC-Out(S56)
	S87= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S58)
	S88= IAddrReg.Out26_31={pid,addr}[26:31]                    IAddrReg-Out(S58)
	S89= IAddrReg.Out30_31={pid,addr}[30:31]                    IAddrReg-Out(S58)
	S90= IMMUHitReg.Out=IMMUHit(pid,addr)                       IMMUHitReg-Out(S60)
	S91= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]           IMMUHitReg-Out(S60)
	S92= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]           IMMUHitReg-Out(S60)
	S93= ICacheHitReg.Out=ICacheHit(addr)                       ICacheHitReg-Out(S64)
	S94= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]           ICacheHitReg-Out(S64)
	S95= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]           ICacheHitReg-Out(S64)
	S96= PIDReg.Out=>IMMU.PID                                   Premise(F62)
	S97= IMMU.PID=pid                                           Path(S83,S96)
	S98= PC.Out=>IMMU.IEA                                       Premise(F63)
	S99= IMMU.IEA=addr                                          Path(S86,S98)
	S100= IMMU.Addr={pid,addr}                                  IMMU-Search(S97,S99)
	S101= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S97,S99)
	S102= IMMU.Addr=>IAddrReg.In                                Premise(F64)
	S103= IAddrReg.In={pid,addr}                                Path(S100,S102)
	S104= IMMU.Hit=>IMMUHitReg.In                               Premise(F65)
	S105= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S101,S104)
	S106= PC.Out=>ICache.IEA                                    Premise(F66)
	S107= ICache.IEA=addr                                       Path(S86,S106)
	S108= ICache.Hit=ICacheHit(addr)                            ICache-Search(S107)
	S109= ICache.Out=>ICacheReg.In                              Premise(F67)
	S110= ICache.Hit=>ICacheHitReg.In                           Premise(F68)
	S111= ICacheHitReg.In=ICacheHit(addr)                       Path(S108,S110)
	S112= IMMUHitReg.Out=>CU.IMemHit                            Premise(F69)
	S113= CU.IMemHit=IMMUHit(pid,addr)                          Path(S90,S112)
	S114= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F70)
	S115= CU.ICacheHit=ICacheHit(addr)                          Path(S93,S114)
	S116= IAddrReg.Out=>IMem.RAddr                              Premise(F71)
	S117= IMem.RAddr={pid,addr}                                 Path(S87,S116)
	S118= IMem.Out={31,rS,rA,rB,952}                            IMem-Read(S117,S66)
	S119= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S117,S66)
	S120= IMem.Out=>IRMux.MemData                               Premise(F72)
	S121= IRMux.MemData={31,rS,rA,rB,952}                       Path(S118,S120)
	S122= IRMux.Out={31,rS,rA,rB,952}                           IRMux-Select(S121)
	S123= ICacheReg.Out=>IRMux.CacheData                        Premise(F73)
	S124= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F74)
	S125= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S90,S124)
	S126= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F75)
	S127= IRMux.CacheSel=ICacheHit(addr)                        Path(S93,S126)
	S128= IRMux.Out=>IR.In                                      Premise(F76)
	S129= IR.In={31,rS,rA,rB,952}                               Path(S122,S128)
	S130= IMem.MEM8WordOut=>ICache.WData                        Premise(F77)
	S131= ICache.WData=IMemGet8Word({pid,addr})                 Path(S119,S130)
	S132= PC.Out=>ICache.IEA                                    Premise(F78)
	S133= IR.Out0_5=>CU.Op                                      Premise(F79)
	S134= IR.Out6_10=>GPRegs.RReg1                              Premise(F80)
	S135= IR.Out16_20=>GPRegs.RReg2                             Premise(F81)
	S136= IR.Out21_31=>CU.IRFunc                                Premise(F82)
	S137= GPRegs.Rdata1=>A.In                                   Premise(F83)
	S138= GPRegs.Rdata2=>B.In                                   Premise(F84)
	S139= A.Out=>ALU.A                                          Premise(F85)
	S140= B.Out=>ALU.B                                          Premise(F86)
	S141= CU.Func=>ALU.Func                                     Premise(F87)
	S142= ALU.Out=>ALUOut.In                                    Premise(F88)
	S143= ALU.CMP=>DataCmb.A                                    Premise(F89)
	S144= XER.SOOut=>DataCmb.B                                  Premise(F90)
	S145= DataCmb.Out=>DR4bit.In                                Premise(F91)
	S146= IR.Out11_15=>GPRegs.WReg                              Premise(F92)
	S147= ALUOut.Out=>GPRegs.WData                              Premise(F93)
	S148= DR4bit.Out=>CRRegs.CR0In                              Premise(F94)
	S149= CtrlPIDReg=0                                          Premise(F95)
	S150= [PIDReg]=pid                                          PIDReg-Hold(S52,S149)
	S151= CtrlIMMU=0                                            Premise(F96)
	S152= CtrlPC=0                                              Premise(F97)
	S153= CtrlPCInc=1                                           Premise(F98)
	S154= PC[Out]=addr+4                                        PC-Inc(S56,S152,S153)
	S155= PC[CIA]=addr                                          PC-Inc(S56,S152,S153)
	S156= CtrlIAddrReg=0                                        Premise(F99)
	S157= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S58,S156)
	S158= CtrlIMMUHitReg=0                                      Premise(F100)
	S159= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S60,S158)
	S160= CtrlICache=1                                          Premise(F101)
	S161= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S107,S131,S160)
	S162= CtrlICacheReg=0                                       Premise(F102)
	S163= CtrlICacheHitReg=0                                    Premise(F103)
	S164= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S64,S163)
	S165= CtrlIMem=0                                            Premise(F104)
	S166= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S66,S165)
	S167= CtrlIRMux=0                                           Premise(F105)
	S168= CtrlIR=1                                              Premise(F106)
	S169= [IR]={31,rS,rA,rB,952}                                IR-Write(S129,S168)
	S170= CtrlGPRegs=0                                          Premise(F107)
	S171= GPRegs[rS]=a                                          GPRegs-Hold(S70,S170)
	S172= GPRegs[rB]=b                                          GPRegs-Hold(S71,S170)
	S173= CtrlA=0                                               Premise(F108)
	S174= CtrlB=0                                               Premise(F109)
	S175= CtrlALUOut=0                                          Premise(F110)
	S176= CtrlXERSO=0                                           Premise(F111)
	S177= CtrlXEROV=0                                           Premise(F112)
	S178= CtrlXERCA=0                                           Premise(F113)
	S179= CtrlDR4bit=0                                          Premise(F114)
	S180= CtrlCRRegs=0                                          Premise(F115)
	S181= CtrlCRRegsCR0=0                                       Premise(F116)
	S182= CtrlCRRegsW4bitRegs=0                                 Premise(F117)
	S183= CtrlCRRegsW1bitRegs=0                                 Premise(F118)

ID	S184= PIDReg.Out=pid                                        PIDReg-Out(S150)
	S185= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S150)
	S186= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S150)
	S187= PC.Out=addr+4                                         PC-Out(S154)
	S188= PC.CIA=addr                                           PC-Out(S155)
	S189= PC.CIA31_28=addr[31:28]                               PC-Out(S155)
	S190= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S157)
	S191= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S157)
	S192= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S157)
	S193= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S159)
	S194= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S159)
	S195= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S159)
	S196= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S164)
	S197= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S164)
	S198= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S164)
	S199= IR.Out0_5=31                                          IR-Out(S169)
	S200= IR.Out6_10=rS                                         IR-Out(S169)
	S201= IR.Out11_15=rA                                        IR-Out(S169)
	S202= IR.Out16_20=rB                                        IR-Out(S169)
	S203= IR.Out21_31=952                                       IR-Out(S169)
	S204= PIDReg.Out=>IMMU.PID                                  Premise(F119)
	S205= IMMU.PID=pid                                          Path(S184,S204)
	S206= PC.Out=>IMMU.IEA                                      Premise(F120)
	S207= IMMU.IEA=addr+4                                       Path(S187,S206)
	S208= IMMU.Addr={pid,addr+4}                                IMMU-Search(S205,S207)
	S209= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S205,S207)
	S210= IMMU.Addr=>IAddrReg.In                                Premise(F121)
	S211= IAddrReg.In={pid,addr+4}                              Path(S208,S210)
	S212= IMMU.Hit=>IMMUHitReg.In                               Premise(F122)
	S213= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S209,S212)
	S214= PC.Out=>ICache.IEA                                    Premise(F123)
	S215= ICache.IEA=addr+4                                     Path(S187,S214)
	S216= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S215)
	S217= ICache.Out=>ICacheReg.In                              Premise(F124)
	S218= ICache.Hit=>ICacheHitReg.In                           Premise(F125)
	S219= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S216,S218)
	S220= IMMUHitReg.Out=>CU.IMemHit                            Premise(F126)
	S221= CU.IMemHit=IMMUHit(pid,addr)                          Path(S193,S220)
	S222= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F127)
	S223= CU.ICacheHit=ICacheHit(addr)                          Path(S196,S222)
	S224= IAddrReg.Out=>IMem.RAddr                              Premise(F128)
	S225= IMem.RAddr={pid,addr}                                 Path(S190,S224)
	S226= IMem.Out={31,rS,rA,rB,952}                            IMem-Read(S225,S166)
	S227= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S225,S166)
	S228= IMem.Out=>IRMux.MemData                               Premise(F129)
	S229= IRMux.MemData={31,rS,rA,rB,952}                       Path(S226,S228)
	S230= IRMux.Out={31,rS,rA,rB,952}                           IRMux-Select(S229)
	S231= ICacheReg.Out=>IRMux.CacheData                        Premise(F130)
	S232= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F131)
	S233= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S193,S232)
	S234= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F132)
	S235= IRMux.CacheSel=ICacheHit(addr)                        Path(S196,S234)
	S236= IRMux.Out=>IR.In                                      Premise(F133)
	S237= IR.In={31,rS,rA,rB,952}                               Path(S230,S236)
	S238= IMem.MEM8WordOut=>ICache.WData                        Premise(F134)
	S239= ICache.WData=IMemGet8Word({pid,addr})                 Path(S227,S238)
	S240= PC.Out=>ICache.IEA                                    Premise(F135)
	S241= IR.Out0_5=>CU.Op                                      Premise(F136)
	S242= CU.Op=31                                              Path(S199,S241)
	S243= IR.Out6_10=>GPRegs.RReg1                              Premise(F137)
	S244= GPRegs.RReg1=rS                                       Path(S200,S243)
	S245= GPRegs.Rdata1=a                                       GPRegs-Read(S244,S171)
	S246= IR.Out16_20=>GPRegs.RReg2                             Premise(F138)
	S247= GPRegs.RReg2=rB                                       Path(S202,S246)
	S248= GPRegs.Rdata2=b                                       GPRegs-Read(S247,S172)
	S249= IR.Out21_31=>CU.IRFunc                                Premise(F139)
	S250= CU.IRFunc=952                                         Path(S203,S249)
	S251= CU.Func=alu_nand                                      CU(S242,S250)
	S252= GPRegs.Rdata1=>A.In                                   Premise(F140)
	S253= A.In=a                                                Path(S245,S252)
	S254= GPRegs.Rdata2=>B.In                                   Premise(F141)
	S255= B.In=b                                                Path(S248,S254)
	S256= A.Out=>ALU.A                                          Premise(F142)
	S257= B.Out=>ALU.B                                          Premise(F143)
	S258= CU.Func=>ALU.Func                                     Premise(F144)
	S259= ALU.Func=alu_nand                                     Path(S251,S258)
	S260= ALU.Out=>ALUOut.In                                    Premise(F145)
	S261= ALU.CMP=>DataCmb.A                                    Premise(F146)
	S262= XER.SOOut=>DataCmb.B                                  Premise(F147)
	S263= DataCmb.Out=>DR4bit.In                                Premise(F148)
	S264= IR.Out11_15=>GPRegs.WReg                              Premise(F149)
	S265= GPRegs.WReg=rA                                        Path(S201,S264)
	S266= ALUOut.Out=>GPRegs.WData                              Premise(F150)
	S267= DR4bit.Out=>CRRegs.CR0In                              Premise(F151)
	S268= CtrlPIDReg=0                                          Premise(F152)
	S269= [PIDReg]=pid                                          PIDReg-Hold(S150,S268)
	S270= CtrlIMMU=0                                            Premise(F153)
	S271= CtrlPC=0                                              Premise(F154)
	S272= CtrlPCInc=0                                           Premise(F155)
	S273= PC[CIA]=addr                                          PC-Hold(S155,S272)
	S274= PC[Out]=addr+4                                        PC-Hold(S154,S271,S272)
	S275= CtrlIAddrReg=0                                        Premise(F156)
	S276= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S157,S275)
	S277= CtrlIMMUHitReg=0                                      Premise(F157)
	S278= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S159,S277)
	S279= CtrlICache=0                                          Premise(F158)
	S280= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S161,S279)
	S281= CtrlICacheReg=0                                       Premise(F159)
	S282= CtrlICacheHitReg=0                                    Premise(F160)
	S283= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S164,S282)
	S284= CtrlIMem=0                                            Premise(F161)
	S285= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S166,S284)
	S286= CtrlIRMux=0                                           Premise(F162)
	S287= CtrlIR=0                                              Premise(F163)
	S288= [IR]={31,rS,rA,rB,952}                                IR-Hold(S169,S287)
	S289= CtrlGPRegs=0                                          Premise(F164)
	S290= GPRegs[rS]=a                                          GPRegs-Hold(S171,S289)
	S291= GPRegs[rB]=b                                          GPRegs-Hold(S172,S289)
	S292= CtrlA=1                                               Premise(F165)
	S293= [A]=a                                                 A-Write(S253,S292)
	S294= CtrlB=1                                               Premise(F166)
	S295= [B]=b                                                 B-Write(S255,S294)
	S296= CtrlALUOut=0                                          Premise(F167)
	S297= CtrlXERSO=0                                           Premise(F168)
	S298= CtrlXEROV=0                                           Premise(F169)
	S299= CtrlXERCA=0                                           Premise(F170)
	S300= CtrlDR4bit=0                                          Premise(F171)
	S301= CtrlCRRegs=0                                          Premise(F172)
	S302= CtrlCRRegsCR0=0                                       Premise(F173)
	S303= CtrlCRRegsW4bitRegs=0                                 Premise(F174)
	S304= CtrlCRRegsW1bitRegs=0                                 Premise(F175)

EX	S305= PIDReg.Out=pid                                        PIDReg-Out(S269)
	S306= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S269)
	S307= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S269)
	S308= PC.CIA=addr                                           PC-Out(S273)
	S309= PC.CIA31_28=addr[31:28]                               PC-Out(S273)
	S310= PC.Out=addr+4                                         PC-Out(S274)
	S311= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S276)
	S312= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S276)
	S313= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S276)
	S314= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S278)
	S315= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S278)
	S316= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S278)
	S317= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S283)
	S318= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S283)
	S319= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S283)
	S320= IR.Out0_5=31                                          IR-Out(S288)
	S321= IR.Out6_10=rS                                         IR-Out(S288)
	S322= IR.Out11_15=rA                                        IR-Out(S288)
	S323= IR.Out16_20=rB                                        IR-Out(S288)
	S324= IR.Out21_31=952                                       IR-Out(S288)
	S325= A.Out=a                                               A-Out(S293)
	S326= A.Out26_31=a[26:31]                                   A-Out(S293)
	S327= A.Out30_31=a[30:31]                                   A-Out(S293)
	S328= B.Out=b                                               B-Out(S295)
	S329= B.Out26_31=b[26:31]                                   B-Out(S295)
	S330= B.Out30_31=b[30:31]                                   B-Out(S295)
	S331= PIDReg.Out=>IMMU.PID                                  Premise(F176)
	S332= IMMU.PID=pid                                          Path(S305,S331)
	S333= PC.Out=>IMMU.IEA                                      Premise(F177)
	S334= IMMU.IEA=addr+4                                       Path(S310,S333)
	S335= IMMU.Addr={pid,addr+4}                                IMMU-Search(S332,S334)
	S336= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S332,S334)
	S337= IMMU.Addr=>IAddrReg.In                                Premise(F178)
	S338= IAddrReg.In={pid,addr+4}                              Path(S335,S337)
	S339= IMMU.Hit=>IMMUHitReg.In                               Premise(F179)
	S340= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S336,S339)
	S341= PC.Out=>ICache.IEA                                    Premise(F180)
	S342= ICache.IEA=addr+4                                     Path(S310,S341)
	S343= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S342)
	S344= ICache.Out=>ICacheReg.In                              Premise(F181)
	S345= ICache.Hit=>ICacheHitReg.In                           Premise(F182)
	S346= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S343,S345)
	S347= IMMUHitReg.Out=>CU.IMemHit                            Premise(F183)
	S348= CU.IMemHit=IMMUHit(pid,addr)                          Path(S314,S347)
	S349= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F184)
	S350= CU.ICacheHit=ICacheHit(addr)                          Path(S317,S349)
	S351= IAddrReg.Out=>IMem.RAddr                              Premise(F185)
	S352= IMem.RAddr={pid,addr}                                 Path(S311,S351)
	S353= IMem.Out={31,rS,rA,rB,952}                            IMem-Read(S352,S285)
	S354= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S352,S285)
	S355= IMem.Out=>IRMux.MemData                               Premise(F186)
	S356= IRMux.MemData={31,rS,rA,rB,952}                       Path(S353,S355)
	S357= IRMux.Out={31,rS,rA,rB,952}                           IRMux-Select(S356)
	S358= ICacheReg.Out=>IRMux.CacheData                        Premise(F187)
	S359= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F188)
	S360= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S314,S359)
	S361= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F189)
	S362= IRMux.CacheSel=ICacheHit(addr)                        Path(S317,S361)
	S363= IRMux.Out=>IR.In                                      Premise(F190)
	S364= IR.In={31,rS,rA,rB,952}                               Path(S357,S363)
	S365= IMem.MEM8WordOut=>ICache.WData                        Premise(F191)
	S366= ICache.WData=IMemGet8Word({pid,addr})                 Path(S354,S365)
	S367= PC.Out=>ICache.IEA                                    Premise(F192)
	S368= IR.Out0_5=>CU.Op                                      Premise(F193)
	S369= CU.Op=31                                              Path(S320,S368)
	S370= IR.Out6_10=>GPRegs.RReg1                              Premise(F194)
	S371= GPRegs.RReg1=rS                                       Path(S321,S370)
	S372= GPRegs.Rdata1=a                                       GPRegs-Read(S371,S290)
	S373= IR.Out16_20=>GPRegs.RReg2                             Premise(F195)
	S374= GPRegs.RReg2=rB                                       Path(S323,S373)
	S375= GPRegs.Rdata2=b                                       GPRegs-Read(S374,S291)
	S376= IR.Out21_31=>CU.IRFunc                                Premise(F196)
	S377= CU.IRFunc=952                                         Path(S324,S376)
	S378= CU.Func=alu_nand                                      CU(S369,S377)
	S379= GPRegs.Rdata1=>A.In                                   Premise(F197)
	S380= A.In=a                                                Path(S372,S379)
	S381= GPRegs.Rdata2=>B.In                                   Premise(F198)
	S382= B.In=b                                                Path(S375,S381)
	S383= A.Out=>ALU.A                                          Premise(F199)
	S384= ALU.A=a                                               Path(S325,S383)
	S385= B.Out=>ALU.B                                          Premise(F200)
	S386= ALU.B=b                                               Path(S328,S385)
	S387= CU.Func=>ALU.Func                                     Premise(F201)
	S388= ALU.Func=alu_nand                                     Path(S378,S387)
	S389= ALU.Out=~(a&b)                                        ALU(S384,S386)
	S390= ALU.CMP=Compare0(~(a&b))                              ALU(S384,S386)
	S391= ALU.OV=OverFlow(~(a&b))                               ALU(S384,S386)
	S392= ALU.CA=Carry(~(a&b))                                  ALU(S384,S386)
	S393= ALU.Out=>ALUOut.In                                    Premise(F202)
	S394= ALUOut.In=~(a&b)                                      Path(S389,S393)
	S395= ALU.CMP=>DataCmb.A                                    Premise(F203)
	S396= DataCmb.A=Compare0(~(a&b))                            Path(S390,S395)
	S397= XER.SOOut=>DataCmb.B                                  Premise(F204)
	S398= DataCmb.Out=>DR4bit.In                                Premise(F205)
	S399= IR.Out11_15=>GPRegs.WReg                              Premise(F206)
	S400= GPRegs.WReg=rA                                        Path(S322,S399)
	S401= ALUOut.Out=>GPRegs.WData                              Premise(F207)
	S402= DR4bit.Out=>CRRegs.CR0In                              Premise(F208)
	S403= CtrlPIDReg=0                                          Premise(F209)
	S404= [PIDReg]=pid                                          PIDReg-Hold(S269,S403)
	S405= CtrlIMMU=0                                            Premise(F210)
	S406= CtrlPC=0                                              Premise(F211)
	S407= CtrlPCInc=0                                           Premise(F212)
	S408= PC[CIA]=addr                                          PC-Hold(S273,S407)
	S409= PC[Out]=addr+4                                        PC-Hold(S274,S406,S407)
	S410= CtrlIAddrReg=0                                        Premise(F213)
	S411= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S276,S410)
	S412= CtrlIMMUHitReg=0                                      Premise(F214)
	S413= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S278,S412)
	S414= CtrlICache=0                                          Premise(F215)
	S415= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S280,S414)
	S416= CtrlICacheReg=0                                       Premise(F216)
	S417= CtrlICacheHitReg=0                                    Premise(F217)
	S418= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S283,S417)
	S419= CtrlIMem=0                                            Premise(F218)
	S420= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S285,S419)
	S421= CtrlIRMux=0                                           Premise(F219)
	S422= CtrlIR=0                                              Premise(F220)
	S423= [IR]={31,rS,rA,rB,952}                                IR-Hold(S288,S422)
	S424= CtrlGPRegs=0                                          Premise(F221)
	S425= GPRegs[rS]=a                                          GPRegs-Hold(S290,S424)
	S426= GPRegs[rB]=b                                          GPRegs-Hold(S291,S424)
	S427= CtrlA=0                                               Premise(F222)
	S428= [A]=a                                                 A-Hold(S293,S427)
	S429= CtrlB=0                                               Premise(F223)
	S430= [B]=b                                                 B-Hold(S295,S429)
	S431= CtrlALUOut=1                                          Premise(F224)
	S432= [ALUOut]=~(a&b)                                       ALUOut-Write(S394,S431)
	S433= CtrlXERSO=0                                           Premise(F225)
	S434= CtrlXEROV=0                                           Premise(F226)
	S435= CtrlXERCA=0                                           Premise(F227)
	S436= CtrlDR4bit=1                                          Premise(F228)
	S437= CtrlCRRegs=0                                          Premise(F229)
	S438= CtrlCRRegsCR0=0                                       Premise(F230)
	S439= CtrlCRRegsW4bitRegs=0                                 Premise(F231)
	S440= CtrlCRRegsW1bitRegs=0                                 Premise(F232)

MEM	S441= PIDReg.Out=pid                                        PIDReg-Out(S404)
	S442= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S404)
	S443= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S404)
	S444= PC.CIA=addr                                           PC-Out(S408)
	S445= PC.CIA31_28=addr[31:28]                               PC-Out(S408)
	S446= PC.Out=addr+4                                         PC-Out(S409)
	S447= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S411)
	S448= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S411)
	S449= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S411)
	S450= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S413)
	S451= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S413)
	S452= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S413)
	S453= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S418)
	S454= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S418)
	S455= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S418)
	S456= IR.Out0_5=31                                          IR-Out(S423)
	S457= IR.Out6_10=rS                                         IR-Out(S423)
	S458= IR.Out11_15=rA                                        IR-Out(S423)
	S459= IR.Out16_20=rB                                        IR-Out(S423)
	S460= IR.Out21_31=952                                       IR-Out(S423)
	S461= A.Out=a                                               A-Out(S428)
	S462= A.Out26_31=a[26:31]                                   A-Out(S428)
	S463= A.Out30_31=a[30:31]                                   A-Out(S428)
	S464= B.Out=b                                               B-Out(S430)
	S465= B.Out26_31=b[26:31]                                   B-Out(S430)
	S466= B.Out30_31=b[30:31]                                   B-Out(S430)
	S467= ALUOut.Out=~(a&b)                                     ALUOut-Out(S432)
	S468= ALUOut.Out26_31=~(a&b)[26:31]                         ALUOut-Out(S432)
	S469= ALUOut.Out30_31=~(a&b)[30:31]                         ALUOut-Out(S432)
	S470= PIDReg.Out=>IMMU.PID                                  Premise(F233)
	S471= IMMU.PID=pid                                          Path(S441,S470)
	S472= PC.Out=>IMMU.IEA                                      Premise(F234)
	S473= IMMU.IEA=addr+4                                       Path(S446,S472)
	S474= IMMU.Addr={pid,addr+4}                                IMMU-Search(S471,S473)
	S475= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S471,S473)
	S476= IMMU.Addr=>IAddrReg.In                                Premise(F235)
	S477= IAddrReg.In={pid,addr+4}                              Path(S474,S476)
	S478= IMMU.Hit=>IMMUHitReg.In                               Premise(F236)
	S479= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S475,S478)
	S480= PC.Out=>ICache.IEA                                    Premise(F237)
	S481= ICache.IEA=addr+4                                     Path(S446,S480)
	S482= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S481)
	S483= ICache.Out=>ICacheReg.In                              Premise(F238)
	S484= ICache.Hit=>ICacheHitReg.In                           Premise(F239)
	S485= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S482,S484)
	S486= IMMUHitReg.Out=>CU.IMemHit                            Premise(F240)
	S487= CU.IMemHit=IMMUHit(pid,addr)                          Path(S450,S486)
	S488= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F241)
	S489= CU.ICacheHit=ICacheHit(addr)                          Path(S453,S488)
	S490= IAddrReg.Out=>IMem.RAddr                              Premise(F242)
	S491= IMem.RAddr={pid,addr}                                 Path(S447,S490)
	S492= IMem.Out={31,rS,rA,rB,952}                            IMem-Read(S491,S420)
	S493= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S491,S420)
	S494= IMem.Out=>IRMux.MemData                               Premise(F243)
	S495= IRMux.MemData={31,rS,rA,rB,952}                       Path(S492,S494)
	S496= IRMux.Out={31,rS,rA,rB,952}                           IRMux-Select(S495)
	S497= ICacheReg.Out=>IRMux.CacheData                        Premise(F244)
	S498= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F245)
	S499= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S450,S498)
	S500= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F246)
	S501= IRMux.CacheSel=ICacheHit(addr)                        Path(S453,S500)
	S502= IRMux.Out=>IR.In                                      Premise(F247)
	S503= IR.In={31,rS,rA,rB,952}                               Path(S496,S502)
	S504= IMem.MEM8WordOut=>ICache.WData                        Premise(F248)
	S505= ICache.WData=IMemGet8Word({pid,addr})                 Path(S493,S504)
	S506= PC.Out=>ICache.IEA                                    Premise(F249)
	S507= IR.Out0_5=>CU.Op                                      Premise(F250)
	S508= CU.Op=31                                              Path(S456,S507)
	S509= IR.Out6_10=>GPRegs.RReg1                              Premise(F251)
	S510= GPRegs.RReg1=rS                                       Path(S457,S509)
	S511= GPRegs.Rdata1=a                                       GPRegs-Read(S510,S425)
	S512= IR.Out16_20=>GPRegs.RReg2                             Premise(F252)
	S513= GPRegs.RReg2=rB                                       Path(S459,S512)
	S514= GPRegs.Rdata2=b                                       GPRegs-Read(S513,S426)
	S515= IR.Out21_31=>CU.IRFunc                                Premise(F253)
	S516= CU.IRFunc=952                                         Path(S460,S515)
	S517= CU.Func=alu_nand                                      CU(S508,S516)
	S518= GPRegs.Rdata1=>A.In                                   Premise(F254)
	S519= A.In=a                                                Path(S511,S518)
	S520= GPRegs.Rdata2=>B.In                                   Premise(F255)
	S521= B.In=b                                                Path(S514,S520)
	S522= A.Out=>ALU.A                                          Premise(F256)
	S523= ALU.A=a                                               Path(S461,S522)
	S524= B.Out=>ALU.B                                          Premise(F257)
	S525= ALU.B=b                                               Path(S464,S524)
	S526= CU.Func=>ALU.Func                                     Premise(F258)
	S527= ALU.Func=alu_nand                                     Path(S517,S526)
	S528= ALU.Out=~(a&b)                                        ALU(S523,S525)
	S529= ALU.CMP=Compare0(~(a&b))                              ALU(S523,S525)
	S530= ALU.OV=OverFlow(~(a&b))                               ALU(S523,S525)
	S531= ALU.CA=Carry(~(a&b))                                  ALU(S523,S525)
	S532= ALU.Out=>ALUOut.In                                    Premise(F259)
	S533= ALUOut.In=~(a&b)                                      Path(S528,S532)
	S534= ALU.CMP=>DataCmb.A                                    Premise(F260)
	S535= DataCmb.A=Compare0(~(a&b))                            Path(S529,S534)
	S536= XER.SOOut=>DataCmb.B                                  Premise(F261)
	S537= DataCmb.Out=>DR4bit.In                                Premise(F262)
	S538= IR.Out11_15=>GPRegs.WReg                              Premise(F263)
	S539= GPRegs.WReg=rA                                        Path(S458,S538)
	S540= ALUOut.Out=>GPRegs.WData                              Premise(F264)
	S541= GPRegs.WData=~(a&b)                                   Path(S467,S540)
	S542= DR4bit.Out=>CRRegs.CR0In                              Premise(F265)
	S543= CtrlPIDReg=0                                          Premise(F266)
	S544= [PIDReg]=pid                                          PIDReg-Hold(S404,S543)
	S545= CtrlIMMU=0                                            Premise(F267)
	S546= CtrlPC=0                                              Premise(F268)
	S547= CtrlPCInc=0                                           Premise(F269)
	S548= PC[CIA]=addr                                          PC-Hold(S408,S547)
	S549= PC[Out]=addr+4                                        PC-Hold(S409,S546,S547)
	S550= CtrlIAddrReg=0                                        Premise(F270)
	S551= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S411,S550)
	S552= CtrlIMMUHitReg=0                                      Premise(F271)
	S553= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S413,S552)
	S554= CtrlICache=0                                          Premise(F272)
	S555= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S415,S554)
	S556= CtrlICacheReg=0                                       Premise(F273)
	S557= CtrlICacheHitReg=0                                    Premise(F274)
	S558= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S418,S557)
	S559= CtrlIMem=0                                            Premise(F275)
	S560= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S420,S559)
	S561= CtrlIRMux=0                                           Premise(F276)
	S562= CtrlIR=0                                              Premise(F277)
	S563= [IR]={31,rS,rA,rB,952}                                IR-Hold(S423,S562)
	S564= CtrlGPRegs=0                                          Premise(F278)
	S565= GPRegs[rS]=a                                          GPRegs-Hold(S425,S564)
	S566= GPRegs[rB]=b                                          GPRegs-Hold(S426,S564)
	S567= CtrlA=0                                               Premise(F279)
	S568= [A]=a                                                 A-Hold(S428,S567)
	S569= CtrlB=0                                               Premise(F280)
	S570= [B]=b                                                 B-Hold(S430,S569)
	S571= CtrlALUOut=0                                          Premise(F281)
	S572= [ALUOut]=~(a&b)                                       ALUOut-Hold(S432,S571)
	S573= CtrlXERSO=0                                           Premise(F282)
	S574= CtrlXEROV=0                                           Premise(F283)
	S575= CtrlXERCA=0                                           Premise(F284)
	S576= CtrlDR4bit=0                                          Premise(F285)
	S577= CtrlCRRegs=0                                          Premise(F286)
	S578= CtrlCRRegsCR0=0                                       Premise(F287)
	S579= CtrlCRRegsW4bitRegs=0                                 Premise(F288)
	S580= CtrlCRRegsW1bitRegs=0                                 Premise(F289)

DMMU1	S581= PIDReg.Out=pid                                        PIDReg-Out(S544)
	S582= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S544)
	S583= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S544)
	S584= PC.CIA=addr                                           PC-Out(S548)
	S585= PC.CIA31_28=addr[31:28]                               PC-Out(S548)
	S586= PC.Out=addr+4                                         PC-Out(S549)
	S587= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S551)
	S588= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S551)
	S589= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S551)
	S590= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S553)
	S591= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S553)
	S592= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S553)
	S593= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S558)
	S594= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S558)
	S595= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S558)
	S596= IR.Out0_5=31                                          IR-Out(S563)
	S597= IR.Out6_10=rS                                         IR-Out(S563)
	S598= IR.Out11_15=rA                                        IR-Out(S563)
	S599= IR.Out16_20=rB                                        IR-Out(S563)
	S600= IR.Out21_31=952                                       IR-Out(S563)
	S601= A.Out=a                                               A-Out(S568)
	S602= A.Out26_31=a[26:31]                                   A-Out(S568)
	S603= A.Out30_31=a[30:31]                                   A-Out(S568)
	S604= B.Out=b                                               B-Out(S570)
	S605= B.Out26_31=b[26:31]                                   B-Out(S570)
	S606= B.Out30_31=b[30:31]                                   B-Out(S570)
	S607= ALUOut.Out=~(a&b)                                     ALUOut-Out(S572)
	S608= ALUOut.Out26_31=~(a&b)[26:31]                         ALUOut-Out(S572)
	S609= ALUOut.Out30_31=~(a&b)[30:31]                         ALUOut-Out(S572)
	S610= PIDReg.Out=>IMMU.PID                                  Premise(F290)
	S611= IMMU.PID=pid                                          Path(S581,S610)
	S612= PC.Out=>IMMU.IEA                                      Premise(F291)
	S613= IMMU.IEA=addr+4                                       Path(S586,S612)
	S614= IMMU.Addr={pid,addr+4}                                IMMU-Search(S611,S613)
	S615= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S611,S613)
	S616= IMMU.Addr=>IAddrReg.In                                Premise(F292)
	S617= IAddrReg.In={pid,addr+4}                              Path(S614,S616)
	S618= IMMU.Hit=>IMMUHitReg.In                               Premise(F293)
	S619= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S615,S618)
	S620= PC.Out=>ICache.IEA                                    Premise(F294)
	S621= ICache.IEA=addr+4                                     Path(S586,S620)
	S622= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S621)
	S623= ICache.Out=>ICacheReg.In                              Premise(F295)
	S624= ICache.Hit=>ICacheHitReg.In                           Premise(F296)
	S625= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S622,S624)
	S626= IMMUHitReg.Out=>CU.IMemHit                            Premise(F297)
	S627= CU.IMemHit=IMMUHit(pid,addr)                          Path(S590,S626)
	S628= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F298)
	S629= CU.ICacheHit=ICacheHit(addr)                          Path(S593,S628)
	S630= IAddrReg.Out=>IMem.RAddr                              Premise(F299)
	S631= IMem.RAddr={pid,addr}                                 Path(S587,S630)
	S632= IMem.Out={31,rS,rA,rB,952}                            IMem-Read(S631,S560)
	S633= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S631,S560)
	S634= IMem.Out=>IRMux.MemData                               Premise(F300)
	S635= IRMux.MemData={31,rS,rA,rB,952}                       Path(S632,S634)
	S636= IRMux.Out={31,rS,rA,rB,952}                           IRMux-Select(S635)
	S637= ICacheReg.Out=>IRMux.CacheData                        Premise(F301)
	S638= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F302)
	S639= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S590,S638)
	S640= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F303)
	S641= IRMux.CacheSel=ICacheHit(addr)                        Path(S593,S640)
	S642= IRMux.Out=>IR.In                                      Premise(F304)
	S643= IR.In={31,rS,rA,rB,952}                               Path(S636,S642)
	S644= IMem.MEM8WordOut=>ICache.WData                        Premise(F305)
	S645= ICache.WData=IMemGet8Word({pid,addr})                 Path(S633,S644)
	S646= PC.Out=>ICache.IEA                                    Premise(F306)
	S647= IR.Out0_5=>CU.Op                                      Premise(F307)
	S648= CU.Op=31                                              Path(S596,S647)
	S649= IR.Out6_10=>GPRegs.RReg1                              Premise(F308)
	S650= GPRegs.RReg1=rS                                       Path(S597,S649)
	S651= GPRegs.Rdata1=a                                       GPRegs-Read(S650,S565)
	S652= IR.Out16_20=>GPRegs.RReg2                             Premise(F309)
	S653= GPRegs.RReg2=rB                                       Path(S599,S652)
	S654= GPRegs.Rdata2=b                                       GPRegs-Read(S653,S566)
	S655= IR.Out21_31=>CU.IRFunc                                Premise(F310)
	S656= CU.IRFunc=952                                         Path(S600,S655)
	S657= CU.Func=alu_nand                                      CU(S648,S656)
	S658= GPRegs.Rdata1=>A.In                                   Premise(F311)
	S659= A.In=a                                                Path(S651,S658)
	S660= GPRegs.Rdata2=>B.In                                   Premise(F312)
	S661= B.In=b                                                Path(S654,S660)
	S662= A.Out=>ALU.A                                          Premise(F313)
	S663= ALU.A=a                                               Path(S601,S662)
	S664= B.Out=>ALU.B                                          Premise(F314)
	S665= ALU.B=b                                               Path(S604,S664)
	S666= CU.Func=>ALU.Func                                     Premise(F315)
	S667= ALU.Func=alu_nand                                     Path(S657,S666)
	S668= ALU.Out=~(a&b)                                        ALU(S663,S665)
	S669= ALU.CMP=Compare0(~(a&b))                              ALU(S663,S665)
	S670= ALU.OV=OverFlow(~(a&b))                               ALU(S663,S665)
	S671= ALU.CA=Carry(~(a&b))                                  ALU(S663,S665)
	S672= ALU.Out=>ALUOut.In                                    Premise(F316)
	S673= ALUOut.In=~(a&b)                                      Path(S668,S672)
	S674= ALU.CMP=>DataCmb.A                                    Premise(F317)
	S675= DataCmb.A=Compare0(~(a&b))                            Path(S669,S674)
	S676= XER.SOOut=>DataCmb.B                                  Premise(F318)
	S677= DataCmb.Out=>DR4bit.In                                Premise(F319)
	S678= IR.Out11_15=>GPRegs.WReg                              Premise(F320)
	S679= GPRegs.WReg=rA                                        Path(S598,S678)
	S680= ALUOut.Out=>GPRegs.WData                              Premise(F321)
	S681= GPRegs.WData=~(a&b)                                   Path(S607,S680)
	S682= DR4bit.Out=>CRRegs.CR0In                              Premise(F322)
	S683= CtrlPIDReg=0                                          Premise(F323)
	S684= [PIDReg]=pid                                          PIDReg-Hold(S544,S683)
	S685= CtrlIMMU=0                                            Premise(F324)
	S686= CtrlPC=0                                              Premise(F325)
	S687= CtrlPCInc=0                                           Premise(F326)
	S688= PC[CIA]=addr                                          PC-Hold(S548,S687)
	S689= PC[Out]=addr+4                                        PC-Hold(S549,S686,S687)
	S690= CtrlIAddrReg=0                                        Premise(F327)
	S691= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S551,S690)
	S692= CtrlIMMUHitReg=0                                      Premise(F328)
	S693= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S553,S692)
	S694= CtrlICache=0                                          Premise(F329)
	S695= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S555,S694)
	S696= CtrlICacheReg=0                                       Premise(F330)
	S697= CtrlICacheHitReg=0                                    Premise(F331)
	S698= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S558,S697)
	S699= CtrlIMem=0                                            Premise(F332)
	S700= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S560,S699)
	S701= CtrlIRMux=0                                           Premise(F333)
	S702= CtrlIR=0                                              Premise(F334)
	S703= [IR]={31,rS,rA,rB,952}                                IR-Hold(S563,S702)
	S704= CtrlGPRegs=0                                          Premise(F335)
	S705= GPRegs[rS]=a                                          GPRegs-Hold(S565,S704)
	S706= GPRegs[rB]=b                                          GPRegs-Hold(S566,S704)
	S707= CtrlA=0                                               Premise(F336)
	S708= [A]=a                                                 A-Hold(S568,S707)
	S709= CtrlB=0                                               Premise(F337)
	S710= [B]=b                                                 B-Hold(S570,S709)
	S711= CtrlALUOut=0                                          Premise(F338)
	S712= [ALUOut]=~(a&b)                                       ALUOut-Hold(S572,S711)
	S713= CtrlXERSO=0                                           Premise(F339)
	S714= CtrlXEROV=0                                           Premise(F340)
	S715= CtrlXERCA=0                                           Premise(F341)
	S716= CtrlDR4bit=0                                          Premise(F342)
	S717= CtrlCRRegs=0                                          Premise(F343)
	S718= CtrlCRRegsCR0=0                                       Premise(F344)
	S719= CtrlCRRegsW4bitRegs=0                                 Premise(F345)
	S720= CtrlCRRegsW1bitRegs=0                                 Premise(F346)

DMMU2	S721= PIDReg.Out=pid                                        PIDReg-Out(S684)
	S722= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S684)
	S723= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S684)
	S724= PC.CIA=addr                                           PC-Out(S688)
	S725= PC.CIA31_28=addr[31:28]                               PC-Out(S688)
	S726= PC.Out=addr+4                                         PC-Out(S689)
	S727= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S691)
	S728= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S691)
	S729= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S691)
	S730= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S693)
	S731= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S693)
	S732= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S693)
	S733= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S698)
	S734= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S698)
	S735= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S698)
	S736= IR.Out0_5=31                                          IR-Out(S703)
	S737= IR.Out6_10=rS                                         IR-Out(S703)
	S738= IR.Out11_15=rA                                        IR-Out(S703)
	S739= IR.Out16_20=rB                                        IR-Out(S703)
	S740= IR.Out21_31=952                                       IR-Out(S703)
	S741= A.Out=a                                               A-Out(S708)
	S742= A.Out26_31=a[26:31]                                   A-Out(S708)
	S743= A.Out30_31=a[30:31]                                   A-Out(S708)
	S744= B.Out=b                                               B-Out(S710)
	S745= B.Out26_31=b[26:31]                                   B-Out(S710)
	S746= B.Out30_31=b[30:31]                                   B-Out(S710)
	S747= ALUOut.Out=~(a&b)                                     ALUOut-Out(S712)
	S748= ALUOut.Out26_31=~(a&b)[26:31]                         ALUOut-Out(S712)
	S749= ALUOut.Out30_31=~(a&b)[30:31]                         ALUOut-Out(S712)
	S750= PIDReg.Out=>IMMU.PID                                  Premise(F347)
	S751= IMMU.PID=pid                                          Path(S721,S750)
	S752= PC.Out=>IMMU.IEA                                      Premise(F348)
	S753= IMMU.IEA=addr+4                                       Path(S726,S752)
	S754= IMMU.Addr={pid,addr+4}                                IMMU-Search(S751,S753)
	S755= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S751,S753)
	S756= IMMU.Addr=>IAddrReg.In                                Premise(F349)
	S757= IAddrReg.In={pid,addr+4}                              Path(S754,S756)
	S758= IMMU.Hit=>IMMUHitReg.In                               Premise(F350)
	S759= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S755,S758)
	S760= PC.Out=>ICache.IEA                                    Premise(F351)
	S761= ICache.IEA=addr+4                                     Path(S726,S760)
	S762= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S761)
	S763= ICache.Out=>ICacheReg.In                              Premise(F352)
	S764= ICache.Hit=>ICacheHitReg.In                           Premise(F353)
	S765= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S762,S764)
	S766= IMMUHitReg.Out=>CU.IMemHit                            Premise(F354)
	S767= CU.IMemHit=IMMUHit(pid,addr)                          Path(S730,S766)
	S768= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F355)
	S769= CU.ICacheHit=ICacheHit(addr)                          Path(S733,S768)
	S770= IAddrReg.Out=>IMem.RAddr                              Premise(F356)
	S771= IMem.RAddr={pid,addr}                                 Path(S727,S770)
	S772= IMem.Out={31,rS,rA,rB,952}                            IMem-Read(S771,S700)
	S773= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S771,S700)
	S774= IMem.Out=>IRMux.MemData                               Premise(F357)
	S775= IRMux.MemData={31,rS,rA,rB,952}                       Path(S772,S774)
	S776= IRMux.Out={31,rS,rA,rB,952}                           IRMux-Select(S775)
	S777= ICacheReg.Out=>IRMux.CacheData                        Premise(F358)
	S778= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F359)
	S779= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S730,S778)
	S780= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F360)
	S781= IRMux.CacheSel=ICacheHit(addr)                        Path(S733,S780)
	S782= IRMux.Out=>IR.In                                      Premise(F361)
	S783= IR.In={31,rS,rA,rB,952}                               Path(S776,S782)
	S784= IMem.MEM8WordOut=>ICache.WData                        Premise(F362)
	S785= ICache.WData=IMemGet8Word({pid,addr})                 Path(S773,S784)
	S786= PC.Out=>ICache.IEA                                    Premise(F363)
	S787= IR.Out0_5=>CU.Op                                      Premise(F364)
	S788= CU.Op=31                                              Path(S736,S787)
	S789= IR.Out6_10=>GPRegs.RReg1                              Premise(F365)
	S790= GPRegs.RReg1=rS                                       Path(S737,S789)
	S791= GPRegs.Rdata1=a                                       GPRegs-Read(S790,S705)
	S792= IR.Out16_20=>GPRegs.RReg2                             Premise(F366)
	S793= GPRegs.RReg2=rB                                       Path(S739,S792)
	S794= GPRegs.Rdata2=b                                       GPRegs-Read(S793,S706)
	S795= IR.Out21_31=>CU.IRFunc                                Premise(F367)
	S796= CU.IRFunc=952                                         Path(S740,S795)
	S797= CU.Func=alu_nand                                      CU(S788,S796)
	S798= GPRegs.Rdata1=>A.In                                   Premise(F368)
	S799= A.In=a                                                Path(S791,S798)
	S800= GPRegs.Rdata2=>B.In                                   Premise(F369)
	S801= B.In=b                                                Path(S794,S800)
	S802= A.Out=>ALU.A                                          Premise(F370)
	S803= ALU.A=a                                               Path(S741,S802)
	S804= B.Out=>ALU.B                                          Premise(F371)
	S805= ALU.B=b                                               Path(S744,S804)
	S806= CU.Func=>ALU.Func                                     Premise(F372)
	S807= ALU.Func=alu_nand                                     Path(S797,S806)
	S808= ALU.Out=~(a&b)                                        ALU(S803,S805)
	S809= ALU.CMP=Compare0(~(a&b))                              ALU(S803,S805)
	S810= ALU.OV=OverFlow(~(a&b))                               ALU(S803,S805)
	S811= ALU.CA=Carry(~(a&b))                                  ALU(S803,S805)
	S812= ALU.Out=>ALUOut.In                                    Premise(F373)
	S813= ALUOut.In=~(a&b)                                      Path(S808,S812)
	S814= ALU.CMP=>DataCmb.A                                    Premise(F374)
	S815= DataCmb.A=Compare0(~(a&b))                            Path(S809,S814)
	S816= XER.SOOut=>DataCmb.B                                  Premise(F375)
	S817= DataCmb.Out=>DR4bit.In                                Premise(F376)
	S818= IR.Out11_15=>GPRegs.WReg                              Premise(F377)
	S819= GPRegs.WReg=rA                                        Path(S738,S818)
	S820= ALUOut.Out=>GPRegs.WData                              Premise(F378)
	S821= GPRegs.WData=~(a&b)                                   Path(S747,S820)
	S822= DR4bit.Out=>CRRegs.CR0In                              Premise(F379)
	S823= CtrlPIDReg=0                                          Premise(F380)
	S824= [PIDReg]=pid                                          PIDReg-Hold(S684,S823)
	S825= CtrlIMMU=0                                            Premise(F381)
	S826= CtrlPC=0                                              Premise(F382)
	S827= CtrlPCInc=0                                           Premise(F383)
	S828= PC[CIA]=addr                                          PC-Hold(S688,S827)
	S829= PC[Out]=addr+4                                        PC-Hold(S689,S826,S827)
	S830= CtrlIAddrReg=0                                        Premise(F384)
	S831= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S691,S830)
	S832= CtrlIMMUHitReg=0                                      Premise(F385)
	S833= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S693,S832)
	S834= CtrlICache=0                                          Premise(F386)
	S835= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S695,S834)
	S836= CtrlICacheReg=0                                       Premise(F387)
	S837= CtrlICacheHitReg=0                                    Premise(F388)
	S838= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S698,S837)
	S839= CtrlIMem=0                                            Premise(F389)
	S840= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S700,S839)
	S841= CtrlIRMux=0                                           Premise(F390)
	S842= CtrlIR=0                                              Premise(F391)
	S843= [IR]={31,rS,rA,rB,952}                                IR-Hold(S703,S842)
	S844= CtrlGPRegs=0                                          Premise(F392)
	S845= GPRegs[rS]=a                                          GPRegs-Hold(S705,S844)
	S846= GPRegs[rB]=b                                          GPRegs-Hold(S706,S844)
	S847= CtrlA=0                                               Premise(F393)
	S848= [A]=a                                                 A-Hold(S708,S847)
	S849= CtrlB=0                                               Premise(F394)
	S850= [B]=b                                                 B-Hold(S710,S849)
	S851= CtrlALUOut=0                                          Premise(F395)
	S852= [ALUOut]=~(a&b)                                       ALUOut-Hold(S712,S851)
	S853= CtrlXERSO=0                                           Premise(F396)
	S854= CtrlXEROV=0                                           Premise(F397)
	S855= CtrlXERCA=0                                           Premise(F398)
	S856= CtrlDR4bit=0                                          Premise(F399)
	S857= CtrlCRRegs=0                                          Premise(F400)
	S858= CtrlCRRegsCR0=0                                       Premise(F401)
	S859= CtrlCRRegsW4bitRegs=0                                 Premise(F402)
	S860= CtrlCRRegsW1bitRegs=0                                 Premise(F403)

WB	S861= PIDReg.Out=pid                                        PIDReg-Out(S824)
	S862= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S824)
	S863= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S824)
	S864= PC.CIA=addr                                           PC-Out(S828)
	S865= PC.CIA31_28=addr[31:28]                               PC-Out(S828)
	S866= PC.Out=addr+4                                         PC-Out(S829)
	S867= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S831)
	S868= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S831)
	S869= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S831)
	S870= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S833)
	S871= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S833)
	S872= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S833)
	S873= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S838)
	S874= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S838)
	S875= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S838)
	S876= IR.Out0_5=31                                          IR-Out(S843)
	S877= IR.Out6_10=rS                                         IR-Out(S843)
	S878= IR.Out11_15=rA                                        IR-Out(S843)
	S879= IR.Out16_20=rB                                        IR-Out(S843)
	S880= IR.Out21_31=952                                       IR-Out(S843)
	S881= A.Out=a                                               A-Out(S848)
	S882= A.Out26_31=a[26:31]                                   A-Out(S848)
	S883= A.Out30_31=a[30:31]                                   A-Out(S848)
	S884= B.Out=b                                               B-Out(S850)
	S885= B.Out26_31=b[26:31]                                   B-Out(S850)
	S886= B.Out30_31=b[30:31]                                   B-Out(S850)
	S887= ALUOut.Out=~(a&b)                                     ALUOut-Out(S852)
	S888= ALUOut.Out26_31=~(a&b)[26:31]                         ALUOut-Out(S852)
	S889= ALUOut.Out30_31=~(a&b)[30:31]                         ALUOut-Out(S852)
	S890= PIDReg.Out=>IMMU.PID                                  Premise(F404)
	S891= IMMU.PID=pid                                          Path(S861,S890)
	S892= PC.Out=>IMMU.IEA                                      Premise(F405)
	S893= IMMU.IEA=addr+4                                       Path(S866,S892)
	S894= IMMU.Addr={pid,addr+4}                                IMMU-Search(S891,S893)
	S895= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S891,S893)
	S896= IMMU.Addr=>IAddrReg.In                                Premise(F406)
	S897= IAddrReg.In={pid,addr+4}                              Path(S894,S896)
	S898= IMMU.Hit=>IMMUHitReg.In                               Premise(F407)
	S899= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S895,S898)
	S900= PC.Out=>ICache.IEA                                    Premise(F408)
	S901= ICache.IEA=addr+4                                     Path(S866,S900)
	S902= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S901)
	S903= ICache.Out=>ICacheReg.In                              Premise(F409)
	S904= ICache.Hit=>ICacheHitReg.In                           Premise(F410)
	S905= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S902,S904)
	S906= IMMUHitReg.Out=>CU.IMemHit                            Premise(F411)
	S907= CU.IMemHit=IMMUHit(pid,addr)                          Path(S870,S906)
	S908= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F412)
	S909= CU.ICacheHit=ICacheHit(addr)                          Path(S873,S908)
	S910= IAddrReg.Out=>IMem.RAddr                              Premise(F413)
	S911= IMem.RAddr={pid,addr}                                 Path(S867,S910)
	S912= IMem.Out={31,rS,rA,rB,952}                            IMem-Read(S911,S840)
	S913= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S911,S840)
	S914= IMem.Out=>IRMux.MemData                               Premise(F414)
	S915= IRMux.MemData={31,rS,rA,rB,952}                       Path(S912,S914)
	S916= IRMux.Out={31,rS,rA,rB,952}                           IRMux-Select(S915)
	S917= ICacheReg.Out=>IRMux.CacheData                        Premise(F415)
	S918= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F416)
	S919= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S870,S918)
	S920= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F417)
	S921= IRMux.CacheSel=ICacheHit(addr)                        Path(S873,S920)
	S922= IRMux.Out=>IR.In                                      Premise(F418)
	S923= IR.In={31,rS,rA,rB,952}                               Path(S916,S922)
	S924= IMem.MEM8WordOut=>ICache.WData                        Premise(F419)
	S925= ICache.WData=IMemGet8Word({pid,addr})                 Path(S913,S924)
	S926= PC.Out=>ICache.IEA                                    Premise(F420)
	S927= IR.Out0_5=>CU.Op                                      Premise(F421)
	S928= CU.Op=31                                              Path(S876,S927)
	S929= IR.Out6_10=>GPRegs.RReg1                              Premise(F422)
	S930= GPRegs.RReg1=rS                                       Path(S877,S929)
	S931= GPRegs.Rdata1=a                                       GPRegs-Read(S930,S845)
	S932= IR.Out16_20=>GPRegs.RReg2                             Premise(F423)
	S933= GPRegs.RReg2=rB                                       Path(S879,S932)
	S934= GPRegs.Rdata2=b                                       GPRegs-Read(S933,S846)
	S935= IR.Out21_31=>CU.IRFunc                                Premise(F424)
	S936= CU.IRFunc=952                                         Path(S880,S935)
	S937= CU.Func=alu_nand                                      CU(S928,S936)
	S938= GPRegs.Rdata1=>A.In                                   Premise(F425)
	S939= A.In=a                                                Path(S931,S938)
	S940= GPRegs.Rdata2=>B.In                                   Premise(F426)
	S941= B.In=b                                                Path(S934,S940)
	S942= A.Out=>ALU.A                                          Premise(F427)
	S943= ALU.A=a                                               Path(S881,S942)
	S944= B.Out=>ALU.B                                          Premise(F428)
	S945= ALU.B=b                                               Path(S884,S944)
	S946= CU.Func=>ALU.Func                                     Premise(F429)
	S947= ALU.Func=alu_nand                                     Path(S937,S946)
	S948= ALU.Out=~(a&b)                                        ALU(S943,S945)
	S949= ALU.CMP=Compare0(~(a&b))                              ALU(S943,S945)
	S950= ALU.OV=OverFlow(~(a&b))                               ALU(S943,S945)
	S951= ALU.CA=Carry(~(a&b))                                  ALU(S943,S945)
	S952= ALU.Out=>ALUOut.In                                    Premise(F430)
	S953= ALUOut.In=~(a&b)                                      Path(S948,S952)
	S954= ALU.CMP=>DataCmb.A                                    Premise(F431)
	S955= DataCmb.A=Compare0(~(a&b))                            Path(S949,S954)
	S956= XER.SOOut=>DataCmb.B                                  Premise(F432)
	S957= DataCmb.Out=>DR4bit.In                                Premise(F433)
	S958= IR.Out11_15=>GPRegs.WReg                              Premise(F434)
	S959= GPRegs.WReg=rA                                        Path(S878,S958)
	S960= ALUOut.Out=>GPRegs.WData                              Premise(F435)
	S961= GPRegs.WData=~(a&b)                                   Path(S887,S960)
	S962= DR4bit.Out=>CRRegs.CR0In                              Premise(F436)
	S963= CtrlPIDReg=0                                          Premise(F437)
	S964= [PIDReg]=pid                                          PIDReg-Hold(S824,S963)
	S965= CtrlIMMU=0                                            Premise(F438)
	S966= CtrlPC=0                                              Premise(F439)
	S967= CtrlPCInc=0                                           Premise(F440)
	S968= PC[CIA]=addr                                          PC-Hold(S828,S967)
	S969= PC[Out]=addr+4                                        PC-Hold(S829,S966,S967)
	S970= CtrlIAddrReg=0                                        Premise(F441)
	S971= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S831,S970)
	S972= CtrlIMMUHitReg=0                                      Premise(F442)
	S973= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S833,S972)
	S974= CtrlICache=0                                          Premise(F443)
	S975= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S835,S974)
	S976= CtrlICacheReg=0                                       Premise(F444)
	S977= CtrlICacheHitReg=0                                    Premise(F445)
	S978= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S838,S977)
	S979= CtrlIMem=0                                            Premise(F446)
	S980= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S840,S979)
	S981= CtrlIRMux=0                                           Premise(F447)
	S982= CtrlIR=0                                              Premise(F448)
	S983= [IR]={31,rS,rA,rB,952}                                IR-Hold(S843,S982)
	S984= CtrlGPRegs=1                                          Premise(F449)
	S985= GPRegs[rA]=~(a&b)                                     GPRegs-Write(S959,S961,S984)
	S986= CtrlA=0                                               Premise(F450)
	S987= [A]=a                                                 A-Hold(S848,S986)
	S988= CtrlB=0                                               Premise(F451)
	S989= [B]=b                                                 B-Hold(S850,S988)
	S990= CtrlALUOut=0                                          Premise(F452)
	S991= [ALUOut]=~(a&b)                                       ALUOut-Hold(S852,S990)
	S992= CtrlXERSO=0                                           Premise(F453)
	S993= CtrlXEROV=0                                           Premise(F454)
	S994= CtrlXERCA=0                                           Premise(F455)
	S995= CtrlDR4bit=0                                          Premise(F456)
	S996= CtrlCRRegs=0                                          Premise(F457)
	S997= CtrlCRRegsCR0=1                                       Premise(F458)
	S998= CtrlCRRegsW4bitRegs=0                                 Premise(F459)
	S999= CtrlCRRegsW1bitRegs=0                                 Premise(F460)

POST	S964= [PIDReg]=pid                                          PIDReg-Hold(S824,S963)
	S968= PC[CIA]=addr                                          PC-Hold(S828,S967)
	S969= PC[Out]=addr+4                                        PC-Hold(S829,S966,S967)
	S971= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S831,S970)
	S973= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S833,S972)
	S975= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S835,S974)
	S978= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S838,S977)
	S980= IMem[{pid,addr}]={31,rS,rA,rB,952}                    IMem-Hold(S840,S979)
	S983= [IR]={31,rS,rA,rB,952}                                IR-Hold(S843,S982)
	S985= GPRegs[rA]=~(a&b)                                     GPRegs-Write(S959,S961,S984)
	S987= [A]=a                                                 A-Hold(S848,S986)
	S989= [B]=b                                                 B-Hold(S850,S988)
	S991= [ALUOut]=~(a&b)                                       ALUOut-Hold(S852,S990)

