

================================================================
== Vitis HLS Report for 'dstout_loop_proc'
================================================================
* Date:           Tue Jul 27 20:14:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|      663|  0.240 us|  6.630 us|   24|  663|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstout_loop  |       14|      653|        15|          1|          1|  1 ~ 640|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 21 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 6 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 26 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%com_read = read i24 @_ssdm_op_Read.ap_fifo.i24P0A, i24 %com"   --->   Operation 27 'read' 'com_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%fill_read = read i24 @_ssdm_op_Read.ap_fifo.i24P0A, i24 %fill"   --->   Operation 28 'read' 'fill_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %alpha" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 29 'read' 'alpha_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 30 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 31 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstout"   --->   Operation 32 'read' 'dstout_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%com_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %com_read, i32 16, i32 23"   --->   Operation 33 'partselect' 'com_r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%com_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %com_read, i32 8, i32 15"   --->   Operation 34 'partselect' 'com_b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%com_g = trunc i24 %com_read"   --->   Operation 35 'trunc' 'com_g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%src_r_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %fill_read, i32 16, i32 23"   --->   Operation 36 'partselect' 'src_r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%src_b_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %fill_read, i32 8, i32 15"   --->   Operation 37 'partselect' 'src_b_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%src_g_V_1 = trunc i24 %fill_read"   --->   Operation 38 'trunc' 'src_g_V_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i32 %y_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 39 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 40 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75_1, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 41 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 42 [1/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75_1, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 42 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_i_i70_i, i2 0"   --->   Operation 43 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %dstout_read, i64 %shl_ln329_1"   --->   Operation 44 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 45 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 46 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln329"   --->   Operation 47 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %fill, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %com, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %alpha_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 57 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (7.30ns)   --->   "%dst_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 58 'writereq' 'dst_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split294.i.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln87, void, i32 0, void %entry" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 60 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %x, i32 1" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 61 'add' 'add_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %mapchip_draw_xsize_read"   --->   Operation 62 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln878, void, void %.exit" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 63 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i32 %x" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 64 'zext' 'zext_ln87' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln87" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 65 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 66 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i24 %dst_V2, i64 0, i64 %zext_ln87" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 67 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 68 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 7.03>
ST_7 : Operation 69 [1/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 69 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%src_g_V = trunc i32 %src_V" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 70 'trunc' 'src_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 71 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%dst_g_V_3 = trunc i24 %dst_V" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 72 'trunc' 'dst_g_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i8 %dst_g_V_3"   --->   Operation 73 'zext' 'zext_ln1345' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 24, i32 31"   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%src_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 16, i32 23"   --->   Operation 75 'partselect' 'src_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%src_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 8, i32 15"   --->   Operation 76 'partselect' 'src_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1345_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 16, i32 23"   --->   Operation 77 'partselect' 'trunc_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i8 %trunc_ln1345_1"   --->   Operation 78 'zext' 'zext_ln1345_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 8, i32 15"   --->   Operation 79 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %r"   --->   Operation 80 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln870 = icmp_eq  i8 %src_r_V, i8 %com_r_V"   --->   Operation 81 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln870_1 = icmp_eq  i8 %src_b_V, i8 %com_b_V"   --->   Operation 82 'icmp' 'icmp_ln870_1' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (1.55ns)   --->   "%icmp_ln870_2 = icmp_eq  i8 %src_g_V, i8 %com_g"   --->   Operation 83 'icmp' 'icmp_ln870_2' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%and_ln32 = and i1 %icmp_ln870_1, i1 %icmp_ln870_2" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 84 'and' 'and_ln32' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %and_ln32, i1 %icmp_ln870" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 85 'and' 'and_ln32_1' <Predicate = (!icmp_ln878)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.24ns)   --->   "%src_r_V_3 = select i1 %and_ln32_1, i8 %src_r_V_1, i8 %src_r_V" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 86 'select' 'src_r_V_3' <Predicate = (!icmp_ln878)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (1.24ns)   --->   "%src_b_V_3 = select i1 %and_ln32_1, i8 %src_b_V_1, i8 %src_b_V" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 87 'select' 'src_b_V_3' <Predicate = (!icmp_ln878)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.24ns)   --->   "%src_g_V_3 = select i1 %and_ln32_1, i8 %src_g_V_1, i8 %src_g_V" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 88 'select' 'src_g_V_3' <Predicate = (!icmp_ln878)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.99ns)   --->   "%ret_12 = xor i8 %trunc_ln, i8 255"   --->   Operation 89 'xor' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1345_6 = zext i8 %ret_12"   --->   Operation 90 'zext' 'zext_ln1345_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_17 = mul i16 %zext_ln1345_6, i16 %zext_ln1345"   --->   Operation 91 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [3/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_15 = mul i16 %zext_ln1497, i16 %zext_ln1345_6"   --->   Operation 92 'mul' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [3/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_13 = mul i16 %zext_ln1345_2, i16 %zext_ln1345_6"   --->   Operation 93 'mul' 'ret_13' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.05>
ST_8 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_17 = mul i16 %zext_ln1345_6, i16 %zext_ln1345"   --->   Operation 94 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_15 = mul i16 %zext_ln1497, i16 %zext_ln1345_6"   --->   Operation 95 'mul' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_13 = mul i16 %zext_ln1345_2, i16 %zext_ln1345_6"   --->   Operation 96 'mul' 'ret_13' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.27>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i8 %trunc_ln"   --->   Operation 97 'zext' 'zext_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i8 %src_r_V_3"   --->   Operation 98 'zext' 'zext_ln1345_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (4.17ns)   --->   "%ret_11 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_1"   --->   Operation 99 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i16 %ret_11"   --->   Operation 100 'zext' 'zext_ln1346' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i8 %src_b_V_3"   --->   Operation 101 'zext' 'zext_ln1345_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (4.17ns)   --->   "%ret_14 = mul i16 %zext_ln1345_4, i16 %zext_ln1345_1"   --->   Operation 102 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i16 %ret_14"   --->   Operation 103 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1345_5 = zext i8 %src_g_V_3"   --->   Operation 104 'zext' 'zext_ln1345_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (4.17ns)   --->   "%ret_16 = mul i16 %zext_ln1345_5, i16 %zext_ln1345_1"   --->   Operation 105 'mul' 'ret_16' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i16 %ret_16"   --->   Operation 106 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 107 [1/3] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%ret_17 = mul i16 %zext_ln1345_6, i16 %zext_ln1345"   --->   Operation 107 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%zext_ln1346_3 = zext i16 %ret_17"   --->   Operation 108 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_2, i17 %zext_ln1346_3"   --->   Operation 109 'add' 'ret_7' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%ret_15 = mul i16 %zext_ln1497, i16 %zext_ln1345_6"   --->   Operation 110 'mul' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%zext_ln1346_4 = zext i16 %ret_15"   --->   Operation 111 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_1, i17 %zext_ln1346_4"   --->   Operation 112 'add' 'ret_4' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%ret_13 = mul i16 %zext_ln1345_2, i16 %zext_ln1345_6"   --->   Operation 113 'mul' 'ret_13' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node ret)   --->   "%zext_ln1346_5 = zext i16 %ret_13"   --->   Operation 114 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346, i17 %zext_ln1346_5"   --->   Operation 115 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.25>
ST_10 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_2, i17 %zext_ln1346_3"   --->   Operation 116 'add' 'ret_7' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 117 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_1, i17 %zext_ln1346_4"   --->   Operation 117 'add' 'ret_4' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 118 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346, i17 %zext_ln1346_5"   --->   Operation 118 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i17 %ret"   --->   Operation 119 'zext' 'zext_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 120 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 120 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1364_2 = zext i17 %ret_4"   --->   Operation 121 'zext' 'zext_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 122 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1364_4 = zext i17 %ret_7"   --->   Operation 123 'zext' 'zext_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 124 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 124 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 125 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 125 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 126 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 126 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 127 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 128 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 128 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 129 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 130 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 130 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 131 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364, i32 25, i32 34"   --->   Operation 132 'partselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%dst_r_V_2 = zext i10 %tmp"   --->   Operation 133 'zext' 'dst_r_V_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 134 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_1, i32 25, i32 34"   --->   Operation 135 'partselect' 'tmp_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%dst_b_V_3 = zext i10 %tmp_1"   --->   Operation 136 'zext' 'dst_b_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 137 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 137 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_2, i32 25, i32 34"   --->   Operation 138 'partselect' 'tmp_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%dst_g_V_4 = zext i10 %tmp_2"   --->   Operation 139 'zext' 'dst_g_V_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 140 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 140 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 141 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 141 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 142 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 142 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 143 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 143 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 144 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 144 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 145 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 145 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 146 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 146 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 147 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 147 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 148 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 148 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 149 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1364_6 = zext i17 %ret_8"   --->   Operation 150 'zext' 'zext_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 151 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 151 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 152 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 152 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1364_7 = zext i17 %ret_9"   --->   Operation 153 'zext' 'zext_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 154 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 154 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 155 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 155 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1364_8 = zext i17 %ret_10"   --->   Operation 156 'zext' 'zext_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 157 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 157 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 158 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 158 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 159 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 159 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 160 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 160 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 161 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 161 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 162 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 162 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 163 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 163 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 164 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 164 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%dst_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_3, i32 25, i32 32"   --->   Operation 165 'partselect' 'dst_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 166 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 166 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%dst_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_4, i32 25, i32 32"   --->   Operation 167 'partselect' 'dst_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 168 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 168 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%dst_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_5, i32 25, i32 32"   --->   Operation 169 'partselect' 'dst_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 170 'specpipeline' 'specpipeline_ln89' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 171 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 172 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%color_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %dst_r_V, i8 %dst_b_V, i8 %dst_g_V"   --->   Operation 173 'bitconcatenate' 'color_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i24 %color_V" [mapchip_color/mapchip_color.cpp:45]   --->   Operation 174 'zext' 'zext_ln45' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %dst_addr, i32 %zext_ln45, i4 15"   --->   Operation 175 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln87 = br void %.split294.i.i" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 176 'br' 'br_ln87' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 7.30>
ST_21 : Operation 177 [5/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 177 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 7> <Delay = 7.30>
ST_22 : Operation 178 [4/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 178 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 8> <Delay = 7.30>
ST_23 : Operation 179 [3/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 179 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 9> <Delay = 7.30>
ST_24 : Operation 180 [2/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 180 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 10> <Delay = 7.30>
ST_25 : Operation 181 [1/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 181 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'mapchip_draw_xsize' [19]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i_i70_i', mapchip_color/mapchip_color.cpp:75) [36]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i_i70_i', mapchip_color/mapchip_color.cpp:75) [36]  (6.91 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln329') [38]  (3.52 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [42]  (7.3 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x', mapchip_color/mapchip_color.cpp:87) with incoming values : ('add_ln87', mapchip_color/mapchip_color.cpp:87) [45]  (0 ns)
	'getelementptr' operation ('src_V1_addr', mapchip_color/mapchip_color.cpp:89) [54]  (0 ns)
	'load' operation ('src.V', mapchip_color/mapchip_color.cpp:89) on array 'src_V1' [55]  (3.25 ns)

 <State 7>: 7.03ns
The critical path consists of the following:
	'load' operation ('src.V', mapchip_color/mapchip_color.cpp:89) on array 'src_V1' [55]  (3.25 ns)
	'icmp' operation ('icmp_ln870_2') [71]  (1.55 ns)
	'and' operation ('and_ln32', mapchip_color/mapchip_color.cpp:32) [72]  (0 ns)
	'and' operation ('and_ln32_1', mapchip_color/mapchip_color.cpp:32) [73]  (0.978 ns)
	'select' operation ('src_r.V', mapchip_color/mapchip_color.cpp:32) [74]  (1.25 ns)

 <State 8>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[90] ('ret') [88]  (1.05 ns)

 <State 9>: 6.27ns
The critical path consists of the following:
	'mul' operation ('ret') [84]  (4.17 ns)
	'add' operation of DSP[90] ('ret') [90]  (2.1 ns)

 <State 10>: 4.25ns
The critical path consists of the following:
	'add' operation of DSP[96] ('ret') [96]  (2.1 ns)
	'mul' operation of DSP[98] ('mul_ln1364') [98]  (2.15 ns)

 <State 11>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln1364') [98]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln1364') [98]  (2.15 ns)

 <State 13>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[98] ('mul_ln1364') [98]  (0 ns)
	'mul' operation of DSP[109] ('ret') [109]  (2.15 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[109] ('ret') [109]  (2.15 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[109] ('ret') [109]  (2.15 ns)

 <State 16>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[109] ('ret') [109]  (0 ns)
	'mul' operation of DSP[111] ('mul_ln1364_3') [111]  (2.15 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[111] ('mul_ln1364_3') [111]  (2.15 ns)

 <State 18>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[111] ('mul_ln1364_3') [111]  (2.15 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 7.3ns
The critical path consists of the following:
	bus write on port 'dst' [123]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [126]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [126]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [126]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [126]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [126]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
