Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 28 23:48:39 2019
| Host         : BERAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AdcModule_timing_summary_routed.rpt -pb AdcModule_timing_summary_routed.pb -rpx AdcModule_timing_summary_routed.rpx -warn_on_violation
| Design       : AdcModule
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[15] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adcImp/U0/DO[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.831        0.000                      0                    1        0.717        0.000                      0                    1        4.000        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock           4.831        0.000                      0                    1        0.717        0.000                      0                    1        4.000        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 adcImp/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcImp/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.527ns (66.818%)  route 0.758ns (33.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 12.863 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.642     5.311    adcImp/dclk_in
    XADC_X0Y0            XADC                                         r  adcImp/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.838 r  adcImp/U0/EOC
                         net (fo=1, routed)           0.758     7.596    adcImp/den_in
    XADC_X0Y0            XADC                                         r  adcImp/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.471    12.863    adcImp/dclk_in
    XADC_X0Y0            XADC                                         r  adcImp/U0/DCLK
                         clock pessimism              0.448    13.311    
                         clock uncertainty           -0.035    13.275    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    12.427    adcImp/U0
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 adcImp/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcImp/U0/DEN
                            (rising edge-triggered cell XADC clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.379ns (60.320%)  route 0.249ns (39.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.546     1.458    adcImp/dclk_in
    XADC_X0Y0            XADC                                         r  adcImp/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379     1.837 r  adcImp/U0/EOC
                         net (fo=1, routed)           0.249     2.087    adcImp/den_in
    XADC_X0Y0            XADC                                         r  adcImp/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.812     1.971    adcImp/dclk_in
    XADC_X0Y0            XADC                                         r  adcImp/U0/DCLK
                         clock pessimism             -0.513     1.458    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089     1.369    adcImp/U0
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.717    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       adcImp/U0/DCLK
Min Period  n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I



