$date
	Mon Dec 15 09:58:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_AND $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module and_gate $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#5
1"
#10
1#
0"
#15
1!
1"
#25
