
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M500_W6/run.tcl
# read_verilog -sv runs/M500_W6/sum_signed.sv
# read_xdc runs/M500_W6/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2534634
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.328 ; gain = 239.832 ; free physical = 139013 ; free virtual = 210225
Synthesis current peak Physical Memory [PSS] (MB): peak = 2628.095; parent = 2373.911; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.379; parent = 3040.301; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M500_W6/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M500_W6/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3148.266 ; gain = 350.770 ; free physical = 138890 ; free virtual = 210103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2628.095; parent = 2373.911; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4121.348; parent = 3148.270; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3166.078 ; gain = 368.582 ; free physical = 138890 ; free virtual = 210103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2628.095; parent = 2373.911; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4139.160; parent = 3166.082; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3166.078 ; gain = 368.582 ; free physical = 138894 ; free virtual = 210107
Synthesis current peak Physical Memory [PSS] (MB): peak = 2628.095; parent = 2373.911; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4139.160; parent = 3166.082; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3166.078 ; gain = 0.000 ; free physical = 138894 ; free virtual = 210107
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M500_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M500_W6/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3325.797 ; gain = 0.000 ; free physical = 138963 ; free virtual = 210176
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3325.797 ; gain = 0.000 ; free physical = 138961 ; free virtual = 210174
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3325.797 ; gain = 528.301 ; free physical = 138977 ; free virtual = 210190
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.356; parent = 2391.173; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4266.863; parent = 3293.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3325.797 ; gain = 528.301 ; free physical = 138977 ; free virtual = 210190
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.356; parent = 2391.173; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4266.863; parent = 3293.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3325.797 ; gain = 528.301 ; free physical = 138978 ; free virtual = 210191
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.356; parent = 2391.173; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4266.863; parent = 3293.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3325.797 ; gain = 528.301 ; free physical = 138990 ; free virtual = 210204
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.356; parent = 2391.173; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4266.863; parent = 3293.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 31    
	   2 Input    9 Bit       Adders := 62    
	   2 Input    8 Bit       Adders := 125   
	   2 Input    7 Bit       Adders := 250   
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 31    
	                9 Bit    Registers := 62    
	                8 Bit    Registers := 127   
	                7 Bit    Registers := 250   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3325.797 ; gain = 528.301 ; free physical = 139036 ; free virtual = 210258
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.356; parent = 2391.173; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4266.863; parent = 3293.785; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3682.203 ; gain = 884.707 ; free physical = 138567 ; free virtual = 209789
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.548; parent = 2964.396; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4655.285; parent = 3682.207; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.203 ; gain = 902.707 ; free physical = 138558 ; free virtual = 209780
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.442; parent = 2980.290; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.285; parent = 3700.207; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3719.234 ; gain = 921.738 ; free physical = 138560 ; free virtual = 209782
Synthesis current peak Physical Memory [PSS] (MB): peak = 3239.396; parent = 2985.243; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.316; parent = 3719.238; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3729.141 ; gain = 931.645 ; free physical = 138581 ; free virtual = 209803
Synthesis current peak Physical Memory [PSS] (MB): peak = 3240.286; parent = 2986.134; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.223; parent = 3729.145; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3729.141 ; gain = 931.645 ; free physical = 138592 ; free virtual = 209816
Synthesis current peak Physical Memory [PSS] (MB): peak = 3240.302; parent = 2986.149; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.223; parent = 3729.145; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3729.141 ; gain = 931.645 ; free physical = 138594 ; free virtual = 209817
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.481; parent = 2987.329; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.223; parent = 3729.145; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3729.141 ; gain = 931.645 ; free physical = 138594 ; free virtual = 209817
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.544; parent = 2987.392; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.223; parent = 3729.145; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3729.141 ; gain = 931.645 ; free physical = 138594 ; free virtual = 209818
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.778; parent = 2987.626; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.223; parent = 3729.145; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3729.141 ; gain = 931.645 ; free physical = 138594 ; free virtual = 209818
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.802; parent = 2987.649; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.223; parent = 3729.145; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   623|
|3     |LUT1   |   499|
|4     |LUT2   |  3486|
|5     |FDRE   |  4010|
|6     |IBUF   |  3003|
|7     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3729.141 ; gain = 931.645 ; free physical = 138595 ; free virtual = 209818
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.817; parent = 2987.665; children = 254.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.223; parent = 3729.145; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3729.141 ; gain = 771.926 ; free physical = 138601 ; free virtual = 209825
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3729.148 ; gain = 931.645 ; free physical = 138601 ; free virtual = 209825
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3743.078 ; gain = 0.000 ; free physical = 138680 ; free virtual = 209904
INFO: [Netlist 29-17] Analyzing 3627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M500_W6/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M500_W6/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.859 ; gain = 0.000 ; free physical = 138644 ; free virtual = 209866
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3003 instances

Synth Design complete, checksum: 4abd9927
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3801.859 ; gain = 2097.184 ; free physical = 138723 ; free virtual = 209945
# report_utilization -file runs/M500_W6/util.rpt
# report_timing_summary -file runs/M500_W6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.848 ; gain = 745.988 ; free physical = 138091 ; free virtual = 209313
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 16:11:29 2025...
