Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2_AR72614 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jul  4 15:24:45 2022
| Host         : chiro-pc running 64-bit unknown
| Command      : report_control_sets -verbose -file design_receiver_wrapper_control_sets_placed.rpt
| Design       : design_receiver_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              87 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             233 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                 Enable Signal                                 |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               |                                                                            |                2 |              2 |
|  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/CLK |                                                                               |                                                                            |                1 |              3 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult             | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                1 |              4 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                3 |              4 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[5]_i_1_n_0           |                2 |              6 |
|  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/CLK |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data[7]_i_1_n_0 |                2 |              8 |
|  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/CLK | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg[7]_i_2_n_0 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg         |                3 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                3 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                1 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/energyNow1               |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_3                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_2                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                2 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_4                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                3 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1                | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                3 |              8 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg_n_0             | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |                3 |              9 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |               12 |             19 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum[0]_i_1_n_0       |                5 |             20 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 |                                                                               | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/update_i_1_n_0       |                9 |             26 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue           | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |               12 |             32 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime[31]_i_2_n_0       | design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime[31]_i_1_n_0    |                6 |             32 |
|  design_receiver_i/clk_wiz_0/inst/clk_out1                 | design_receiver_i/ReceiverWrapper_0/inst/Receiver/sel                         | design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/Receiver_reset       |               24 |             96 |
+------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


