{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 15:53:40 2019 " "Info: Processing started: Sat Jan 05 15:53:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.start_reset_180 " "Warning: Node \"state_controller:u12\|next_state.start_reset_180\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[13\] " "Warning: Node \"or2total:u16\|total\[13\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[12\] " "Warning: Node \"or2total:u16\|total\[12\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hl:u1\|ceout " "Warning: Node \"hl:u1\|ceout\" is a latch" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.beyond_starting_price_123 " "Warning: Node \"state_controller:u12\|next_state.beyond_starting_price_123\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[11\] " "Warning: Node \"or2total:u16\|total\[11\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[10\] " "Warning: Node \"or2total:u16\|total\[10\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[9\] " "Warning: Node \"or2total:u16\|total\[9\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[8\] " "Warning: Node \"or2total:u16\|total\[8\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[7\] " "Warning: Node \"or2total:u16\|total\[7\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[6\] " "Warning: Node \"or2total:u16\|total\[6\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[5\] " "Warning: Node \"or2total:u16\|total\[5\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[4\] " "Warning: Node \"or2total:u16\|total\[4\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[3\] " "Warning: Node \"or2total:u16\|total\[3\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[2\] " "Warning: Node \"or2total:u16\|total\[2\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[0\] " "Warning: Node \"or2total:u16\|total\[0\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[1\] " "Warning: Node \"or2total:u16\|total\[1\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[1\] " "Warning: Node \"or2time:u29\|rfh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[1\] " "Warning: Node \"or2time:u29\|rsfen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[2\] " "Warning: Node \"or2time:u29\|rfh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[2\] " "Warning: Node \"or2time:u29\|rffen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[2\] " "Warning: Node \"or2time:u29\|rsh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[2\] " "Warning: Node \"or2time:u29\|rsfen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[1\] " "Warning: Node \"or2time:u29\|rffen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[1\] " "Warning: Node \"or2time:u29\|rsh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[3\] " "Warning: Node \"or2time:u29\|rffen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[3\] " "Warning: Node \"or2time:u29\|rfh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[3\] " "Warning: Node \"or2time:u29\|rsfen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[3\] " "Warning: Node \"or2time:u29\|rsh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[0\] " "Warning: Node \"or2time:u29\|rsh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[0\] " "Warning: Node \"or2time:u29\|rffen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[0\] " "Warning: Node \"or2time:u29\|rfh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[0\] " "Warning: Node \"or2time:u29\|rsfen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[2\] " "Warning: Node \"or2time:u29\|rshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[2\] " "Warning: Node \"or2time:u29\|rfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[2\] " "Warning: Node \"or2time:u29\|rffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[2\] " "Warning: Node \"or2time:u29\|rsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[1\] " "Warning: Node \"or2time:u29\|rfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[1\] " "Warning: Node \"or2time:u29\|rshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[1\] " "Warning: Node \"or2time:u29\|rffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[1\] " "Warning: Node \"or2time:u29\|rsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[3\] " "Warning: Node \"or2time:u29\|rshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[3\] " "Warning: Node \"or2time:u29\|rfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[3\] " "Warning: Node \"or2time:u29\|rffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[3\] " "Warning: Node \"or2time:u29\|rsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[0\] " "Warning: Node \"or2time:u29\|rfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[0\] " "Warning: Node \"or2time:u29\|rshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[0\] " "Warning: Node \"or2time:u29\|rffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[0\] " "Warning: Node \"or2time:u29\|rsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.stop_161 " "Warning: Node \"state_controller:u12\|next_state.stop_161\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|state_start " "Warning: Node \"state_controller:u12\|state_start\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.within_starting_price_142 " "Warning: Node \"state_controller:u12\|next_state.within_starting_price_142\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[1\] " "Warning: Node \"starting_price:u14\|total_price\[1\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[2\] " "Warning: Node \"starting_price:u14\|total_price\[2\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[0\] " "Warning: Node \"starting_price:u14\|total_price\[0\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[3\] " "Warning: Node \"starting_price:u14\|total_price\[3\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[6\] " "Warning: Node \"starting_price:u14\|total_price\[6\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[5\] " "Warning: Node \"starting_price:u14\|total_price\[5\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[7\] " "Warning: Node \"starting_price:u14\|total_price\[7\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[4\] " "Warning: Node \"starting_price:u14\|total_price\[4\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[7\] " "Warning: Node \"or5price:u28\|price\[7\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[6\] " "Warning: Node \"or5price:u28\|price\[6\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[5\] " "Warning: Node \"or5price:u28\|price\[5\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[4\] " "Warning: Node \"or5price:u28\|price\[4\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[3\] " "Warning: Node \"or5price:u28\|price\[3\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[2\] " "Warning: Node \"or5price:u28\|price\[2\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[1\] " "Warning: Node \"or5price:u28\|price\[1\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[0\] " "Warning: Node \"or5price:u28\|price\[0\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[2\] " "Warning: Node \"or2time:u29\|vshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[2\] " "Warning: Node \"or2time:u29\|vfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[2\] " "Warning: Node \"or2time:u29\|vffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[2\] " "Warning: Node \"or2time:u29\|vsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[1\] " "Warning: Node \"or2time:u29\|vfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[1\] " "Warning: Node \"or2time:u29\|vshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[1\] " "Warning: Node \"or2time:u29\|vffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[1\] " "Warning: Node \"or2time:u29\|vsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[3\] " "Warning: Node \"or2time:u29\|vshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[3\] " "Warning: Node \"or2time:u29\|vfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[3\] " "Warning: Node \"or2time:u29\|vffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[3\] " "Warning: Node \"or2time:u29\|vsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[0\] " "Warning: Node \"or2time:u29\|vfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[0\] " "Warning: Node \"or2time:u29\|vshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[0\] " "Warning: Node \"or2time:u29\|vffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[0\] " "Warning: Node \"or2time:u29\|vsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key_start " "Info: Assuming node \"key_start\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "52 " "Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[4\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[4\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[7\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[7\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[5\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[5\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[6\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[6\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[3\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[3\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[0\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[0\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[2\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[2\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[1\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[1\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|state_start " "Info: Detected ripple clock \"state_controller:u12\|state_start\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u28\|price\[13\]~67 " "Info: Detected gated clock \"or5price:u28\|price\[13\]~67\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u28\|price\[13\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u28\|price\[13\]~66 " "Info: Detected gated clock \"or5price:u28\|price\[13\]~66\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u28\|price\[13\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "starting_price:u14\|Equal1~0 " "Info: Detected gated clock \"starting_price:u14\|Equal1~0\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~10 " "Info: Detected gated clock \"or2total:u16\|process_0~10\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~9 " "Info: Detected gated clock \"or2total:u16\|process_0~9\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~8 " "Info: Detected gated clock \"or2total:u16\|process_0~8\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~7 " "Info: Detected gated clock \"or2total:u16\|process_0~7\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~6 " "Info: Detected gated clock \"or2total:u16\|process_0~6\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[31\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[31\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[0\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[0\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~5 " "Info: Detected gated clock \"or2total:u16\|process_0~5\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~4 " "Info: Detected gated clock \"or2total:u16\|process_0~4\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|state_start~0 " "Info: Detected gated clock \"state_controller:u12\|state_start~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2time:u29\|rshtemp\[0\]~0 " "Info: Detected gated clock \"or2time:u29\|rshtemp\[0\]~0\" as buffer" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2time:u29\|rshtemp\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~1 " "Info: Detected gated clock \"state_controller:u12\|Selector3~1\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.within_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.within_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.within_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~0 " "Info: Detected gated clock \"state_controller:u12\|Selector3~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.stop " "Info: Detected ripple clock \"state_controller:u12\|current_state.stop\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[1\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[1\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[2\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[2\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SetInit:u24\|timesel " "Info: Detected ripple clock \"SetInit:u24\|timesel\" as buffer" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 15 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetInit:u24\|timesel" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[12\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[12\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[11\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[11\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[10\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[10\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[9\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[9\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[8\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[8\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[7\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[7\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[6\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[6\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[5\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[5\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[4\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[4\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[3\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[3\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[2\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[2\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[1\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[1\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[0\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[0\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.beyond_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.beyond_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.beyond_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[13\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[13\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "drivetime:u5\|dout " "Info: Detected ripple clock \"drivetime:u5\|dout\" as buffer" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 14 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "drivetime:u5\|dout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "licheng:u2\|twofive\[2\] " "Info: Detected ripple clock \"licheng:u2\|twofive\[2\]\" as buffer" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "licheng:u2\|twofive\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~32 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~32\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~13 " "Info: Detected gated clock \"or2total:u16\|process_0~13\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~33 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~33\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "total_run:u4\|dp_total " "Info: Detected ripple clock \"total_run:u4\|dp_total\" as buffer" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "total_run:u4\|dp_total" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.start_reset " "Info: Detected ripple clock \"state_controller:u12\|current_state.start_reset\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.start_reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register or2total:u16\|total\[4\] register separateprice:u17\|shi\[1\] 22.41 MHz 44.63 ns Internal " "Info: Clock \"clk\" has Internal fmax of 22.41 MHz between source register \"or2total:u16\|total\[4\]\" and destination register \"separateprice:u17\|shi\[1\]\" (period= 44.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.250 ns + Longest register register " "Info: + Longest register to register delay is 5.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2total:u16\|total\[4\] 1 REG LC_X41_Y17_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y17_N8; Fanout = 3; REG Node = 'or2total:u16\|total\[4\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2total:u16|total[4] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.575 ns) 1.706 ns separateprice:u17\|LessThan0~47COUT1_88 2 COMB LC_X44_Y17_N7 1 " "Info: 2: + IC(1.131 ns) + CELL(0.575 ns) = 1.706 ns; Loc. = LC_X44_Y17_N7; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~47COUT1_88'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { or2total:u16|total[4] separateprice:u17|LessThan0~47COUT1_88 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.786 ns separateprice:u17\|LessThan0~42COUT1_90 3 COMB LC_X44_Y17_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.786 ns; Loc. = LC_X44_Y17_N8; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~42COUT1_90'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { separateprice:u17|LessThan0~47COUT1_88 separateprice:u17|LessThan0~42COUT1_90 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.044 ns separateprice:u17\|LessThan0~37 4 COMB LC_X44_Y17_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.258 ns) = 2.044 ns; Loc. = LC_X44_Y17_N9; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~37'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { separateprice:u17|LessThan0~42COUT1_90 separateprice:u17|LessThan0~37 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.180 ns separateprice:u17\|LessThan0~12 5 COMB LC_X44_Y16_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.136 ns) = 2.180 ns; Loc. = LC_X44_Y16_N4; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.801 ns separateprice:u17\|LessThan0~0 6 COMB LC_X44_Y16_N6 17 " "Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 2.801 ns; Loc. = LC_X44_Y16_N6; Fanout = 17; COMB Node = 'separateprice:u17\|LessThan0~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.097 ns separateprice:u17\|ge\[0\]~4 7 COMB LC_X44_Y16_N7 16 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 3.097 ns; Loc. = LC_X44_Y16_N7; Fanout = 16; COMB Node = 'separateprice:u17\|ge\[0\]~4'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { separateprice:u17|LessThan0~0 separateprice:u17|ge[0]~4 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.867 ns) 5.250 ns separateprice:u17\|shi\[1\] 8 REG LC_X45_Y15_N6 1 " "Info: 8: + IC(1.286 ns) + CELL(0.867 ns) = 5.250 ns; Loc. = LC_X45_Y15_N6; Fanout = 1; REG Node = 'separateprice:u17\|shi\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { separateprice:u17|ge[0]~4 separateprice:u17|shi[1] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.651 ns ( 50.50 % ) " "Info: Total cell delay = 2.651 ns ( 50.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 49.50 % ) " "Info: Total interconnect delay = 2.599 ns ( 49.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { or2total:u16|total[4] separateprice:u17|LessThan0~47COUT1_88 separateprice:u17|LessThan0~42COUT1_90 separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|ge[0]~4 separateprice:u17|shi[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { or2total:u16|total[4] {} separateprice:u17|LessThan0~47COUT1_88 {} separateprice:u17|LessThan0~42COUT1_90 {} separateprice:u17|LessThan0~37 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|ge[0]~4 {} separateprice:u17|shi[1] {} } { 0.000ns 1.131ns 0.000ns 0.000ns 0.000ns 0.000ns 0.182ns 1.286ns } { 0.000ns 0.575ns 0.080ns 0.258ns 0.136ns 0.621ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.028 ns - Smallest " "Info: - Smallest clock skew is -17.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.011 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.711 ns) 3.011 ns separateprice:u17\|shi\[1\] 2 REG LC_X45_Y15_N6 1 " "Info: 2: + IC(0.831 ns) + CELL(0.711 ns) = 3.011 ns; Loc. = LC_X45_Y15_N6; Fanout = 1; REG Node = 'separateprice:u17\|shi\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk separateprice:u17|shi[1] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 72.40 % ) " "Info: Total cell delay = 2.180 ns ( 72.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 27.60 % ) " "Info: Total interconnect delay = 0.831 ns ( 27.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { clk separateprice:u17|shi[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { clk {} clk~out0 {} separateprice:u17|shi[1] {} } { 0.000ns 0.000ns 0.831ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.039 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 20.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.935 ns) 3.340 ns state_controller:u12\|current_state.start_reset 2 REG LC_X48_Y18_N8 249 " "Info: 2: + IC(0.936 ns) + CELL(0.935 ns) = 3.340 ns; Loc. = LC_X48_Y18_N8; Fanout = 249; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.292 ns) 4.877 ns starting_price:u14\|Equal1~0 3 COMB LC_X52_Y18_N4 8 " "Info: 3: + IC(1.245 ns) + CELL(0.292 ns) = 4.877 ns; Loc. = LC_X52_Y18_N4; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.798 ns) + CELL(0.292 ns) 10.967 ns starting_price:u14\|total_price\[4\] 4 REG LC_X52_Y18_N5 2 " "Info: 4: + IC(5.798 ns) + CELL(0.292 ns) = 10.967 ns; Loc. = LC_X52_Y18_N5; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[4\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[4] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.114 ns) 12.293 ns or2total:u16\|process_0~5 5 COMB LC_X52_Y17_N2 2 " "Info: 5: + IC(1.212 ns) + CELL(0.114 ns) = 12.293 ns; Loc. = LC_X52_Y17_N2; Fanout = 2; COMB Node = 'or2total:u16\|process_0~5'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { starting_price:u14|total_price[4] or2total:u16|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.442 ns) 14.671 ns or2total:u16\|process_0~13 6 COMB LC_X61_Y16_N5 9 " "Info: 6: + IC(1.936 ns) + CELL(0.442 ns) = 14.671 ns; Loc. = LC_X61_Y16_N5; Fanout = 9; COMB Node = 'or2total:u16\|process_0~13'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { or2total:u16|process_0~5 or2total:u16|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.442 ns) 15.513 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N3 14 " "Info: 7: + IC(0.400 ns) + CELL(0.442 ns) = 15.513 ns; Loc. = LC_X61_Y16_N3; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { or2total:u16|process_0~13 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.234 ns) + CELL(0.292 ns) 20.039 ns or2total:u16\|total\[4\] 8 REG LC_X41_Y17_N8 3 " "Info: 8: + IC(4.234 ns) + CELL(0.292 ns) = 20.039 ns; Loc. = LC_X41_Y17_N8; Fanout = 3; REG Node = 'or2total:u16\|total\[4\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { or2total:u16|total[13]~33 or2total:u16|total[4] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.278 ns ( 21.35 % ) " "Info: Total cell delay = 4.278 ns ( 21.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.761 ns ( 78.65 % ) " "Info: Total interconnect delay = 15.761 ns ( 78.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.039 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[4] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.039 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[4] {} } { 0.000ns 0.000ns 0.936ns 1.245ns 5.798ns 1.212ns 1.936ns 0.400ns 4.234ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.114ns 0.442ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { clk separateprice:u17|shi[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { clk {} clk~out0 {} separateprice:u17|shi[1] {} } { 0.000ns 0.000ns 0.831ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.039 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[4] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.039 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[4] {} } { 0.000ns 0.000ns 0.936ns 1.245ns 5.798ns 1.212ns 1.936ns 0.400ns 4.234ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.114ns 0.442ns 0.442ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { or2total:u16|total[4] separateprice:u17|LessThan0~47COUT1_88 separateprice:u17|LessThan0~42COUT1_90 separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|ge[0]~4 separateprice:u17|shi[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { or2total:u16|total[4] {} separateprice:u17|LessThan0~47COUT1_88 {} separateprice:u17|LessThan0~42COUT1_90 {} separateprice:u17|LessThan0~37 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|ge[0]~4 {} separateprice:u17|shi[1] {} } { 0.000ns 1.131ns 0.000ns 0.000ns 0.000ns 0.000ns 0.182ns 1.286ns } { 0.000ns 0.575ns 0.080ns 0.258ns 0.136ns 0.621ns 0.114ns 0.867ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { clk separateprice:u17|shi[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { clk {} clk~out0 {} separateprice:u17|shi[1] {} } { 0.000ns 0.000ns 0.831ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.039 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[4] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.039 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[4] {} } { 0.000ns 0.000ns 0.936ns 1.245ns 5.798ns 1.212ns 1.936ns 0.400ns 4.234ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.114ns 0.442ns 0.442ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key_start register or2time:u29\|rsfentemp\[0\] register or2time:u29\|rsfen\[0\] 171.17 MHz 5.842 ns Internal " "Info: Clock \"key_start\" has Internal fmax of 171.17 MHz between source register \"or2time:u29\|rsfentemp\[0\]\" and destination register \"or2time:u29\|rsfen\[0\]\" (period= 5.842 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.099 ns + Longest register register " "Info: + Longest register to register delay is 1.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2time:u29\|rsfentemp\[0\] 1 REG LC_X44_Y14_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X44_Y14_N6; Fanout = 1; REG Node = 'or2time:u29\|rsfentemp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2time:u29|rsfentemp[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.114 ns) 0.561 ns or2time:u29\|rsfen~7 2 COMB LC_X44_Y14_N0 1 " "Info: 2: + IC(0.447 ns) + CELL(0.114 ns) = 0.561 ns; Loc. = LC_X44_Y14_N0; Fanout = 1; COMB Node = 'or2time:u29\|rsfen~7'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { or2time:u29|rsfentemp[0] or2time:u29|rsfen~7 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 1.099 ns or2time:u29\|rsfen\[0\] 3 REG LC_X44_Y14_N3 1 " "Info: 3: + IC(0.424 ns) + CELL(0.114 ns) = 1.099 ns; Loc. = LC_X44_Y14_N3; Fanout = 1; REG Node = 'or2time:u29\|rsfen\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { or2time:u29|rsfen~7 or2time:u29|rsfen[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 20.75 % ) " "Info: Total cell delay = 0.228 ns ( 20.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.871 ns ( 79.25 % ) " "Info: Total interconnect delay = 0.871 ns ( 79.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { or2time:u29|rsfentemp[0] or2time:u29|rsfen~7 or2time:u29|rsfen[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { or2time:u29|rsfentemp[0] {} or2time:u29|rsfen~7 {} or2time:u29|rsfen[0] {} } { 0.000ns 0.447ns 0.424ns } { 0.000ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.604 ns - Smallest " "Info: - Smallest clock skew is -3.604 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"key_start\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.292 ns) 3.246 ns or2time:u29\|rsfen\[0\] 2 REG LC_X44_Y14_N3 1 " "Info: 2: + IC(1.485 ns) + CELL(0.292 ns) = 3.246 ns; Loc. = LC_X44_Y14_N3; Fanout = 1; REG Node = 'or2time:u29\|rsfen\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { key_start or2time:u29|rsfen[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 54.25 % ) " "Info: Total cell delay = 1.761 ns ( 54.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.485 ns ( 45.75 % ) " "Info: Total interconnect delay = 1.485 ns ( 45.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { key_start or2time:u29|rsfen[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { key_start {} key_start~out0 {} or2time:u29|rsfen[0] {} } { 0.000ns 0.000ns 1.485ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start source 6.850 ns - Longest register " "Info: - Longest clock path from clock \"key_start\" to source register is 6.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.114 ns) 2.449 ns or2time:u29\|rshtemp\[0\]~0 2 COMB LC_X8_Y16_N5 16 " "Info: 2: + IC(0.866 ns) + CELL(0.114 ns) = 2.449 ns; Loc. = LC_X8_Y16_N5; Fanout = 16; COMB Node = 'or2time:u29\|rshtemp\[0\]~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { key_start or2time:u29|rshtemp[0]~0 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.109 ns) + CELL(0.292 ns) 6.850 ns or2time:u29\|rsfentemp\[0\] 3 REG LC_X44_Y14_N6 1 " "Info: 3: + IC(4.109 ns) + CELL(0.292 ns) = 6.850 ns; Loc. = LC_X44_Y14_N6; Fanout = 1; REG Node = 'or2time:u29\|rsfentemp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.401 ns" { or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 27.37 % ) " "Info: Total cell delay = 1.875 ns ( 27.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.975 ns ( 72.63 % ) " "Info: Total interconnect delay = 4.975 ns ( 72.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rsfentemp[0] {} } { 0.000ns 0.000ns 0.866ns 4.109ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { key_start or2time:u29|rsfen[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { key_start {} key_start~out0 {} or2time:u29|rsfen[0] {} } { 0.000ns 0.000ns 1.485ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rsfentemp[0] {} } { 0.000ns 0.000ns 0.866ns 4.109ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.139 ns + " "Info: + Micro setup delay of destination is 1.139 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { or2time:u29|rsfentemp[0] or2time:u29|rsfen~7 or2time:u29|rsfen[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { or2time:u29|rsfentemp[0] {} or2time:u29|rsfen~7 {} or2time:u29|rsfen[0] {} } { 0.000ns 0.447ns 0.424ns } { 0.000ns 0.114ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { key_start or2time:u29|rsfen[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { key_start {} key_start~out0 {} or2time:u29|rsfen[0] {} } { 0.000ns 0.000ns 1.485ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rsfentemp[0] {} } { 0.000ns 0.000ns 0.866ns 4.109ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "unit_price:u15\|total_price\[13\] or2total:u16\|total\[13\] clk 15.257 ns " "Info: Found hold time violation between source  pin or register \"unit_price:u15\|total_price\[13\]\" and destination pin or register \"or2total:u16\|total\[13\]\" for clock \"clk\" (Hold time is 15.257 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.890 ns + Largest " "Info: + Largest clock skew is 16.890 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 20.002 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 20.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.935 ns) 3.340 ns state_controller:u12\|current_state.start_reset 2 REG LC_X48_Y18_N8 249 " "Info: 2: + IC(0.936 ns) + CELL(0.935 ns) = 3.340 ns; Loc. = LC_X48_Y18_N8; Fanout = 249; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.292 ns) 4.877 ns starting_price:u14\|Equal1~0 3 COMB LC_X52_Y18_N4 8 " "Info: 3: + IC(1.245 ns) + CELL(0.292 ns) = 4.877 ns; Loc. = LC_X52_Y18_N4; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.798 ns) + CELL(0.292 ns) 10.967 ns starting_price:u14\|total_price\[4\] 4 REG LC_X52_Y18_N5 2 " "Info: 4: + IC(5.798 ns) + CELL(0.292 ns) = 10.967 ns; Loc. = LC_X52_Y18_N5; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[4\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[4] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.114 ns) 12.293 ns or2total:u16\|process_0~5 5 COMB LC_X52_Y17_N2 2 " "Info: 5: + IC(1.212 ns) + CELL(0.114 ns) = 12.293 ns; Loc. = LC_X52_Y17_N2; Fanout = 2; COMB Node = 'or2total:u16\|process_0~5'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { starting_price:u14|total_price[4] or2total:u16|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.442 ns) 14.671 ns or2total:u16\|process_0~13 6 COMB LC_X61_Y16_N5 9 " "Info: 6: + IC(1.936 ns) + CELL(0.442 ns) = 14.671 ns; Loc. = LC_X61_Y16_N5; Fanout = 9; COMB Node = 'or2total:u16\|process_0~13'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { or2total:u16|process_0~5 or2total:u16|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.442 ns) 15.513 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N3 14 " "Info: 7: + IC(0.400 ns) + CELL(0.442 ns) = 15.513 ns; Loc. = LC_X61_Y16_N3; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { or2total:u16|process_0~13 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.197 ns) + CELL(0.292 ns) 20.002 ns or2total:u16\|total\[13\] 8 REG LC_X42_Y16_N8 2 " "Info: 8: + IC(4.197 ns) + CELL(0.292 ns) = 20.002 ns; Loc. = LC_X42_Y16_N8; Fanout = 2; REG Node = 'or2total:u16\|total\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.278 ns ( 21.39 % ) " "Info: Total cell delay = 4.278 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.724 ns ( 78.61 % ) " "Info: Total interconnect delay = 15.724 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.002 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.002 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[13] {} } { 0.000ns 0.000ns 0.936ns 1.245ns 5.798ns 1.212ns 1.936ns 0.400ns 4.197ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.114ns 0.442ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.112 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.711 ns) 3.112 ns unit_price:u15\|total_price\[13\] 2 REG LC_X42_Y16_N6 2 " "Info: 2: + IC(0.932 ns) + CELL(0.711 ns) = 3.112 ns; Loc. = LC_X42_Y16_N6; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.05 % ) " "Info: Total cell delay = 2.180 ns ( 70.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.932 ns ( 29.95 % ) " "Info: Total interconnect delay = 0.932 ns ( 29.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~out0 {} unit_price:u15|total_price[13] {} } { 0.000ns 0.000ns 0.932ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.002 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.002 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[13] {} } { 0.000ns 0.000ns 0.936ns 1.245ns 5.798ns 1.212ns 1.936ns 0.400ns 4.197ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.114ns 0.442ns 0.442ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~out0 {} unit_price:u15|total_price[13] {} } { 0.000ns 0.000ns 0.932ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.409 ns - Shortest register register " "Info: - Shortest register to register delay is 1.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unit_price:u15\|total_price\[13\] 1 REG LC_X42_Y16_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y16_N6; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unit_price:u15|total_price[13] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.590 ns) 1.113 ns or2total:u16\|total\[13\]~31 2 COMB LC_X42_Y16_N7 1 " "Info: 2: + IC(0.523 ns) + CELL(0.590 ns) = 1.113 ns; Loc. = LC_X42_Y16_N7; Fanout = 1; COMB Node = 'or2total:u16\|total\[13\]~31'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { unit_price:u15|total_price[13] or2total:u16|total[13]~31 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.409 ns or2total:u16\|total\[13\] 3 REG LC_X42_Y16_N8 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.409 ns; Loc. = LC_X42_Y16_N8; Fanout = 2; REG Node = 'or2total:u16\|total\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { or2total:u16|total[13]~31 or2total:u16|total[13] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.704 ns ( 49.96 % ) " "Info: Total cell delay = 0.704 ns ( 49.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.705 ns ( 50.04 % ) " "Info: Total interconnect delay = 0.705 ns ( 50.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { unit_price:u15|total_price[13] or2total:u16|total[13]~31 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.409 ns" { unit_price:u15|total_price[13] {} or2total:u16|total[13]~31 {} or2total:u16|total[13] {} } { 0.000ns 0.523ns 0.182ns } { 0.000ns 0.590ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.002 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.002 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[13] {} } { 0.000ns 0.000ns 0.936ns 1.245ns 5.798ns 1.212ns 1.936ns 0.400ns 4.197ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.114ns 0.442ns 0.442ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { clk {} clk~out0 {} unit_price:u15|total_price[13] {} } { 0.000ns 0.000ns 0.932ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { unit_price:u15|total_price[13] or2total:u16|total[13]~31 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.409 ns" { unit_price:u15|total_price[13] {} or2total:u16|total[13]~31 {} or2total:u16|total[13] {} } { 0.000ns 0.523ns 0.182ns } { 0.000ns 0.590ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "key_start 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"key_start\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "or2time:u29\|vshtemp\[1\] or2time:u29\|rshtemp\[1\] key_start 2.622 ns " "Info: Found hold time violation between source  pin or register \"or2time:u29\|vshtemp\[1\]\" and destination pin or register \"or2time:u29\|rshtemp\[1\]\" for clock \"key_start\" (Hold time is 2.622 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.367 ns + Largest " "Info: + Largest clock skew is 3.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start destination 6.794 ns + Longest register " "Info: + Longest clock path from clock \"key_start\" to destination register is 6.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.114 ns) 2.449 ns or2time:u29\|rshtemp\[0\]~0 2 COMB LC_X8_Y16_N5 16 " "Info: 2: + IC(0.866 ns) + CELL(0.114 ns) = 2.449 ns; Loc. = LC_X8_Y16_N5; Fanout = 16; COMB Node = 'or2time:u29\|rshtemp\[0\]~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { key_start or2time:u29|rshtemp[0]~0 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.114 ns) 6.794 ns or2time:u29\|rshtemp\[1\] 3 REG LC_X45_Y19_N1 1 " "Info: 3: + IC(4.231 ns) + CELL(0.114 ns) = 6.794 ns; Loc. = LC_X45_Y19_N1; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.345 ns" { or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 24.98 % ) " "Info: Total cell delay = 1.697 ns ( 24.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.097 ns ( 75.02 % ) " "Info: Total interconnect delay = 5.097 ns ( 75.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 0.866ns 4.231ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start source 3.427 ns - Shortest register " "Info: - Shortest clock path from clock \"key_start\" to source register is 3.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.292 ns) 3.427 ns or2time:u29\|vshtemp\[1\] 2 REG LC_X45_Y19_N8 1 " "Info: 2: + IC(1.666 ns) + CELL(0.292 ns) = 3.427 ns; Loc. = LC_X45_Y19_N8; Fanout = 1; REG Node = 'or2time:u29\|vshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { key_start or2time:u29|vshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 51.39 % ) " "Info: Total cell delay = 1.761 ns ( 51.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.666 ns ( 48.61 % ) " "Info: Total interconnect delay = 1.666 ns ( 48.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { key_start or2time:u29|vshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { key_start {} key_start~out0 {} or2time:u29|vshtemp[1] {} } { 0.000ns 0.000ns 1.666ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 0.866ns 4.231ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { key_start or2time:u29|vshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { key_start {} key_start~out0 {} or2time:u29|vshtemp[1] {} } { 0.000ns 0.000ns 1.666ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.745 ns - Shortest register register " "Info: - Shortest register to register delay is 0.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2time:u29\|vshtemp\[1\] 1 REG LC_X45_Y19_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y19_N8; Fanout = 1; REG Node = 'or2time:u29\|vshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2time:u29|vshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.292 ns) 0.745 ns or2time:u29\|rshtemp\[1\] 2 REG LC_X45_Y19_N1 1 " "Info: 2: + IC(0.453 ns) + CELL(0.292 ns) = 0.745 ns; Loc. = LC_X45_Y19_N1; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { or2time:u29|vshtemp[1] or2time:u29|rshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 39.19 % ) " "Info: Total cell delay = 0.292 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.453 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.453 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { or2time:u29|vshtemp[1] or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { or2time:u29|vshtemp[1] {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.453ns } { 0.000ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 0.866ns 4.231ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { key_start or2time:u29|vshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { key_start {} key_start~out0 {} or2time:u29|vshtemp[1] {} } { 0.000ns 0.000ns 1.666ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { or2time:u29|vshtemp[1] or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { or2time:u29|vshtemp[1] {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.453ns } { 0.000ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "licheng:u2\|twofive\[1\] din clk 20.746 ns register " "Info: tsu for register \"licheng:u2\|twofive\[1\]\" (data pin = \"din\", clock pin = \"clk\") is 20.746 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.828 ns + Longest pin register " "Info: + Longest pin to register delay is 23.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns din 1 PIN PIN_C7 24 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_C7; Fanout = 24; PIN Node = 'din'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.446 ns) + CELL(0.292 ns) 11.213 ns licheng:u2\|run~106 2 COMB LC_X36_Y21_N7 13 " "Info: 2: + IC(9.446 ns) + CELL(0.292 ns) = 11.213 ns; Loc. = LC_X36_Y21_N7; Fanout = 13; COMB Node = 'licheng:u2\|run~106'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.738 ns" { din licheng:u2|run~106 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.590 ns) 13.473 ns licheng:u2\|Add1~26 3 COMB LC_X33_Y19_N9 5 " "Info: 3: + IC(1.670 ns) + CELL(0.590 ns) = 13.473 ns; Loc. = LC_X33_Y19_N9; Fanout = 5; COMB Node = 'licheng:u2\|Add1~26'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { licheng:u2|run~106 licheng:u2|Add1~26 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.292 ns) 15.372 ns licheng:u2\|Equal1~0 4 COMB LC_X35_Y21_N5 4 " "Info: 4: + IC(1.607 ns) + CELL(0.292 ns) = 15.372 ns; Loc. = LC_X35_Y21_N5; Fanout = 4; COMB Node = 'licheng:u2\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { licheng:u2|Add1~26 licheng:u2|Equal1~0 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.668 ns licheng:u2\|Equal1~1 5 COMB LC_X35_Y21_N6 2 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 15.668 ns; Loc. = LC_X35_Y21_N6; Fanout = 2; COMB Node = 'licheng:u2\|Equal1~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { licheng:u2|Equal1~0 licheng:u2|Equal1~1 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.590 ns) 16.709 ns licheng:u2\|Equal1~3 6 COMB LC_X35_Y21_N2 5 " "Info: 6: + IC(0.451 ns) + CELL(0.590 ns) = 16.709 ns; Loc. = LC_X35_Y21_N2; Fanout = 5; COMB Node = 'licheng:u2\|Equal1~3'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { licheng:u2|Equal1~1 licheng:u2|Equal1~3 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.292 ns) 18.655 ns licheng:u2\|Add6~0 7 COMB LC_X37_Y22_N7 1 " "Info: 7: + IC(1.654 ns) + CELL(0.292 ns) = 18.655 ns; Loc. = LC_X37_Y22_N7; Fanout = 1; COMB Node = 'licheng:u2\|Add6~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { licheng:u2|Equal1~3 licheng:u2|Add6~0 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.292 ns) 19.406 ns licheng:u2\|twofive~64 8 COMB LC_X37_Y22_N9 4 " "Info: 8: + IC(0.459 ns) + CELL(0.292 ns) = 19.406 ns; Loc. = LC_X37_Y22_N9; Fanout = 4; COMB Node = 'licheng:u2\|twofive~64'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { licheng:u2|Add6~0 licheng:u2|twofive~64 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.292 ns) 20.165 ns licheng:u2\|twofive\[1\]~71 9 COMB LC_X37_Y22_N1 5 " "Info: 9: + IC(0.467 ns) + CELL(0.292 ns) = 20.165 ns; Loc. = LC_X37_Y22_N1; Fanout = 5; COMB Node = 'licheng:u2\|twofive\[1\]~71'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { licheng:u2|twofive~64 licheng:u2|twofive[1]~71 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 20.461 ns licheng:u2\|twofive\[1\]~72 10 COMB LC_X37_Y22_N2 3 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 20.461 ns; Loc. = LC_X37_Y22_N2; Fanout = 3; COMB Node = 'licheng:u2\|twofive\[1\]~72'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { licheng:u2|twofive[1]~71 licheng:u2|twofive[1]~72 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.292 ns) 21.219 ns licheng:u2\|twofive\[1\]~74 11 COMB LC_X37_Y22_N4 2 " "Info: 11: + IC(0.466 ns) + CELL(0.292 ns) = 21.219 ns; Loc. = LC_X37_Y22_N4; Fanout = 2; COMB Node = 'licheng:u2\|twofive\[1\]~74'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { licheng:u2|twofive[1]~72 licheng:u2|twofive[1]~74 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 21.949 ns licheng:u2\|twofive~79 12 COMB LC_X37_Y22_N0 1 " "Info: 12: + IC(0.438 ns) + CELL(0.292 ns) = 21.949 ns; Loc. = LC_X37_Y22_N0; Fanout = 1; COMB Node = 'licheng:u2\|twofive~79'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { licheng:u2|twofive[1]~74 licheng:u2|twofive~79 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.442 ns) 22.809 ns licheng:u2\|twofive~80 13 COMB LC_X37_Y22_N5 1 " "Info: 13: + IC(0.418 ns) + CELL(0.442 ns) = 22.809 ns; Loc. = LC_X37_Y22_N5; Fanout = 1; COMB Node = 'licheng:u2\|twofive~80'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { licheng:u2|twofive~79 licheng:u2|twofive~80 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.607 ns) 23.828 ns licheng:u2\|twofive\[1\] 14 REG LC_X37_Y22_N6 5 " "Info: 14: + IC(0.412 ns) + CELL(0.607 ns) = 23.828 ns; Loc. = LC_X37_Y22_N6; Fanout = 5; REG Node = 'licheng:u2\|twofive\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { licheng:u2|twofive~80 licheng:u2|twofive[1] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.976 ns ( 25.08 % ) " "Info: Total cell delay = 5.976 ns ( 25.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.852 ns ( 74.92 % ) " "Info: Total interconnect delay = 17.852 ns ( 74.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.828 ns" { din licheng:u2|run~106 licheng:u2|Add1~26 licheng:u2|Equal1~0 licheng:u2|Equal1~1 licheng:u2|Equal1~3 licheng:u2|Add6~0 licheng:u2|twofive~64 licheng:u2|twofive[1]~71 licheng:u2|twofive[1]~72 licheng:u2|twofive[1]~74 licheng:u2|twofive~79 licheng:u2|twofive~80 licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.828 ns" { din {} din~out0 {} licheng:u2|run~106 {} licheng:u2|Add1~26 {} licheng:u2|Equal1~0 {} licheng:u2|Equal1~1 {} licheng:u2|Equal1~3 {} licheng:u2|Add6~0 {} licheng:u2|twofive~64 {} licheng:u2|twofive[1]~71 {} licheng:u2|twofive[1]~72 {} licheng:u2|twofive[1]~74 {} licheng:u2|twofive~79 {} licheng:u2|twofive~80 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 9.446ns 1.670ns 1.607ns 0.182ns 0.451ns 1.654ns 0.459ns 0.467ns 0.182ns 0.466ns 0.438ns 0.418ns 0.412ns } { 0.000ns 1.475ns 0.292ns 0.590ns 0.292ns 0.114ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns 0.292ns 0.292ns 0.442ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.119 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.711 ns) 3.119 ns licheng:u2\|twofive\[1\] 2 REG LC_X37_Y22_N6 5 " "Info: 2: + IC(0.939 ns) + CELL(0.711 ns) = 3.119 ns; Loc. = LC_X37_Y22_N6; Fanout = 5; REG Node = 'licheng:u2\|twofive\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { clk licheng:u2|twofive[1] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.89 % ) " "Info: Total cell delay = 2.180 ns ( 69.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 30.11 % ) " "Info: Total interconnect delay = 0.939 ns ( 30.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { clk licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.119 ns" { clk {} clk~out0 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.828 ns" { din licheng:u2|run~106 licheng:u2|Add1~26 licheng:u2|Equal1~0 licheng:u2|Equal1~1 licheng:u2|Equal1~3 licheng:u2|Add6~0 licheng:u2|twofive~64 licheng:u2|twofive[1]~71 licheng:u2|twofive[1]~72 licheng:u2|twofive[1]~74 licheng:u2|twofive~79 licheng:u2|twofive~80 licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.828 ns" { din {} din~out0 {} licheng:u2|run~106 {} licheng:u2|Add1~26 {} licheng:u2|Equal1~0 {} licheng:u2|Equal1~1 {} licheng:u2|Equal1~3 {} licheng:u2|Add6~0 {} licheng:u2|twofive~64 {} licheng:u2|twofive[1]~71 {} licheng:u2|twofive[1]~72 {} licheng:u2|twofive[1]~74 {} licheng:u2|twofive~79 {} licheng:u2|twofive~80 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 9.446ns 1.670ns 1.607ns 0.182ns 0.451ns 1.654ns 0.459ns 0.467ns 0.182ns 0.466ns 0.438ns 0.418ns 0.412ns } { 0.000ns 1.475ns 0.292ns 0.590ns 0.292ns 0.114ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns 0.292ns 0.292ns 0.442ns 0.607ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { clk licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.119 ns" { clk {} clk~out0 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outpprice\[7\] displayprice:u18\|outp\[7\] 9.605 ns register " "Info: tco from clock \"clk\" to destination pin \"outpprice\[7\]\" through register \"displayprice:u18\|outp\[7\]\" is 9.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.117 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.711 ns) 3.117 ns displayprice:u18\|outp\[7\] 2 REG LC_X44_Y21_N3 2 " "Info: 2: + IC(0.937 ns) + CELL(0.711 ns) = 3.117 ns; Loc. = LC_X44_Y21_N3; Fanout = 2; REG Node = 'displayprice:u18\|outp\[7\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clk displayprice:u18|outp[7] } "NODE_NAME" } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.94 % ) " "Info: Total cell delay = 2.180 ns ( 69.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 30.06 % ) " "Info: Total interconnect delay = 0.937 ns ( 30.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { clk displayprice:u18|outp[7] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { clk {} clk~out0 {} displayprice:u18|outp[7] {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.264 ns + Longest register pin " "Info: + Longest register to pin delay is 6.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns displayprice:u18\|outp\[7\] 1 REG LC_X44_Y21_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X44_Y21_N3; Fanout = 2; REG Node = 'displayprice:u18\|outp\[7\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { displayprice:u18|outp[7] } "NODE_NAME" } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.156 ns) + CELL(2.108 ns) 6.264 ns outpprice\[7\] 2 PIN PIN_T11 0 " "Info: 2: + IC(4.156 ns) + CELL(2.108 ns) = 6.264 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'outpprice\[7\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.264 ns" { displayprice:u18|outp[7] outpprice[7] } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 33.65 % ) " "Info: Total cell delay = 2.108 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.156 ns ( 66.35 % ) " "Info: Total interconnect delay = 4.156 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.264 ns" { displayprice:u18|outp[7] outpprice[7] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.264 ns" { displayprice:u18|outp[7] {} outpprice[7] {} } { 0.000ns 4.156ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { clk displayprice:u18|outp[7] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { clk {} clk~out0 {} displayprice:u18|outp[7] {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.264 ns" { displayprice:u18|outp[7] outpprice[7] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.264 ns" { displayprice:u18|outp[7] {} outpprice[7] {} } { 0.000ns 4.156ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_controller:u12\|next_state.within_starting_price_142 key_start clk 6.325 ns register " "Info: th for register \"state_controller:u12\|next_state.within_starting_price_142\" (data pin = \"key_start\", clock pin = \"clk\") is 6.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.125 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.935 ns) 3.343 ns licheng:u2\|twofive\[2\] 2 REG LC_X38_Y22_N0 13 " "Info: 2: + IC(0.939 ns) + CELL(0.935 ns) = 3.343 ns; Loc. = LC_X38_Y22_N0; Fanout = 13; REG Node = 'licheng:u2\|twofive\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { clk licheng:u2|twofive[2] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.251 ns) + CELL(0.292 ns) 6.886 ns state_controller:u12\|Selector3~0 3 COMB LC_X51_Y18_N4 1 " "Info: 3: + IC(3.251 ns) + CELL(0.292 ns) = 6.886 ns; Loc. = LC_X51_Y18_N4; Fanout = 1; COMB Node = 'state_controller:u12\|Selector3~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { licheng:u2|twofive[2] state_controller:u12|Selector3~0 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.442 ns) 8.422 ns state_controller:u12\|Selector3~1 4 COMB LC_X51_Y18_N2 4 " "Info: 4: + IC(1.094 ns) + CELL(0.442 ns) = 8.422 ns; Loc. = LC_X51_Y18_N2; Fanout = 4; COMB Node = 'state_controller:u12\|Selector3~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.292 ns) 11.125 ns state_controller:u12\|next_state.within_starting_price_142 5 REG LC_X51_Y18_N7 1 " "Info: 5: + IC(2.411 ns) + CELL(0.292 ns) = 11.125 ns; Loc. = LC_X51_Y18_N7; Fanout = 1; REG Node = 'state_controller:u12\|next_state.within_starting_price_142'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { state_controller:u12|Selector3~1 state_controller:u12|next_state.within_starting_price_142 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.430 ns ( 30.83 % ) " "Info: Total cell delay = 3.430 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.695 ns ( 69.17 % ) " "Info: Total interconnect delay = 7.695 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.125 ns" { clk licheng:u2|twofive[2] state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 state_controller:u12|next_state.within_starting_price_142 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.125 ns" { clk {} clk~out0 {} licheng:u2|twofive[2] {} state_controller:u12|Selector3~0 {} state_controller:u12|Selector3~1 {} state_controller:u12|next_state.within_starting_price_142 {} } { 0.000ns 0.000ns 0.939ns 3.251ns 1.094ns 2.411ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.292 ns) 3.405 ns state_controller:u12\|COM~3 2 COMB LC_X51_Y18_N1 2 " "Info: 2: + IC(1.644 ns) + CELL(0.292 ns) = 3.405 ns; Loc. = LC_X51_Y18_N1; Fanout = 2; COMB Node = 'state_controller:u12\|COM~3'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { key_start state_controller:u12|COM~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.114 ns) 3.953 ns state_controller:u12\|Selector4~0 3 COMB LC_X51_Y18_N3 1 " "Info: 3: + IC(0.434 ns) + CELL(0.114 ns) = 3.953 ns; Loc. = LC_X51_Y18_N3; Fanout = 1; COMB Node = 'state_controller:u12\|Selector4~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { state_controller:u12|COM~3 state_controller:u12|Selector4~0 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.442 ns) 4.800 ns state_controller:u12\|next_state.within_starting_price_142 4 REG LC_X51_Y18_N7 1 " "Info: 4: + IC(0.405 ns) + CELL(0.442 ns) = 4.800 ns; Loc. = LC_X51_Y18_N7; Fanout = 1; REG Node = 'state_controller:u12\|next_state.within_starting_price_142'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { state_controller:u12|Selector4~0 state_controller:u12|next_state.within_starting_price_142 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 48.27 % ) " "Info: Total cell delay = 2.317 ns ( 48.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.483 ns ( 51.73 % ) " "Info: Total interconnect delay = 2.483 ns ( 51.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { key_start state_controller:u12|COM~3 state_controller:u12|Selector4~0 state_controller:u12|next_state.within_starting_price_142 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { key_start {} key_start~out0 {} state_controller:u12|COM~3 {} state_controller:u12|Selector4~0 {} state_controller:u12|next_state.within_starting_price_142 {} } { 0.000ns 0.000ns 1.644ns 0.434ns 0.405ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.125 ns" { clk licheng:u2|twofive[2] state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 state_controller:u12|next_state.within_starting_price_142 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.125 ns" { clk {} clk~out0 {} licheng:u2|twofive[2] {} state_controller:u12|Selector3~0 {} state_controller:u12|Selector3~1 {} state_controller:u12|next_state.within_starting_price_142 {} } { 0.000ns 0.000ns 0.939ns 3.251ns 1.094ns 2.411ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.442ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { key_start state_controller:u12|COM~3 state_controller:u12|Selector4~0 state_controller:u12|next_state.within_starting_price_142 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { key_start {} key_start~out0 {} state_controller:u12|COM~3 {} state_controller:u12|Selector4~0 {} state_controller:u12|next_state.within_starting_price_142 {} } { 0.000ns 0.000ns 1.644ns 0.434ns 0.405ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 89 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 15:53:41 2019 " "Info: Processing ended: Sat Jan 05 15:53:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
