

================================================================
== Vitis HLS Report for 'delta_encoding_Pipeline_INIT_LOOP'
================================================================
* Date:           Sat Jan 24 12:39:30 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_delta_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.715 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_LOOP  |      784|      784|         1|          1|          1|   784|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/encoding.cpp:131]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln131 = store i10 0, i10 %i" [../src/encoding.cpp:131]   --->   Operation 5 'store' 'store_ln131' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../src/encoding.cpp:131]   --->   Operation 7 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.73ns)   --->   "%icmp_ln131 = icmp_eq  i10 %i_1, i10 784" [../src/encoding.cpp:131]   --->   Operation 8 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%add_ln131 = add i10 %i_1, i10 1" [../src/encoding.cpp:131]   --->   Operation 9 'add' 'add_ln131' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.inc.split, void %TIME_LOOP.exitStub" [../src/encoding.cpp:131]   --->   Operation 10 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i10 %i_1" [../src/encoding.cpp:131]   --->   Operation 11 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/encoding.cpp:132]   --->   Operation 12 'specpipeline' 'specpipeline_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [../src/encoding.cpp:131]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/encoding.cpp:131]   --->   Operation 14 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_1, i32 3, i32 9" [../src/encoding.cpp:131]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i7 %lshr_ln" [../src/encoding.cpp:131]   --->   Operation 16 'zext' 'zext_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%integrator_addr = getelementptr i32 %integrator, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 17 'getelementptr' 'integrator_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%integrator_1_addr = getelementptr i32 %integrator_1, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 18 'getelementptr' 'integrator_1_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%integrator_2_addr = getelementptr i32 %integrator_2, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 19 'getelementptr' 'integrator_2_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%integrator_3_addr = getelementptr i32 %integrator_3, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 20 'getelementptr' 'integrator_3_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%integrator_4_addr = getelementptr i32 %integrator_4, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 21 'getelementptr' 'integrator_4_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%integrator_5_addr = getelementptr i32 %integrator_5, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 22 'getelementptr' 'integrator_5_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%integrator_6_addr = getelementptr i32 %integrator_6, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 23 'getelementptr' 'integrator_6_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%integrator_7_addr = getelementptr i32 %integrator_7, i64 0, i64 %zext_ln131" [../src/encoding.cpp:133]   --->   Operation 24 'getelementptr' 'integrator_7_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.87ns)   --->   "%switch_ln133 = switch i3 %trunc_ln131, void %arrayidx.case.7, i3 0, void %arrayidx.case.0, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %arrayidx.case.3, i3 4, void %arrayidx.case.4, i3 5, void %arrayidx.case.5, i3 6, void %arrayidx.case.6" [../src/encoding.cpp:133]   --->   Operation 25 'switch' 'switch_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.87>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_6_addr" [../src/encoding.cpp:133]   --->   Operation 26 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 27 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_5_addr" [../src/encoding.cpp:133]   --->   Operation 28 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 29 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 5)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_4_addr" [../src/encoding.cpp:133]   --->   Operation 30 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 31 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_3_addr" [../src/encoding.cpp:133]   --->   Operation 32 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 33 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_2_addr" [../src/encoding.cpp:133]   --->   Operation 34 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 35 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_1_addr" [../src/encoding.cpp:133]   --->   Operation 36 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 37 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_addr" [../src/encoding.cpp:133]   --->   Operation 38 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 39 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln133 = store i32 0, i7 %integrator_7_addr" [../src/encoding.cpp:133]   --->   Operation 40 'store' 'store_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx.exit" [../src/encoding.cpp:133]   --->   Operation 41 'br' 'br_ln133' <Predicate = (!icmp_ln131 & trunc_ln131 == 7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln131 = store i10 %add_ln131, i10 %i" [../src/encoding.cpp:131]   --->   Operation 42 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc" [../src/encoding.cpp:131]   --->   Operation 43 'br' 'br_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln131)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.715ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln131', ../src/encoding.cpp:131) of constant 0 on local variable 'i', ../src/encoding.cpp:131 [10]  (1.588 ns)
	'load' operation 10 bit ('i', ../src/encoding.cpp:131) on local variable 'i', ../src/encoding.cpp:131 [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln133', ../src/encoding.cpp:133) of constant 0 on array 'integrator' [52]  (3.254 ns)
	blocking operation 1.87264 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
