nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 94.1722214743495, gates: 769, depth: 193
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//adder.lib; read_verilog /tmp/C9COBKNF72.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C9COBKNF72.v
Parsing Verilog input from `/tmp/C9COBKNF72.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 22c3f74b76
CPU: user 0.07s system 0.00s, MEM: 22.02 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 769, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('XNOR2x1', 253), ('INVx1', 130), ('AOI21x1', 97), ('OAI21x1', 95), ('NAND2x1', 62), ('NOR2x1', 33), ('NOR3x1', 32), ('OR2x2', 32), ('NAND3x1', 31), ('XOR2x1', 3), ('AND2x2', 1)]
creating networkx graph with  1026  nodes
created networkx graph with  1026  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06563854217529297
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.3026885986328125
loadDataAndPreprocess done. time esclaped:  0.3027331829071045
originalArea= 94.17221999999948
initial iCellArea= 94.17221999999948
dealing with pattern# ADDER_G0_455_456 with 126 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_455_456 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 90.51264238357544, gates: 640, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G0_455_456.lib; read_verilog /tmp/F7OJX9U0DD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G0_455_456.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F7OJX9U0DD.v
Parsing Verilog input from `/tmp/F7OJX9U0DD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 43afbd8bf1
CPU: user 0.06s system 0.01s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 640, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVx1', 128), ('ADDER_G0_455_456', 128), ('AOI21x1', 96), ('OAI21x1', 96), ('NAND2x1', 62), ('NOR2x1', 35), ('NOR3x1', 33), ('NAND3x1', 31), ('OR2x2', 31)]
creating networkx graph with  897  nodes
created networkx graph with  897  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.1474895477294922
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.2026026248931885
loadDataAndPreprocess done. time esclaped:  1.2026252746582031
current iCellArea= 90.51264000000033
>>> choose the cluster ADDER_G0_455_456!

dealing with pattern# ADDER_G1_1_439 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_1_439 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 90.0460821390152, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G1_1_439.lib; read_verilog /tmp/RCCL3FGS5C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G1_1_439.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RCCL3FGS5C.v
Parsing Verilog input from `/tmp/RCCL3FGS5C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fd93ee94d5
CPU: user 0.06s system 0.01s, MEM: 21.01 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 96), ('OAI21x1', 96), ('AOI21x1', 64), ('NAND2x1', 62), ('NOR2x1', 35), ('NOR3x1', 33), ('ADDER_G1_1_439', 32), ('NAND3x1', 31), ('OR2x2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.389953136444092
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.430302858352661
loadDataAndPreprocess done. time esclaped:  2.4303252696990967
current iCellArea= 90.04608000000039
>>> choose the cluster ADDER_G1_1_439!

dealing with pattern# ADDER_G2_0_605 with 33 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_605 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 90.0460821390152, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_0_605.lib; read_verilog /tmp/NL2CG1HXD7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_0_605.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NL2CG1HXD7.v
Parsing Verilog input from `/tmp/NL2CG1HXD7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 32dd92e3b0
CPU: user 0.06s system 0.01s, MEM: 21.12 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 96), ('OAI21x1', 96), ('AOI21x1', 64), ('NAND2x1', 62), ('NOR2x1', 35), ('NOR3x1', 33), ('ADDER_G1_1_439', 32), ('NAND3x1', 31), ('OR2x2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.094865560531616
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.137585163116455
loadDataAndPreprocess done. time esclaped:  3.1376125812530518
current iCellArea= 90.04608000000039
>>> area increased after remapping!

dealing with pattern# ADDER_G2_0_411 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_411 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 93.9826824143529, gates: 638, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_0_411.lib; read_verilog /tmp/PD9W9G63C3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_0_411.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PD9W9G63C3.v
Parsing Verilog input from `/tmp/PD9W9G63C3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2488c02469
CPU: user 0.06s system 0.01s, MEM: 21.27 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 638, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 126), ('OAI21x1', 126), ('NOR3x1', 63), ('OR2x2', 61), ('AND2x2', 60), ('ADDER_G2_0_411', 60), ('NOR2x1', 5), ('AOI21x1', 4), ('ADDER_G1_1_439', 2), ('NAND2x1', 2), ('NAND3x1', 1)]
creating networkx graph with  895  nodes
created networkx graph with  895  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.149490833282471
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.178963661193848
loadDataAndPreprocess done. time esclaped:  4.178991317749023
current iCellArea= 93.98268000000037
>>> area increased after remapping!

dealing with pattern# ADDER_G2_72_74 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_72_74 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 97.91928198933601, gates: 701, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_72_74.lib; read_verilog /tmp/935ASNXI7K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_72_74.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/935ASNXI7K.v
Parsing Verilog input from `/tmp/935ASNXI7K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 698adac537
CPU: user 0.06s system 0.01s, MEM: 21.69 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 701, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 126), ('ADDER_G2_72_74', 122), ('NAND2x1', 121), ('OAI21x1', 65), ('AND2x2', 61), ('NAND3x1', 61), ('NOR2x1', 5), ('ADDER_G1_1_439', 5), ('NOR3x1', 3), ('AOI21x1', 2), ('OR2x2', 2)]
creating networkx graph with  958  nodes
created networkx graph with  958  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.688992500305176
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.716921329498291
loadDataAndPreprocess done. time esclaped:  4.7169435024261475
current iCellArea= 97.91928000000046
>>> area increased after remapping!

dealing with pattern# ADDER_G2_0_410 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_0_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 90.0460821390152, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_0_410.lib; read_verilog /tmp/KI5AS0L7A3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_0_410.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KI5AS0L7A3.v
Parsing Verilog input from `/tmp/KI5AS0L7A3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7205163883
CPU: user 0.06s system 0.01s, MEM: 21.12 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_455_456', 128), ('INVx1', 96), ('OAI21x1', 96), ('AOI21x1', 64), ('NAND2x1', 62), ('NOR2x1', 35), ('NOR3x1', 33), ('ADDER_G1_1_439', 32), ('NAND3x1', 31), ('OR2x2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.3686747550964355
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.410403490066528
loadDataAndPreprocess done. time esclaped:  5.41042947769165
current iCellArea= 90.04608000000039
>>> area increased after remapping!

dealing with pattern# ADDER_G2_2_399_400_600 with 31 clusters ( size = 5 )
>>> : Synthesis pattern# ADDER_G2_2_399_400_600 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 65.36214086040854, gates: 385, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_2_399_400_600.lib; read_verilog /tmp/IW2PGFCKWQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G2_2_399_400_600.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IW2PGFCKWQ.v
Parsing Verilog input from `/tmp/IW2PGFCKWQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6d8183d382
CPU: user 0.05s system 0.00s, MEM: 19.09 MB total, 12.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 385, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVx1', 129), ('ADDER_G2_2_399_400_600', 128), ('ADDER_G0_455_456', 128)]
creating networkx graph with  642  nodes
created networkx graph with  642  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.914273023605347
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.938369274139404
loadDataAndPreprocess done. time esclaped:  5.9383909702301025
current iCellArea= 65.36214000000007
>>> choose the cluster ADDER_G2_2_399_400_600!

dealing with pattern# ADDER_G3_0_382 with 126 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G3_0_382 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 65.31840085983276, gates: 384, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G3_0_382.lib; read_verilog /tmp/ONX2DDW3CL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/adder//ADDER_G3_0_382.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ONX2DDW3CL.v
Parsing Verilog input from `/tmp/ONX2DDW3CL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 25f6f5ca68
CPU: user 0.04s system 0.01s, MEM: 19.09 MB total, 12.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 67% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 384, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVx1', 128), ('ADDER_G2_2_399_400_600', 128), ('ADDER_G0_455_456', 127), ('ADDER_G3_0_382', 1)]
creating networkx graph with  641  nodes
created networkx graph with  641  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.460060119628906
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.484549283981323
loadDataAndPreprocess done. time esclaped:  6.484572172164917
current iCellArea= 65.31840000000007
>>> choose the cluster ADDER_G3_0_382!

dealing with pattern# ADDER_G4_0_382 with 125 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&B&~C)|(A&C&~B)|(B&C&~A)|(~A&~B&~C) ]
saveArea= 28.853819999999416  /  30.639417866542356 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 750.3305509276688, gates: 6704, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//arbiter.lib; read_verilog /tmp/RVD06OSY9K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RVD06OSY9K.v
Parsing Verilog input from `/tmp/RVD06OSY9K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2cae9a3ed7
CPU: user 0.54s system 0.02s, MEM: 75.62 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6704, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 393), ('OR2x2', 265), ('AND2x2', 256), ('PI', 256), ('NOR3x1', 148), ('NAND3x1', 134), ('NAND2x1', 4)]
creating networkx graph with  6960  nodes
created networkx graph with  6960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8573837280273438
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.0967252254486084
loadDataAndPreprocess done. time esclaped:  2.096771001815796
originalArea= 750.3305399999601
initial iCellArea= 750.3305399999601
dealing with pattern# ARBITER_G0_0_6388 with 2816 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_0_6388 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ARBITER_G0_116_121_122 with 2560 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G0_116_121_122 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 750.3305509276688, gates: 6704, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G0_116_121_122.lib; read_verilog /tmp/8AALMS9LK2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G0_116_121_122.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8AALMS9LK2.v
Parsing Verilog input from `/tmp/8AALMS9LK2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b2e0adc071
CPU: user 0.56s system 0.02s, MEM: 75.71 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6704, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 393), ('OR2x2', 265), ('AND2x2', 256), ('PI', 256), ('NOR3x1', 148), ('NAND3x1', 134), ('NAND2x1', 4)]
creating networkx graph with  6960  nodes
created networkx graph with  6960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.96714186668396
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.334977626800537
loadDataAndPreprocess done. time esclaped:  9.33503007888794
current iCellArea= 750.3305399999601
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_116_122 with 2560 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_116_122 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 750.3305509276688, gates: 6704, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G0_116_122.lib; read_verilog /tmp/JEIFUFJBDJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G0_116_122.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JEIFUFJBDJ.v
Parsing Verilog input from `/tmp/JEIFUFJBDJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 149043426a
CPU: user 0.54s system 0.04s, MEM: 75.69 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6704, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2816), ('OAI21x1', 2688), ('INVx1', 393), ('OR2x2', 265), ('AND2x2', 256), ('PI', 256), ('NOR3x1', 148), ('NAND3x1', 134), ('NAND2x1', 4)]
creating networkx graph with  6960  nodes
created networkx graph with  6960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.794548511505127
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.226062297821045
loadDataAndPreprocess done. time esclaped:  13.226110696792603
current iCellArea= 750.3305399999601
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_0_4 with 258 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_0_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 748.6246893405914, gates: 6712, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G0_0_4.lib; read_verilog /tmp/6AKIE40H7A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G0_0_4.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6AKIE40H7A.v
Parsing Verilog input from `/tmp/6AKIE40H7A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c8512f5a19
CPU: user 0.55s system 0.03s, MEM: 75.71 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2818), ('OAI21x1', 2688), ('INVx1', 398), ('OR2x2', 266), ('PI', 256), ('AND2x2', 255), ('NOR3x1', 140), ('ARBITER_G0_0_4', 139), ('NAND2x1', 7), ('NOR2x1', 1)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.64036226272583
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.19421100616455
loadDataAndPreprocess done. time esclaped:  17.19426989555359
current iCellArea= 748.6246799999602
>>> choose the cluster ARBITER_G0_0_4!

dealing with pattern# ARBITER_G1_0_330 with 2796 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# ARBITER_G1_95_100 with 2541 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_95_100 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 748.6101093329489, gates: 6711, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G1_95_100.lib; read_verilog /tmp/MJJX1LUJRE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G1_95_100.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MJJX1LUJRE.v
Parsing Verilog input from `/tmp/MJJX1LUJRE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ef4011201d
CPU: user 0.55s system 0.03s, MEM: 75.72 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6711, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2817), ('OAI21x1', 2688), ('INVx1', 397), ('OR2x2', 266), ('PI', 256), ('AND2x2', 255), ('NOR3x1', 140), ('ARBITER_G0_0_4', 139), ('NAND2x1', 7), ('ARBITER_G1_95_100', 1), ('NOR2x1', 1)]
creating networkx graph with  6967  nodes
created networkx graph with  6967  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.31832504272461
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  24.00786566734314
loadDataAndPreprocess done. time esclaped:  24.007919788360596
current iCellArea= 748.6100999999602
>>> choose the cluster ARBITER_G1_95_100!

dealing with pattern# ARBITER_G2_0_330 with 2796 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# ARBITER_G2_95_99_100 with 2540 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G2_95_99_100 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 748.6101093329489, gates: 6711, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G2_95_99_100.lib; read_verilog /tmp/LW2BT86I76.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G2_95_99_100.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LW2BT86I76.v
Parsing Verilog input from `/tmp/LW2BT86I76.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7afefd097b
CPU: user 0.55s system 0.02s, MEM: 75.75 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6711, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2817), ('OAI21x1', 2688), ('INVx1', 397), ('OR2x2', 266), ('PI', 256), ('AND2x2', 255), ('NOR3x1', 140), ('ARBITER_G0_0_4', 139), ('NAND2x1', 7), ('ARBITER_G1_95_100', 1), ('NOR2x1', 1)]
creating networkx graph with  6967  nodes
created networkx graph with  6967  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  28.587459087371826
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.093154907226562
loadDataAndPreprocess done. time esclaped:  30.093206882476807
current iCellArea= 748.6100999999602
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_95_100 with 2540 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&(~A|~B) ]
dealing with pattern# ARBITER_G2_0_3 with 137 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G2_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 746.4231097660959, gates: 6712, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G2_0_3.lib; read_verilog /tmp/F6N224JWQZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G2_0_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F6N224JWQZ.v
Parsing Verilog input from `/tmp/F6N224JWQZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8ecf93fcdf
CPU: user 0.56s system 0.03s, MEM: 75.73 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2817), ('OAI21x1', 2688), ('INVx1', 399), ('OR2x2', 262), ('PI', 256), ('AND2x2', 254), ('ARBITER_G2_0_3', 147), ('NOR3x1', 133), ('NAND2x1', 9), ('NOR2x1', 2), ('ARBITER_G1_95_100', 1)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  32.98247241973877
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.90539836883545
loadDataAndPreprocess done. time esclaped:  33.90546369552612
current iCellArea= 746.4230999999601
>>> choose the cluster ARBITER_G2_0_3!

dealing with pattern# ARBITER_G3_0_6348 with 2796 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# ARBITER_G3_75_79_80 with 2540 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G3_75_79_80 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 746.4231097660959, gates: 6712, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G3_75_79_80.lib; read_verilog /tmp/20Q9T2RIC5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G3_75_79_80.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/20Q9T2RIC5.v
Parsing Verilog input from `/tmp/20Q9T2RIC5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 752b1e4715
CPU: user 0.56s system 0.02s, MEM: 75.74 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2817), ('OAI21x1', 2688), ('INVx1', 399), ('OR2x2', 262), ('PI', 256), ('AND2x2', 254), ('ARBITER_G2_0_3', 147), ('NOR3x1', 133), ('NAND2x1', 9), ('NOR2x1', 2), ('ARBITER_G1_95_100', 1)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  39.7793185710907
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  41.08762216567993
loadDataAndPreprocess done. time esclaped:  41.08767104148865
current iCellArea= 746.4230999999601
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_75_80 with 2540 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&(~A|~B) ]
dealing with pattern# ARBITER_G3_2_974 with 127 clusters ( size = 4 )
>>> : Synthesis pattern# ARBITER_G3_2_974 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 749.7473483793437, gates: 6830, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G3_2_974.lib; read_verilog /tmp/DB1XK3IEVA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G3_2_974.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DB1XK3IEVA.v
Parsing Verilog input from `/tmp/DB1XK3IEVA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 181c92ea35
CPU: user 0.54s system 0.03s, MEM: 76.45 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6830, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2815), ('OAI21x1', 2687), ('INVx1', 519), ('PI', 256), ('AND2x2', 253), ('ARBITER_G2_0_3', 147), ('OR2x2', 143), ('ARBITER_G3_2_974', 129), ('NAND2x1', 128), ('NOR3x1', 7), ('NOR2x1', 1), ('ARBITER_G1_95_100', 1)]
creating networkx graph with  7086  nodes
created networkx graph with  7086  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  43.125638246536255
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  44.554802894592285
loadDataAndPreprocess done. time esclaped:  44.5548529624939
current iCellArea= 749.7473399999583
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2x2|INVx1=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|0111 ] 254 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVx1|NOR3x1=1|INPUT:Y-NOR3x1:A,B,C=3|NOR3x1:Y-INVx1:A=1|11101 ] 252 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|OR2x2|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OR2x2:A,B=1|INVx1:Y-OR2x2:A,B=1|1110 ] 242 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OR2x2|OR2x2=1|INPUT:Y-OR2x2:A,B=3|OR2x2:Y-OR2x2:A,B=1|11101 ] 54 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|OAI21x1|INVx1=2|INPUT:Y-INVx1:A=2|INPUT:Y-OAI21x1:A1,A2=1|INVx1:Y-OAI21x1:A1,A2=1|INVx1:Y-OAI21x1:B=1|111110 ] 60 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OAI21x1:A1,A2=2|INVx1:Y-OAI21x1:B=1|11110 ] 40 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OAI21x1:A1,A2=1|INPUT:Y-OAI21x1:B=1|INVx1:Y-OAI21x1:A1,A2=1|11110 ] 40 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|ARBITER_G2_0_3|INVx1=1|INPUT:Y-ARBITER_G2_0_3:B,C=2|INPUT:Y-INVx1:A=1|INVx1:Y-ARBITER_G2_0_3:A=1|01111 ] 52 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NAND2x1:A,B=1|INVx1:Y-NAND2x1:A,B=1|1110 ] 18 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVx1|OR2x2=1|INPUT:Y-OR2x2:A,B=2|OR2x2:Y-INVx1:A=1|1101 ] 18 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVx1|AND2x2=1|INVx1=1|AND2x2:Y-INVx1:A=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|11101 ] 6 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NOR2x1:A,B=1|INVx1:Y-NOR2x1:A,B=1|1110 ] 4 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVx1|AND2x2=1|AND2x2:Y-INVx1:A=1|INPUT:Y-AND2x2:A,B=2|1110 ] 4 <<< 6712
dealing with pattern# ARBITER_G4_0_6348 with 2796 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# ARBITER_G4_75_79_80 with 2540 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G4_75_79_80 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 746.4231097660959, gates: 6712, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G4_75_79_80.lib; read_verilog /tmp/ITUY6GTBX8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G4_75_79_80.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ITUY6GTBX8.v
Parsing Verilog input from `/tmp/ITUY6GTBX8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3e471d9a73
CPU: user 0.55s system 0.03s, MEM: 75.74 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2817), ('OAI21x1', 2688), ('INVx1', 399), ('OR2x2', 262), ('PI', 256), ('AND2x2', 254), ('ARBITER_G2_0_3', 147), ('NOR3x1', 133), ('NAND2x1', 9), ('NOR2x1', 2), ('ARBITER_G1_95_100', 1)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  49.52637767791748
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.11025857925415
loadDataAndPreprocess done. time esclaped:  51.11031675338745
current iCellArea= 746.4230999999601
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_75_80 with 2540 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C&(~A|~B) ]
dealing with pattern# ARBITER_G4_2_974 with 127 clusters ( size = 4 )
>>> : Synthesis pattern# ARBITER_G4_2_974 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 749.7473483793437, gates: 6830, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G4_2_974.lib; read_verilog /tmp/MEJGG2JJBK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/arbiter//ARBITER_G4_2_974.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MEJGG2JJBK.v
Parsing Verilog input from `/tmp/MEJGG2JJBK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 281a10169a
CPU: user 0.55s system 0.03s, MEM: 76.45 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6830, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 2815), ('OAI21x1', 2687), ('INVx1', 519), ('PI', 256), ('AND2x2', 253), ('ARBITER_G2_0_3', 147), ('OR2x2', 143), ('ARBITER_G4_2_974', 129), ('NAND2x1', 128), ('NOR3x1', 7), ('NOR2x1', 1), ('ARBITER_G1_95_100', 1)]
creating networkx graph with  7086  nodes
created networkx graph with  7086  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  53.163867473602295
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  54.768346071243286
loadDataAndPreprocess done. time esclaped:  54.76842451095581
current iCellArea= 749.7473399999583
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2x2|INVx1=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|0111 ] 254 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVx1|NOR3x1=1|INPUT:Y-NOR3x1:A,B,C=3|NOR3x1:Y-INVx1:A=1|11101 ] 252 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|OR2x2|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OR2x2:A,B=1|INVx1:Y-OR2x2:A,B=1|1110 ] 242 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OR2x2|OR2x2=1|INPUT:Y-OR2x2:A,B=3|OR2x2:Y-OR2x2:A,B=1|11101 ] 54 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|OAI21x1|INVx1=2|INPUT:Y-INVx1:A=2|INPUT:Y-OAI21x1:A1,A2=1|INVx1:Y-OAI21x1:A1,A2=1|INVx1:Y-OAI21x1:B=1|111110 ] 60 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OAI21x1:A1,A2=2|INVx1:Y-OAI21x1:B=1|11110 ] 40 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OAI21x1:A1,A2=1|INPUT:Y-OAI21x1:B=1|INVx1:Y-OAI21x1:A1,A2=1|11110 ] 40 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|ARBITER_G2_0_3|INVx1=1|INPUT:Y-ARBITER_G2_0_3:B,C=2|INPUT:Y-INVx1:A=1|INVx1:Y-ARBITER_G2_0_3:A=1|01111 ] 52 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NAND2x1:A,B=1|INVx1:Y-NAND2x1:A,B=1|1110 ] 18 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVx1|OR2x2=1|INPUT:Y-OR2x2:A,B=2|OR2x2:Y-INVx1:A=1|1101 ] 18 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVx1|AND2x2=1|INVx1=1|AND2x2:Y-INVx1:A=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|11101 ] 6 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NOR2x1:A,B=1|INVx1:Y-NOR2x1:A,B=1|1110 ] 4 <<< 6712
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVx1|AND2x2=1|AND2x2:Y-INVx1:A=1|INPUT:Y-AND2x2:A,B=2|1110 ] 4 <<< 6712
saveArea= 3.907440000000065  /  0.5207624895556394 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 265.0206647068262, gates: 2456, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//bar.lib; read_verilog /tmp/LI12D6BUDV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LI12D6BUDV.v
Parsing Verilog input from `/tmp/LI12D6BUDV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 275d4266fa
CPU: user 0.19s system 0.01s, MEM: 36.70 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2456, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 685), ('AOI21x1', 452), ('NAND2x1', 377), ('AND2x2', 292), ('NOR3x1', 241), ('INVx1', 156), ('PI', 135), ('NOR2x1', 105), ('NAND3x1', 86), ('OR2x2', 62)]
creating networkx graph with  2591  nodes
created networkx graph with  2591  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.2033829689025879
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.5748183727264404
loadDataAndPreprocess done. time esclaped:  0.5748670101165771
originalArea= 265.02065999999684
initial iCellArea= 265.02065999999684
dealing with pattern# BAR_G0_0_414 with 351 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_414 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 243.2673035338521, gates: 2186, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G0_0_414.lib; read_verilog /tmp/O04TG5YLCH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G0_0_414.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O04TG5YLCH.v
Parsing Verilog input from `/tmp/O04TG5YLCH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1e75250866
CPU: user 0.17s system 0.01s, MEM: 34.71 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2186, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 483), ('AOI21x1', 464), ('AND2x2', 317), ('NAND2x1', 249), ('NOR3x1', 196), ('BAR_G0_0_414', 168), ('PI', 135), ('NOR2x1', 127), ('OR2x2', 83), ('NAND3x1', 61), ('INVx1', 38)]
creating networkx graph with  2321  nodes
created networkx graph with  2321  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.0266849994659424
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.2582621574401855
loadDataAndPreprocess done. time esclaped:  2.25832462310791
current iCellArea= 243.2672999999955
>>> choose the cluster BAR_G0_0_414!

dealing with pattern# BAR_G1_0_2058 with 117 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G1_0_2058 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 243.2089835256338, gates: 2185, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G1_0_2058.lib; read_verilog /tmp/HT8NWCSBPZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G1_0_2058.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HT8NWCSBPZ.v
Parsing Verilog input from `/tmp/HT8NWCSBPZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 59a49c0d2b
CPU: user 0.16s system 0.01s, MEM: 34.70 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2185, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 483), ('AOI21x1', 462), ('AND2x2', 316), ('NAND2x1', 250), ('NOR3x1', 196), ('BAR_G0_0_414', 168), ('PI', 135), ('NOR2x1', 127), ('OR2x2', 82), ('NAND3x1', 61), ('INVx1', 38), ('BAR_G1_0_2058', 2)]
creating networkx graph with  2320  nodes
created networkx graph with  2320  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.394519329071045
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.621313095092773
loadDataAndPreprocess done. time esclaped:  4.621362209320068
current iCellArea= 243.20897999999548
>>> choose the cluster BAR_G1_0_2058!

dealing with pattern# BAR_G2_0_2057 with 116 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# BAR_G2_0_139 with 113 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G2_0_139 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 234.0673204958439, gates: 2118, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G2_0_139.lib; read_verilog /tmp/ZXFPKJXH2I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G2_0_139.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZXFPKJXH2I.v
Parsing Verilog input from `/tmp/ZXFPKJXH2I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 885319a6fa
CPU: user 0.15s system 0.01s, MEM: 34.28 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2118, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 528), ('OAI21x1', 415), ('AND2x2', 352), ('BAR_G2_0_139', 269), ('NAND2x1', 137), ('PI', 135), ('BAR_G0_0_414', 129), ('NOR2x1', 129), ('OR2x2', 104), ('INVx1', 28), ('BAR_G1_0_2058', 27)]
creating networkx graph with  2253  nodes
created networkx graph with  2253  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.274334192276001
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.467557430267334
loadDataAndPreprocess done. time esclaped:  6.467594385147095
current iCellArea= 234.06731999999616
>>> choose the cluster BAR_G2_0_139!

dealing with pattern# BAR_G3_0_270 with 157 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G3_0_270 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G3_0_798 with 134 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A&~B&~C ]
dealing with pattern# BAR_G3_0_1990 with 112 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# BAR_G3_1_52 with 104 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G3_1_52 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 255.9227412827313, gates: 2215, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G3_1_52.lib; read_verilog /tmp/9VP7N9AEVM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G3_1_52.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9VP7N9AEVM.v
Parsing Verilog input from `/tmp/9VP7N9AEVM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a043d5e86a
CPU: user 0.16s system 0.01s, MEM: 35.22 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2215, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 550), ('AOI21x1', 371), ('AND2x2', 289), ('BAR_G2_0_139', 187), ('NAND3x1', 184), ('BAR_G3_1_52', 162), ('PI', 135), ('BAR_G1_0_2058', 112), ('NAND2x1', 103), ('BAR_G0_0_414', 96), ('NOR2x1', 79), ('OR2x2', 71), ('INVx1', 11)]
creating networkx graph with  2350  nodes
created networkx graph with  2350  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.093253374099731
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.250987768173218
loadDataAndPreprocess done. time esclaped:  9.251025438308716
current iCellArea= 255.9227399999974
>>> area increased after remapping!

dealing with pattern# BAR_G3_1_18 with 83 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G3_1_18 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 234.4026603475213, gates: 2111, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G3_1_18.lib; read_verilog /tmp/JIC9TF98RV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G3_1_18.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JIC9TF98RV.v
Parsing Verilog input from `/tmp/JIC9TF98RV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a637e6c1f4
CPU: user 0.15s system 0.01s, MEM: 34.28 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2111, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 517), ('OAI21x1', 411), ('AND2x2', 349), ('BAR_G2_0_139', 274), ('NAND2x1', 139), ('PI', 135), ('BAR_G0_0_414', 126), ('NOR2x1', 123), ('OR2x2', 102), ('BAR_G1_0_2058', 31), ('INVx1', 24), ('BAR_G3_1_18', 15)]
creating networkx graph with  2246  nodes
created networkx graph with  2246  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.565435647964478
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.757237911224365
loadDataAndPreprocess done. time esclaped:  10.757273197174072
current iCellArea= 234.4026599999962
>>> area increased after remapping!

dealing with pattern# BAR_G3_2_3 with 67 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G3_2_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 204.01793956384063, gates: 1345, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G3_2_3.lib; read_verilog /tmp/HCB6VO4TXW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G3_2_3.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HCB6VO4TXW.v
Parsing Verilog input from `/tmp/HCB6VO4TXW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4ba0bad8b0
CPU: user 0.11s system 0.01s, MEM: 27.90 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1345, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G3_2_3', 712), ('AOI21x1', 157), ('OAI21x1', 151), ('AND2x2', 139), ('PI', 135), ('BAR_G0_0_414', 80), ('NAND2x1', 33), ('INVx1', 25), ('BAR_G2_0_139', 22), ('BAR_G1_0_2058', 10), ('OR2x2', 8), ('NAND3x1', 8)]
creating networkx graph with  1480  nodes
created networkx graph with  1480  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.50613808631897
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.567996263504028
loadDataAndPreprocess done. time esclaped:  11.568023681640625
current iCellArea= 204.01793999999657
>>> choose the cluster BAR_G3_2_3!

dealing with pattern# BAR_G4_34_136 with 99 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# BAR_G4_134_158 with 75 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ (B&C)|(A&~C) ]
dealing with pattern# BAR_G4_34_42 with 35 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G4_34_42 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 207.05057937651873, gates: 1366, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G4_34_42.lib; read_verilog /tmp/R2PC9MTY2F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/bar//BAR_G4_34_42.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R2PC9MTY2F.v
Parsing Verilog input from `/tmp/R2PC9MTY2F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4f0acf4bbe
CPU: user 0.11s system 0.01s, MEM: 28.05 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1366, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G3_2_3', 714), ('AOI21x1', 143), ('OAI21x1', 136), ('PI', 135), ('AND2x2', 114), ('BAR_G0_0_414', 110), ('NAND2x1', 59), ('INVx1', 30), ('BAR_G2_0_139', 22), ('BAR_G4_34_42', 14), ('BAR_G1_0_2058', 10), ('OR2x2', 7), ('NAND3x1', 7)]
creating networkx graph with  1501  nodes
created networkx graph with  1501  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.174339294433594
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.238233089447021
loadDataAndPreprocess done. time esclaped:  13.238263130187988
current iCellArea= 207.0505799999965
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AOI21x1|INVx1=2|INPUT:Y-AOI21x1:A1,A2=1|INPUT:Y-INVx1:A=2|INVx1:Y-AOI21x1:A1,A2=1|INVx1:Y-AOI21x1:B=1|011111 ] 60 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NAND2x1:A,B=1|INVx1:Y-NAND2x1:A,B=1|1110 ] 24 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|BAR_G2_0_139|INVx1=1|INPUT:Y-BAR_G2_0_139:A,B=1|INPUT:Y-BAR_G2_0_139:C=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G2_0_139:A,B=1|01111 ] 33 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|INVx1|BAR_G3_2_3=1|BAR_G3_2_3:Y-INVx1:A=1|INPUT:Y-BAR_G3_2_3:A=1|INPUT:Y-BAR_G3_2_3:B=1|INPUT:Y-BAR_G3_2_3:C=1|11110 ] 40 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21x1|INVx1=1|INPUT:Y-AOI21x1:A1,A2=1|INPUT:Y-AOI21x1:B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AOI21x1:A1,A2=1|INVx1:Y-BAR_G2_0_139:A,B=1|01112 ] 20 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|BAR_G0_0_414|NAND2x1=1|INPUT:Y-BAR_G0_0_414:A=1|INPUT:Y-BAR_G0_0_414:C=1|INPUT:Y-NAND2x1:A,B=2|NAND2x1:Y-BAR_G0_0_414:B=1|01121 ] 27 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G1_0_2058|AND2x2=1|INVx1=1|AND2x2:Y-BAR_G1_0_2058:C=1|INPUT:Y-AND2x2:A,B=2|INPUT:Y-BAR_G1_0_2058:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G1_0_2058:A,B=1|101121 ] 32 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|BAR_G1_0_2058|INVx1=1|INPUT:Y-BAR_G1_0_2058:A,B=1|INPUT:Y-BAR_G1_0_2058:C=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G1_0_2058:A,B=1|01111 ] 24 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|BAR_G1_0_2058|AND2x2=1|AND2x2:Y-BAR_G1_0_2058:C=1|INPUT:Y-AND2x2:A,B=2|INPUT:Y-BAR_G1_0_2058:A,B=2|10112 ] 24 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2x1|NAND2x1=1|INPUT:Y-NAND2x1:A,B=3|NAND2x1:Y-NAND2x1:A,B=1|11101 ] 14 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND3x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NAND3x1:A,B,C=2|INVx1:Y-NAND3x1:A,B,C=1|11110 ] 12 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 5|3|INVx1|BAR_G3_2_3=1|INVx1=1|BAR_G3_2_3:Y-INVx1:A=1|INPUT:Y-BAR_G3_2_3:A=1|INPUT:Y-BAR_G3_2_3:C=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G3_2_3:B=1|111101 ] 25 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2x1|INVx1=1|NAND2x1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NAND2x1:A,B=2|INVx1:Y-NAND2x1:A,B=1|NAND2x1:Y-NAND2x1:A,B=1|111101 ] 15 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVx1|NAND2x1=1|INPUT:Y-NAND2x1:A,B=2|NAND2x1:Y-INVx1:A=1|1101 ] 10 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2x2|INVx1=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|0111 ] 10 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G3_2_3|INVx1=1|INPUT:Y-BAR_G3_2_3:A=1|INPUT:Y-BAR_G3_2_3:B=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G3_2_3:C=1|01111 ] 16 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21x1|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OAI21x1:A1,A2=1|INPUT:Y-OAI21x1:B=1|INVx1:Y-OAI21x1:A1,A2=1|11110 ] 8 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2x1|INVx1=1|NAND2x1=2|INPUT:Y-INVx1:A=1|INPUT:Y-NAND2x1:A,B=3|INVx1:Y-NAND2x1:A,B=1|NAND2x1:Y-NAND2x1:A,B=2|1121011 ] 12 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G3_2_3|INVx1=1|INPUT:Y-BAR_G3_2_3:B=1|INPUT:Y-BAR_G3_2_3:C=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G3_2_3:A=1|01111 ] 12 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|BAR_G0_0_414|INVx1=1|INPUT:Y-BAR_G0_0_414:B=1|INPUT:Y-BAR_G0_0_414:C=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G0_0_414:A=1|01111 ] 9 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVx1|AOI21x1=1|AOI21x1:Y-INVx1:A=1|INPUT:Y-AOI21x1:A1,A2=2|INPUT:Y-AOI21x1:B=1|11110 ] 6 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|OR2x2|INVx1=1|INPUT:Y-INVx1:A=1|INPUT:Y-OR2x2:A,B=1|INVx1:Y-OR2x2:A,B=1|1110 ] 6 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2x1|INVx1=2|NAND2x1=1|INPUT:Y-INVx1:A=2|INPUT:Y-NAND2x1:A,B=1|INVx1:Y-NAND2x1:A,B=2|NAND2x1:Y-NAND2x1:A,B=1|1111101 ] 8 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|OR2x2|INVx1=1|NAND2x1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NAND2x1:A,B=2|INVx1:Y-OR2x2:A,B=1|NAND2x1:Y-OR2x2:A,B=1|111110 ] 6 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|OAI21x1|INVx1=1|OR2x2=1|INPUT:Y-INVx1:A=1|INPUT:Y-OAI21x1:A1,A2=2|INPUT:Y-OR2x2:A,B=1|INVx1:Y-OR2x2:A,B=1|OR2x2:Y-OAI21x1:B=1|112101 ] 6 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2x1|INVx1=1|NAND2x1=1|INPUT:Y-INVx1:A=1|INPUT:Y-NAND2x1:A,B=2|INVx1:Y-NAND2x1:A,B=1|NAND2x1:Y-NAND2x1:A,B=1|111101 ] 6 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|BAR_G0_0_414|INVx1=1|INPUT:Y-BAR_G0_0_414:A=1|INPUT:Y-BAR_G0_0_414:C=1|INPUT:Y-INVx1:A=1|INVx1:Y-BAR_G0_0_414:B=1|01111 ] 6 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OR2x2|NAND2x1=1|INPUT:Y-NAND2x1:A,B=2|INPUT:Y-OR2x2:A,B=1|NAND2x1:Y-OR2x2:A,B=1|11110 ] 4 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21x1|NAND2x1=1|INPUT:Y-NAND2x1:A,B=2|INPUT:Y-OAI21x1:A1,A2=2|NAND2x1:Y-OAI21x1:B=1|11210 ] 4 <<< 1345
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21x1|INVx1=1|INPUT:Y-AOI21x1:A1,A2=1|INPUT:Y-AOI21x1:B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AOI21x1:A1,A2=1|INVx1:Y-AOI21x1:B=1|01112 ] 4 <<< 1345
saveArea= 61.00272000000027  /  23.018099796446435 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 55.1561409458518, gates: 523, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//cavlc.lib; read_verilog /tmp/UNZQ3T8G5T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UNZQ3T8G5T.v
Parsing Verilog input from `/tmp/UNZQ3T8G5T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7f390c775f
CPU: user 0.05s system 0.01s, MEM: 20.07 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 523, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 140), ('AOI21x1', 104), ('NAND2x1', 74), ('OR2x2', 60), ('INVx1', 52), ('NAND3x1', 31), ('NOR3x1', 28), ('AND2x2', 17), ('NOR2x1', 14), ('PI', 10), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  533  nodes
created networkx graph with  533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.05085587501525879
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.1302323341369629
loadDataAndPreprocess done. time esclaped:  0.13025999069213867
originalArea= 55.1561399999997
initial iCellArea= 55.1561399999997
dealing with pattern# CAVLC_G0_2_96 with 77 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_2_96 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 54.86454087495804, gates: 512, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G0_2_96.lib; read_verilog /tmp/80973WBC7T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G0_2_96.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/80973WBC7T.v
Parsing Verilog input from `/tmp/80973WBC7T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bed0d33e7c
CPU: user 0.05s system 0.01s, MEM: 19.96 MB total, 14.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 512, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 126), ('AOI21x1', 104), ('NAND2x1', 72), ('OR2x2', 64), ('INVx1', 40), ('NOR3x1', 29), ('NAND3x1', 28), ('CAVLC_G0_2_96', 16), ('AND2x2', 16), ('NOR2x1', 14), ('PI', 10), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  522  nodes
created networkx graph with  522  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  54.85226321220398
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  54.92674541473389
loadDataAndPreprocess done. time esclaped:  54.926769733428955
current iCellArea= 54.864539999999714
>>> choose the cluster CAVLC_G0_2_96!

dealing with pattern# CAVLC_G1_0_30 with 66 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# CAVLC_G1_0_239 with 43 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_239 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CAVLC_G1_0_15 with 37 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 55.068660866469145, gates: 505, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G1_0_15.lib; read_verilog /tmp/FTGINRSNM3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G1_0_15.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FTGINRSNM3.v
Parsing Verilog input from `/tmp/FTGINRSNM3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cc842234a4
CPU: user 0.05s system 0.00s, MEM: 19.96 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 505, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 110), ('AOI21x1', 104), ('NAND2x1', 70), ('OR2x2', 55), ('NOR3x1', 36), ('INVx1', 33), ('NAND3x1', 29), ('CAVLC_G0_2_96', 21), ('NOR2x1', 19), ('AND2x2', 18), ('PI', 10), ('CAVLC_G1_0_15', 6), ('XNOR2x1', 4)]
creating networkx graph with  515  nodes
created networkx graph with  515  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  110.15611720085144
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  110.21798157691956
loadDataAndPreprocess done. time esclaped:  110.21800684928894
current iCellArea= 55.068659999999745
>>> area increased after remapping!

dealing with pattern# CAVLC_G1_0_351 with 28 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_351 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 54.76248086243868, gates: 506, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G1_0_351.lib; read_verilog /tmp/0BXPP1KEVC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G1_0_351.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0BXPP1KEVC.v
Parsing Verilog input from `/tmp/0BXPP1KEVC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 95cf83d707
CPU: user 0.05s system 0.01s, MEM: 19.96 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 506, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 123), ('AOI21x1', 103), ('NAND2x1', 73), ('OR2x2', 59), ('INVx1', 36), ('NOR3x1', 31), ('NAND3x1', 28), ('CAVLC_G0_2_96', 15), ('AND2x2', 15), ('NOR2x1', 14), ('PI', 10), ('CAVLC_G1_0_351', 6), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  516  nodes
created networkx graph with  516  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  164.60105228424072
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  164.6720781326294
loadDataAndPreprocess done. time esclaped:  164.6720929145813
current iCellArea= 54.76247999999971
>>> choose the cluster CAVLC_G1_0_351!

dealing with pattern# CAVLC_G2_0_30 with 63 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# CAVLC_G2_0_234 with 40 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# CAVLC_G2_0_15 with 37 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_0_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 54.98118086159229, gates: 500, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G2_0_15.lib; read_verilog /tmp/S0IOLKRAIS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G2_0_15.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S0IOLKRAIS.v
Parsing Verilog input from `/tmp/S0IOLKRAIS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3bc47a836d
CPU: user 0.05s system 0.00s, MEM: 19.85 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 500, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 112), ('AOI21x1', 101), ('NAND2x1', 68), ('OR2x2', 56), ('NOR3x1', 36), ('NAND3x1', 30), ('INVx1', 28), ('NOR2x1', 20), ('CAVLC_G0_2_96', 17), ('AND2x2', 16), ('PI', 10), ('CAVLC_G2_0_15', 6), ('CAVLC_G1_0_351', 6), ('XNOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  510  nodes
created networkx graph with  510  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  218.97257137298584
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  219.02822589874268
loadDataAndPreprocess done. time esclaped:  219.028240442276
current iCellArea= 54.98117999999973
>>> area increased after remapping!

dealing with pattern# CAVLC_G2_0_345 with 28 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# CAVLC_G2_0_171 with 26 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_0_171 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 54.19386025518179, gates: 500, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G2_0_171.lib; read_verilog /tmp/HPXZLGPAR3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G2_0_171.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HPXZLGPAR3.v
Parsing Verilog input from `/tmp/HPXZLGPAR3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 57da9daacc
CPU: user 0.05s system 0.00s, MEM: 19.85 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 500, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 127), ('AOI21x1', 94), ('NAND2x1', 68), ('OR2x2', 58), ('CAVLC_G2_0_171', 58), ('INVx1', 36), ('CAVLC_G0_2_96', 17), ('NOR3x1', 14), ('NOR2x1', 13), ('PI', 10), ('AND2x2', 8), ('CAVLC_G1_0_351', 4), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  510  nodes
created networkx graph with  510  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  273.472722530365
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  273.54404759407043
loadDataAndPreprocess done. time esclaped:  273.5440626144409
current iCellArea= 54.193859999999695
>>> choose the cluster CAVLC_G2_0_171!

dealing with pattern# CAVLC_G3_0_20 with 61 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# CAVLC_G3_0_307 with 44 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G3_0_307 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 53.071200393140316, gates: 493, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G3_0_307.lib; read_verilog /tmp/2Y5B8X1SI1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G3_0_307.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2Y5B8X1SI1.v
Parsing Verilog input from `/tmp/2Y5B8X1SI1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 720b199154
CPU: user 0.05s system 0.01s, MEM: 19.84 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 493, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 118), ('AOI21x1', 96), ('CAVLC_G3_0_307', 65), ('NAND2x1', 60), ('OR2x2', 49), ('INVx1', 36), ('CAVLC_G0_2_96', 17), ('AND2x2', 14), ('NOR3x1', 13), ('NOR2x1', 12), ('PI', 10), ('CAVLC_G1_0_351', 7), ('CAVLC_G2_0_171', 3), ('XNOR2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  503  nodes
created networkx graph with  503  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  327.99803709983826
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  328.06284260749817
loadDataAndPreprocess done. time esclaped:  328.0628561973572
current iCellArea= 53.07119999999963
>>> choose the cluster CAVLC_G3_0_307!

dealing with pattern# CAVLC_G4_0_51 with 66 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# CAVLC_G4_0_11 with 40 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# CAVLC_G4_0_100 with 30 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_0_100 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 53.04204034432769, gates: 490, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G4_0_100.lib; read_verilog /tmp/KFERWYNJ9L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/cavlc//CAVLC_G4_0_100.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KFERWYNJ9L.v
Parsing Verilog input from `/tmp/KFERWYNJ9L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5755eaf0fb
CPU: user 0.05s system 0.00s, MEM: 19.83 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 490, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 104), ('AOI21x1', 102), ('CAVLC_G3_0_307', 72), ('NAND2x1', 55), ('OR2x2', 45), ('INVx1', 31), ('NOR2x1', 19), ('CAVLC_G0_2_96', 19), ('AND2x2', 15), ('NOR3x1', 11), ('PI', 10), ('CAVLC_G4_0_100', 7), ('CAVLC_G1_0_351', 4), ('CAVLC_G2_0_171', 2), ('XNOR2x1', 2), ('XOR2x1', 2)]
creating networkx graph with  500  nodes
created networkx graph with  500  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  383.37239027023315
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  383.4371955394745
loadDataAndPreprocess done. time esclaped:  383.43722343444824
current iCellArea= 53.04203999999964
>>> choose the cluster CAVLC_G4_0_100!

saveArea= 2.1141000000000645  /  3.832936822627682 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.483020178973675, gates: 104, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//ctrl.lib; read_verilog /tmp/1W8T5P10X4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1W8T5P10X4.v
Parsing Verilog input from `/tmp/1W8T5P10X4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ae0bfe4cd0
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 21), ('NAND2x1', 18), ('INVx1', 14), ('OAI21x1', 14), ('OR2x2', 9), ('NOR2x1', 9), ('NOR3x1', 8), ('PI', 7), ('AND2x2', 6), ('NAND3x1', 3), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  112  nodes
created networkx graph with  112  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.019502878189086914
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.04021000862121582
loadDataAndPreprocess done. time esclaped:  0.0402376651763916
originalArea= 10.526760000000003
initial iCellArea= 10.526760000000003
dealing with pattern# CTRL_G0_1_51 with 8 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.526760175824165, gates: 104, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_1_51.lib; read_verilog /tmp/AQAOQVO9CB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_1_51.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AQAOQVO9CB.v
Parsing Verilog input from `/tmp/AQAOQVO9CB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 778843ddfc
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 20), ('NAND2x1', 17), ('OAI21x1', 16), ('INVx1', 14), ('NOR2x1', 10), ('OR2x2', 9), ('NOR3x1', 7), ('PI', 7), ('AND2x2', 5), ('XOR2x1', 3), ('NAND3x1', 3), ('TIEHIx1', 1)]
creating networkx graph with  112  nodes
created networkx graph with  112  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.9400720596313477
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.9584493637084961
loadDataAndPreprocess done. time esclaped:  0.9584643840789795
current iCellArea= 10.570500000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G0_2_36 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_2_36 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.483020182698965, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_2_36.lib; read_verilog /tmp/ZALL5XRK9X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_2_36.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZALL5XRK9X.v
Parsing Verilog input from `/tmp/ZALL5XRK9X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b5fb9fac86
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 19), ('NAND2x1', 17), ('INVx1', 15), ('OAI21x1', 13), ('NOR3x1', 11), ('OR2x2', 9), ('PI', 7), ('NOR2x1', 6), ('AND2x2', 5), ('NAND3x1', 3), ('XOR2x1', 2), ('CTRL_G0_2_36', 2), ('TIEHIx1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.4113717079162598
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.431748628616333
loadDataAndPreprocess done. time esclaped:  2.4317729473114014
current iCellArea= 10.526760000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_6 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.59966016560793, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_1_6.lib; read_verilog /tmp/KITFGBYUJF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_1_6.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KITFGBYUJF.v
Parsing Verilog input from `/tmp/KITFGBYUJF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c6bd1305e0
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 18), ('AOI21x1', 16), ('OAI21x1', 15), ('INVx1', 14), ('NOR3x1', 10), ('OR2x2', 9), ('NOR2x1', 9), ('PI', 7), ('AND2x2', 4), ('CTRL_G0_1_6', 3), ('NAND3x1', 3), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.8186497688293457
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.8379695415496826
loadDataAndPreprocess done. time esclaped:  3.8379836082458496
current iCellArea= 10.643400000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G0_13_48 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_13_48 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.468440167605877, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_13_48.lib; read_verilog /tmp/C33AMNHPNQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G0_13_48.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C33AMNHPNQ.v
Parsing Verilog input from `/tmp/C33AMNHPNQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2058d96ab5
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 19), ('NAND2x1', 15), ('INVx1', 14), ('OAI21x1', 14), ('OR2x2', 11), ('NOR2x1', 8), ('NOR3x1', 8), ('PI', 7), ('AND2x2', 6), ('NAND3x1', 3), ('CTRL_G0_13_48', 3), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  30.510559558868408
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.530230283737183
loadDataAndPreprocess done. time esclaped:  30.53024387359619
current iCellArea= 10.512180000000004
>>> choose the cluster CTRL_G0_13_48!

dealing with pattern# CTRL_G1_1_6 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.526760157197714, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G1_1_6.lib; read_verilog /tmp/QNXWOT1U0J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G1_1_6.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QNXWOT1U0J.v
Parsing Verilog input from `/tmp/QNXWOT1U0J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 53b4bd7f65
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 16), ('AOI21x1', 16), ('OAI21x1', 15), ('INVx1', 13), ('OR2x2', 10), ('NOR2x1', 9), ('NOR3x1', 9), ('PI', 7), ('AND2x2', 5), ('CTRL_G1_1_6', 3), ('NAND3x1', 3), ('XOR2x1', 2), ('TIEHIx1', 1), ('CTRL_G0_13_48', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  31.896016359329224
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  31.914199829101562
loadDataAndPreprocess done. time esclaped:  31.914213180541992
current iCellArea= 10.570500000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G1_1_66 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_66 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G1_1_51 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.424700140953064, gates: 99, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G1_1_51.lib; read_verilog /tmp/K8RHPP7914.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G1_1_51.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K8RHPP7914.v
Parsing Verilog input from `/tmp/K8RHPP7914.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1f24edc488
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 18), ('OAI21x1', 14), ('INVx1', 10), ('OR2x2', 10), ('NAND2x1', 10), ('NOR2x1', 10), ('NOR3x1', 9), ('PI', 7), ('CTRL_G1_1_51', 5), ('CTRL_G0_13_48', 5), ('AND2x2', 4), ('XOR2x1', 2), ('NAND3x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.04611778259277
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.060133934020996
loadDataAndPreprocess done. time esclaped:  33.060147285461426
current iCellArea= 10.468440000000003
>>> choose the cluster CTRL_G1_1_51!

dealing with pattern# CTRL_G2_1_62 with 7 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# CTRL_G2_4_7 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_4_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.39554013684392, gates: 98, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G2_4_7.lib; read_verilog /tmp/V6HY93O2IK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G2_4_7.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V6HY93O2IK.v
Parsing Verilog input from `/tmp/V6HY93O2IK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a0fe11ce6d
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 18), ('OAI21x1', 13), ('OR2x2', 10), ('NAND2x1', 10), ('NOR2x1', 10), ('INVx1', 9), ('NOR3x1', 9), ('PI', 7), ('CTRL_G1_1_51', 5), ('CTRL_G0_13_48', 4), ('AND2x2', 4), ('XOR2x1', 2), ('NAND3x1', 2), ('CTRL_G2_4_7', 2), ('TIEHIx1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.960686445236206
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.97808384895325
loadDataAndPreprocess done. time esclaped:  33.978097677230835
current iCellArea= 10.439280000000004
>>> choose the cluster CTRL_G2_4_7!

dealing with pattern# CTRL_G3_1_60 with 7 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# CTRL_G3_4_60 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_4_60 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.39554013684392, gates: 98, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G3_4_60.lib; read_verilog /tmp/MVDMXN2YY9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G3_4_60.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MVDMXN2YY9.v
Parsing Verilog input from `/tmp/MVDMXN2YY9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 21353524e1
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 18), ('OAI21x1', 14), ('NOR2x1', 11), ('OR2x2', 10), ('NOR3x1', 10), ('INVx1', 9), ('NAND2x1', 9), ('PI', 7), ('CTRL_G1_1_51', 5), ('AND2x2', 4), ('XOR2x1', 2), ('CTRL_G2_4_7', 2), ('CTRL_G0_13_48', 2), ('TIEHIx1', 1), ('NAND3x1', 1), ('CTRL_G3_4_60', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.35438656806946
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  35.606547355651855
loadDataAndPreprocess done. time esclaped:  35.606579065322876
current iCellArea= 10.439280000000004
>>> area increased after remapping!

dealing with pattern# CTRL_G3_1_4_60 with 5 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G3_1_4_60 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.468440148979425, gates: 98, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G3_1_4_60.lib; read_verilog /tmp/EX1K5RZDPK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G3_1_4_60.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EX1K5RZDPK.v
Parsing Verilog input from `/tmp/EX1K5RZDPK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1b9897f9e4
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 18), ('OAI21x1', 13), ('OR2x2', 10), ('NAND2x1', 10), ('NOR3x1', 10), ('INVx1', 9), ('NOR2x1', 9), ('PI', 7), ('CTRL_G1_1_51', 5), ('AND2x2', 5), ('XOR2x1', 2), ('CTRL_G0_13_48', 2), ('NAND3x1', 2), ('CTRL_G2_4_7', 2), ('TIEHIx1', 1), ('CTRL_G3_1_4_60', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.46230506896973
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.478158712387085
loadDataAndPreprocess done. time esclaped:  36.47817325592041
current iCellArea= 10.512180000000003
>>> area increased after remapping!

dealing with pattern# CTRL_G3_4_7 with 5 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# CTRL_G3_1_89 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_1_89 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.19141998142004, gates: 94, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G3_1_89.lib; read_verilog /tmp/NLCO44CG0I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G3_1_89.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NLCO44CG0I.v
Parsing Verilog input from `/tmp/NLCO44CG0I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 906475f0de
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_liberty (0 sec), 38% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 18), ('CTRL_G3_1_89', 16), ('OAI21x1', 13), ('NAND2x1', 9), ('INVx1', 8), ('NOR2x1', 8), ('OR2x2', 7), ('PI', 7), ('AND2x2', 4), ('CTRL_G0_13_48', 4), ('CTRL_G1_1_51', 3), ('CTRL_G2_4_7', 2), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  37.851521015167236
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  37.8654510974884
loadDataAndPreprocess done. time esclaped:  37.86546611785889
current iCellArea= 10.235160000000004
>>> choose the cluster CTRL_G3_1_89!

dealing with pattern# CTRL_G4_1_33 with 7 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_1_33 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 9.987300038337708, gates: 96, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G4_1_33.lib; read_verilog /tmp/PJZDH88A35.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/ctrl//CTRL_G4_1_33.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PJZDH88A35.v
Parsing Verilog input from `/tmp/PJZDH88A35.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e93ed1aad2
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 37% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 18), ('CTRL_G4_1_33', 18), ('OAI21x1', 13), ('INVx1', 10), ('OR2x2', 10), ('NAND2x1', 9), ('PI', 7), ('NOR2x1', 5), ('AND2x2', 5), ('CTRL_G2_4_7', 4), ('CTRL_G1_1_51', 2), ('TIEHIx1', 1), ('CTRL_G0_13_48', 1), ('XNOR2x1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  39.199297189712524
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.21291947364807
loadDataAndPreprocess done. time esclaped:  39.21293234825134
current iCellArea= 10.031040000000004
>>> choose the cluster CTRL_G4_1_33!

saveArea= 0.4957199999999986  /  4.709141274238212 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 27.876960396766663, gates: 316, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//dec.lib; read_verilog /tmp/9BH6WH2659.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9BH6WH2659.v
Parsing Verilog input from `/tmp/9BH6WH2659.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1ed5ee5c46
CPU: user 0.04s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 32% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 316, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 276), ('NOR2x1', 14), ('INVx1', 8), ('NOR3x1', 8), ('OR2x2', 8), ('PI', 8), ('NAND2x1', 2)]
creating networkx graph with  324  nodes
created networkx graph with  324  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.03532052040100098
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.12692546844482422
loadDataAndPreprocess done. time esclaped:  0.1269397735595703
originalArea= 27.876959999999865
initial iCellArea= 27.876959999999865
dealing with pattern# DEC_G0_3_8 with 319 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_3_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.943840354681015, gates: 314, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G0_3_8.lib; read_verilog /tmp/RHPTHDRRD6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G0_3_8.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RHPTHDRRD6.v
Parsing Verilog input from `/tmp/RHPTHDRRD6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 721861e766
CPU: user 0.04s system 0.01s, MEM: 18.14 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 30% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 314, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 150), ('DEC_G0_3_8', 142), ('INVx1', 12), ('PI', 8), ('NOR2x1', 6), ('NAND2x1', 4)]
creating networkx graph with  322  nodes
created networkx graph with  322  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8239390850067139
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.8774378299713135
loadDataAndPreprocess done. time esclaped:  0.8774514198303223
current iCellArea= 26.94383999999987
>>> choose the cluster DEC_G0_3_8!

dealing with pattern# DEC_G1_15_19 with 160 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A&B&C ]
dealing with pattern# DEC_G1_0_8 with 86 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_8 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DEC_G1_0_15_19 with 80 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# DEC_G1_0_15 with 40 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G1_0_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G1_0_15.lib; read_verilog /tmp/HFTLGFJ2L2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G1_0_15.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HFTLGFJ2L2.v
Parsing Verilog input from `/tmp/HFTLGFJ2L2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2eec4d7375
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 31% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_3_8', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.1992437839508057
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.2129478454589844
loadDataAndPreprocess done. time esclaped:  2.212961196899414
current iCellArea= 26.302319999999877
>>> choose the cluster DEC_G1_0_15!

dealing with pattern# DEC_G2_39_40 with 64 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A&B&C ]
dealing with pattern# DEC_G2_0_130_131 with 32 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# DEC_G2_0_3 with 29 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# DEC_G2_0_1_3 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# DEC_G2_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G2_0_1_3.lib; read_verilog /tmp/R50LO1BWU6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G2_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R50LO1BWU6.v
Parsing Verilog input from `/tmp/R50LO1BWU6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 61f3f409a7
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 30% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_3_8', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.6690382957458496
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.6831252574920654
loadDataAndPreprocess done. time esclaped:  2.683138370513916
current iCellArea= 26.302319999999877
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2x2|INVx1=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|0111 ] 4 <<< 302
dealing with pattern# DEC_G3_39_40 with 64 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A&B&C ]
dealing with pattern# DEC_G3_0_130_131 with 32 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# DEC_G3_0_3 with 29 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# DEC_G3_0_1_3 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# DEC_G3_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G3_0_1_3.lib; read_verilog /tmp/7PDOGZIRMR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G3_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7PDOGZIRMR.v
Parsing Verilog input from `/tmp/7PDOGZIRMR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 094ab7d870
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 33% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_3_8', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.153688430786133
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.167677640914917
loadDataAndPreprocess done. time esclaped:  3.167689800262451
current iCellArea= 26.302319999999877
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2x2|INVx1=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|0111 ] 4 <<< 302
dealing with pattern# DEC_G4_39_40 with 64 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A&B&C ]
dealing with pattern# DEC_G4_0_130_131 with 32 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# DEC_G4_0_3 with 29 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# DEC_G4_0_1_3 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# DEC_G4_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G4_0_1_3.lib; read_verilog /tmp/VJR89QL894.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/dec//DEC_G4_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VJR89QL894.v
Parsing Verilog input from `/tmp/VJR89QL894.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ff9aa5f7b0
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 32% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_3_8', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.6426913738250732
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.6570351123809814
loadDataAndPreprocess done. time esclaped:  3.657047748565674
current iCellArea= 26.302319999999877
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2x2|INVx1=1|INPUT:Y-AND2x2:A,B=1|INPUT:Y-INVx1:A=1|INVx1:Y-AND2x2:A,B=1|0111 ] 4 <<< 302
saveArea= 1.574639999999988  /  5.648535564853541 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 4480.594441559166, gates: 43755, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//div.lib; read_verilog /tmp/4S1J7H5GYO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//div.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4S1J7H5GYO.v
Parsing Verilog input from `/tmp/4S1J7H5GYO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e5fa2593e6
CPU: user 3.38s system 0.16s, MEM: 363.13 MB total, 354.52 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 43755, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 10471), ('INVx1', 9591), ('OAI21x1', 7870), ('XNOR2x1', 7167), ('AOI21x1', 4803), ('AND2x2', 1755), ('OR2x2', 983), ('NAND3x1', 350), ('NOR3x1', 342), ('XOR2x1', 291), ('NOR2x1', 132), ('PI', 128)]
creating networkx graph with  43883  nodes
created networkx graph with  43883  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.850130558013916
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.570406436920166
loadDataAndPreprocess done. time esclaped:  15.570444107055664
originalArea= 4480.594380002243
initial iCellArea= 4480.594380002243
dealing with pattern# DIV_G0_44_19615 with 6074 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G0_44_19615 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3823.9841097705066, gates: 32933, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G0_44_19615.lib; read_verilog /tmp/UXMTXIFC6R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G0_44_19615.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UXMTXIFC6R.v
Parsing Verilog input from `/tmp/UXMTXIFC6R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c323b8604b
CPU: user 2.52s system 0.13s, MEM: 288.44 MB total, 278.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 32933, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 8284), ('DIV_G0_44_19615', 6689), ('XNOR2x1', 5926), ('INVx1', 3425), ('AND2x2', 2348), ('AOI21x1', 1942), ('XOR2x1', 1402), ('OR2x2', 1036), ('NAND3x1', 977), ('OAI21x1', 597), ('NOR3x1', 191), ('PI', 128), ('NOR2x1', 116)]
creating networkx graph with  33061  nodes
created networkx graph with  33061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  45.33665180206299
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.7174072265625
loadDataAndPreprocess done. time esclaped:  51.71744394302368
current iCellArea= 3823.984080001157
>>> choose the cluster DIV_G0_44_19615!

dealing with pattern# DIV_G1_0_32636 with 3695 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_0_32636 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3831.9156296513975, gates: 32981, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G1_0_32636.lib; read_verilog /tmp/LIWV49LR6M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G1_0_32636.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LIWV49LR6M.v
Parsing Verilog input from `/tmp/LIWV49LR6M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ce67c197ca
CPU: user 2.54s system 0.12s, MEM: 288.75 MB total, 278.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 32981, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 8310), ('DIV_G0_44_19615', 6702), ('XNOR2x1', 5986), ('INVx1', 3403), ('AND2x2', 2309), ('AOI21x1', 1950), ('XOR2x1', 1343), ('OR2x2', 1006), ('NAND3x1', 987), ('OAI21x1', 596), ('NOR3x1', 195), ('NOR2x1', 133), ('PI', 128), ('DIV_G1_0_32636', 61)]
creating networkx graph with  33109  nodes
created networkx graph with  33109  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  73.84315514564514
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  79.9293704032898
loadDataAndPreprocess done. time esclaped:  79.92940545082092
current iCellArea= 3831.9156000011553
>>> area increased after remapping!

dealing with pattern# DIV_G1_174_175 with 3175 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_174_175 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3713.9051093794405, gates: 30243, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G1_174_175.lib; read_verilog /tmp/F386WV9WG5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G1_174_175.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F386WV9WG5.v
Parsing Verilog input from `/tmp/F386WV9WG5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4224a8c45b
CPU: user 2.42s system 0.10s, MEM: 265.45 MB total, 259.29 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 7927), ('XNOR2x1', 5930), ('DIV_G1_174_175', 3412), ('DIV_G0_44_19615', 3353), ('AND2x2', 2010), ('AOI21x1', 1855), ('XOR2x1', 1398), ('NAND3x1', 1334), ('INVx1', 1151), ('OR2x2', 1031), ('OAI21x1', 554), ('NOR3x1', 194), ('PI', 128), ('NOR2x1', 94)]
creating networkx graph with  30371  nodes
created networkx graph with  30371  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  125.68102836608887
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  131.20737314224243
loadDataAndPreprocess done. time esclaped:  131.20740938186646
current iCellArea= 3713.905080000846
>>> choose the cluster DIV_G1_174_175!

dealing with pattern# DIV_G2_0_29947 with 3678 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G2_0_29947 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3722.9447093568742, gates: 30323, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G2_0_29947.lib; read_verilog /tmp/KAISHMP20H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G2_0_29947.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KAISHMP20H.v
Parsing Verilog input from `/tmp/KAISHMP20H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e9c9317d45
CPU: user 2.43s system 0.11s, MEM: 266.16 MB total, 259.97 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30323, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 7986), ('XNOR2x1', 5990), ('DIV_G1_174_175', 3413), ('DIV_G0_44_19615', 3378), ('AND2x2', 1962), ('AOI21x1', 1871), ('NAND3x1', 1339), ('XOR2x1', 1339), ('INVx1', 1159), ('OR2x2', 999), ('OAI21x1', 554), ('NOR3x1', 195), ('PI', 128), ('NOR2x1', 120), ('DIV_G2_0_29947', 18)]
creating networkx graph with  30451  nodes
created networkx graph with  30451  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  151.86105513572693
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  156.86883425712585
loadDataAndPreprocess done. time esclaped:  156.8688747882843
current iCellArea= 3722.944680000839
>>> area increased after remapping!

dealing with pattern# DIV_G2_177_186 with 2851 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# DIV_G2_588_589 with 2034 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G2_588_589 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3649.8260082006454, gates: 28086, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G2_588_589.lib; read_verilog /tmp/A6GVS95GY2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G2_588_589.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A6GVS95GY2.v
Parsing Verilog input from `/tmp/A6GVS95GY2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e80d893356
CPU: user 2.21s system 0.10s, MEM: 248.29 MB total, 241.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28086, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 5914), ('NAND2x1', 5799), ('DIV_G1_174_175', 3354), ('DIV_G2_588_589', 2178), ('AND2x2', 1990), ('AOI21x1', 1762), ('XOR2x1', 1420), ('NAND3x1', 1310), ('DIV_G0_44_19615', 1292), ('INVx1', 1186), ('OR2x2', 1013), ('OAI21x1', 588), ('NOR3x1', 187), ('PI', 128), ('NOR2x1', 93)]
creating networkx graph with  28214  nodes
created networkx graph with  28214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  164.62519240379333
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  168.0272228717804
loadDataAndPreprocess done. time esclaped:  168.02725911140442
current iCellArea= 3649.8259800004266
>>> choose the cluster DIV_G2_588_589!

dealing with pattern# DIV_G3_1_27890 with 3693 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_1_27890 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3632.213368099183, gates: 27870, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G3_1_27890.lib; read_verilog /tmp/SIFQIYSQBW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G3_1_27890.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SIFQIYSQBW.v
Parsing Verilog input from `/tmp/SIFQIYSQBW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 127f055f78
CPU: user 2.19s system 0.09s, MEM: 246.68 MB total, 240.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27870, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 5863), ('NAND2x1', 5741), ('DIV_G1_174_175', 3356), ('DIV_G2_588_589', 2178), ('AND2x2', 2044), ('AOI21x1', 1702), ('XOR2x1', 1470), ('NAND3x1', 1314), ('DIV_G0_44_19615', 1242), ('INVx1', 1075), ('OR2x2', 1010), ('OAI21x1', 585), ('NOR3x1', 186), ('PI', 128), ('NOR2x1', 88), ('DIV_G3_1_27890', 16)]
creating networkx graph with  27998  nodes
created networkx graph with  27998  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  187.06830310821533
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  191.36312294006348
loadDataAndPreprocess done. time esclaped:  191.3631570339203
current iCellArea= 3632.2133400004013
>>> choose the cluster DIV_G3_1_27890!

dealing with pattern# DIV_G4_1_27674 with 3642 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# DIV_G4_135_136 with 2306 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# DIV_G4_329_402 with 1928 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G4_329_402 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 3551.2652105018497, gates: 26848, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G4_329_402.lib; read_verilog /tmp/Y5WUQ37R3U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/div//DIV_G4_329_402.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y5WUQ37R3U.v
Parsing Verilog input from `/tmp/Y5WUQ37R3U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a77f0ce09f
CPU: user 2.19s system 0.10s, MEM: 238.95 MB total, 232.04 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 26848, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 5869), ('NAND2x1', 4740), ('DIV_G1_174_175', 2296), ('DIV_G2_588_589', 2194), ('AOI21x1', 2124), ('AND2x2', 1976), ('DIV_G0_44_19615', 1561), ('XOR2x1', 1439), ('NAND3x1', 1330), ('INVx1', 1054), ('OR2x2', 1007), ('OAI21x1', 722), ('NOR2x1', 228), ('NOR3x1', 187), ('PI', 128), ('DIV_G4_329_402', 98), ('DIV_G3_1_27890', 23)]
creating networkx graph with  26976  nodes
created networkx graph with  26976  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  208.49899125099182
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  212.62598133087158
loadDataAndPreprocess done. time esclaped:  212.62601470947266
current iCellArea= 3551.2651800002673
>>> choose the cluster DIV_G4_329_402!

saveArea= 929.329200001976  /  20.741203536516302 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 21316.149884536862, gates: 185740, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//hyp.lib; read_verilog /tmp/PC74NUP43C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PC74NUP43C.v
Parsing Verilog input from `/tmp/PC74NUP43C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 14f1adf82d
CPU: user 16.85s system 0.64s, MEM: 1518.29 MB total, 1503.44 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (15 sec), 8% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 185740, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 32884), ('INVx1', 26434), ('XNOR2x1', 25267), ('AOI21x1', 22971), ('OAI21x1', 22666), ('XOR2x1', 16342), ('OR2x2', 11418), ('NOR3x1', 8897), ('NAND3x1', 8266), ('AND2x2', 7815), ('NOR2x1', 2780), ('PI', 256)]
creating networkx graph with  185996  nodes
created networkx graph with  185996  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  24.63884139060974
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  71.51633358001709
loadDataAndPreprocess done. time esclaped:  71.51637244224548
originalArea= 21314.224980004146
initial iCellArea= 21314.224980004146
dealing with pattern# HYP_G0_3_2242 with 13363 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_3_2242 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 19755.20044326037, gates: 167438, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G0_3_2242.lib; read_verilog /tmp/Z0KU6A7L7Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G0_3_2242.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z0KU6A7L7Y.v
Parsing Verilog input from `/tmp/Z0KU6A7L7Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b9b5c9350f
CPU: user 14.33s system 0.55s, MEM: 1379.55 MB total, 1362.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 167438, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 29480), ('XNOR2x1', 23659), ('AOI21x1', 20061), ('INVx1', 18670), ('XOR2x1', 17872), ('OAI21x1', 12829), ('OR2x2', 11110), ('NOR3x1', 8250), ('AND2x2', 8020), ('HYP_G0_3_2242', 7507), ('NAND3x1', 5487), ('NOR2x1', 4493), ('PI', 256)]
creating networkx graph with  167694  nodes
created networkx graph with  167694  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  260.49676036834717
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  302.9726474285126
loadDataAndPreprocess done. time esclaped:  302.9727396965027
current iCellArea= 19752.838200001195
>>> choose the cluster HYP_G0_3_2242!

dealing with pattern# HYP_G1_0_8 with 11345 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_0_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 20016.823950394988, gates: 161326, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G1_0_8.lib; read_verilog /tmp/FD86HQRJPA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G1_0_8.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FD86HQRJPA.v
Parsing Verilog input from `/tmp/FD86HQRJPA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2b7c699e1c
CPU: user 13.85s system 0.52s, MEM: 1348.53 MB total, 1331.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 161326, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 24264), ('INVx1', 19638), ('XNOR2x1', 18934), ('AOI21x1', 16633), ('OAI21x1', 15732), ('HYP_G1_0_8', 13718), ('OR2x2', 11606), ('XOR2x1', 10679), ('HYP_G0_3_2242', 9357), ('AND2x2', 7426), ('NOR3x1', 7127), ('NAND3x1', 4082), ('NOR2x1', 2130), ('PI', 256)]
creating networkx graph with  161582  nodes
created networkx graph with  161582  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  477.42266154289246
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  507.3339681625366
loadDataAndPreprocess done. time esclaped:  507.3340091705322
current iCellArea= 20014.63668000426
>>> area increased after remapping!

dealing with pattern# HYP_G1_2_5 with 10071 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_2_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 18700.30816770345, gates: 154608, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G1_2_5.lib; read_verilog /tmp/2EUJB6ZKB8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G1_2_5.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2EUJB6ZKB8.v
Parsing Verilog input from `/tmp/2EUJB6ZKB8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ab55e4875
CPU: user 13.10s system 0.51s, MEM: 1288.54 MB total, 1270.85 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 154608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 31091), ('XNOR2x1', 22942), ('XOR2x1', 18489), ('AOI21x1', 18428), ('OAI21x1', 12276), ('INVx1', 11320), ('OR2x2', 9146), ('HYP_G1_2_5', 9091), ('HYP_G0_3_2242', 7099), ('AND2x2', 6467), ('NAND3x1', 4185), ('NOR2x1', 4040), ('PI', 256), ('NOR3x1', 34)]
creating networkx graph with  154864  nodes
created networkx graph with  154864  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  590.535578250885
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  623.0734276771545
loadDataAndPreprocess done. time esclaped:  623.073481798172
current iCellArea= 18697.946040000726
>>> choose the cluster HYP_G1_2_5!

dealing with pattern# HYP_G2_6_11 with 11394 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_6_11 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 18330.515629135072, gates: 143899, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G2_6_11.lib; read_verilog /tmp/6PTZ4H0NMC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G2_6_11.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6PTZ4H0NMC.v
Parsing Verilog input from `/tmp/6PTZ4H0NMC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a4e5e09696
CPU: user 12.29s system 0.49s, MEM: 1216.69 MB total, 1197.47 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (11 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 143899, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 22811), ('XNOR2x1', 19291), ('AOI21x1', 14694), ('OAI21x1', 14082), ('INVx1', 11980), ('XOR2x1', 11816), ('HYP_G2_6_11', 11567), ('OR2x2', 10163), ('HYP_G0_3_2242', 7959), ('HYP_G1_2_5', 7352), ('AND2x2', 5341), ('NOR2x1', 3551), ('NAND3x1', 3200), ('PI', 256), ('NOR3x1', 92)]
creating networkx graph with  144155  nodes
created networkx graph with  144155  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  780.7580823898315
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  805.0476891994476
loadDataAndPreprocess done. time esclaped:  805.0477373600006
current iCellArea= 18327.978540006174
>>> choose the cluster HYP_G2_6_11!

dealing with pattern# HYP_G3_0_3 with 7155 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# HYP_G3_139_142 with 7115 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_139_142 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 18039.994619939476, gates: 134053, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G3_139_142.lib; read_verilog /tmp/A4P1RIAM1F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G3_139_142.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A4P1RIAM1F.v
Parsing Verilog input from `/tmp/A4P1RIAM1F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d6a214a39d
CPU: user 11.82s system 0.49s, MEM: 1156.78 MB total, 1135.25 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (11 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 134053, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 23932), ('AOI21x1', 14330), ('OAI21x1', 13776), ('HYP_G2_6_11', 10761), ('OR2x2', 10656), ('INVx1', 10297), ('HYP_G3_139_142', 9887), ('XNOR2x1', 7973), ('HYP_G0_3_2242', 7723), ('HYP_G1_2_5', 7312), ('AND2x2', 6256), ('XOR2x1', 4212), ('NOR2x1', 3703), ('NAND3x1', 3128), ('PI', 256), ('NOR3x1', 107)]
creating networkx graph with  134309  nodes
created networkx graph with  134309  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  944.7313914299011
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  963.6926004886627
loadDataAndPreprocess done. time esclaped:  963.6926391124725
current iCellArea= 18037.544940005086
>>> choose the cluster HYP_G3_139_142!

dealing with pattern# HYP_G4_0_35 with 6590 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# HYP_G4_10_635 with 5668 clusters ( size = 3 )
>>> : Synthesis pattern# HYP_G4_10_635 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 17883.390849310905, gates: 133941, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G4_10_635.lib; read_verilog /tmp/4BFSHSAP7K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/hyp//HYP_G4_10_635.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4BFSHSAP7K.v
Parsing Verilog input from `/tmp/4BFSHSAP7K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ced6576fa6
CPU: user 11.70s system 0.47s, MEM: 1156.30 MB total, 1134.72 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (11 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 133941, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 23691), ('AOI21x1', 14355), ('OAI21x1', 13754), ('HYP_G2_6_11', 10781), ('INVx1', 10651), ('OR2x2', 10445), ('HYP_G3_139_142', 9914), ('HYP_G4_10_635', 9207), ('XNOR2x1', 7937), ('HYP_G0_3_2242', 7812), ('AND2x2', 6007), ('XOR2x1', 4217), ('NOR2x1', 3504), ('NAND3x1', 1373), ('PI', 256), ('HYP_G1_2_5', 248), ('NOR3x1', 45)]
creating networkx graph with  134197  nodes
created networkx graph with  134197  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1084.588463306427
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1101.6758902072906
loadDataAndPreprocess done. time esclaped:  1101.675934791565
current iCellArea= 17881.028640001732
>>> choose the cluster HYP_G4_10_635!

saveArea= 3433.196340002414  /  16.107535428678517 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 112.92210225760937, gates: 1081, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//i2c.lib; read_verilog /tmp/ET9N1BKBK7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ET9N1BKBK7.v
Parsing Verilog input from `/tmp/ET9N1BKBK7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d247cf36c0
CPU: user 0.08s system 0.01s, MEM: 24.82 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1082, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 168), ('INVx1', 152), ('OAI21x1', 152), ('PI', 147), ('AOI21x1', 145), ('NOR3x1', 144), ('OR2x2', 143), ('NAND3x1', 76), ('NOR2x1', 50), ('AND2x2', 33), ('BUFx2', 14), ('XOR2x1', 2), ('XNOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  1229  nodes
created networkx graph with  1229  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.0997617244720459
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.23934412002563477
loadDataAndPreprocess done. time esclaped:  0.2393665313720703
originalArea= 112.80546000000044
initial iCellArea= 112.80546000000044
dealing with pattern# I2C_G0_15_60 with 119 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_15_60 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 110.31228014454246, gates: 1069, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G0_15_60.lib; read_verilog /tmp/VKZMTZR7IN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G0_15_60.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VKZMTZR7IN.v
Parsing Verilog input from `/tmp/VKZMTZR7IN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e92716909c
CPU: user 0.08s system 0.01s, MEM: 24.79 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1070, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_15_60', 189), ('OR2x2', 165), ('OAI21x1', 159), ('PI', 147), ('INVx1', 141), ('NAND2x1', 133), ('AOI21x1', 133), ('NOR2x1', 58), ('NOR3x1', 43), ('AND2x2', 30), ('BUFx2', 14), ('XOR2x1', 2), ('XNOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  1217  nodes
created networkx graph with  1217  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.764155387878418
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.90356993675232
loadDataAndPreprocess done. time esclaped:  8.90358853340149
current iCellArea= 110.21021999999988
>>> choose the cluster I2C_G0_15_60!

dealing with pattern# I2C_G1_16_134 with 240 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G1_16_134 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 106.59438060969114, gates: 1050, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G1_16_134.lib; read_verilog /tmp/EJAFCMA899.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G1_16_134.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EJAFCMA899.v
Parsing Verilog input from `/tmp/EJAFCMA899.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 68a5d4a946
CPU: user 0.08s system 0.01s, MEM: 24.56 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1051, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G1_16_134', 219), ('OAI21x1', 162), ('PI', 147), ('OR2x2', 142), ('INVx1', 138), ('AOI21x1', 125), ('NAND2x1', 124), ('NOR2x1', 59), ('NOR3x1', 31), ('AND2x2', 27), ('BUFx2', 14), ('I2C_G0_15_60', 5), ('XOR2x1', 3), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  1198  nodes
created networkx graph with  1198  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.451415300369263
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.56540822982788
loadDataAndPreprocess done. time esclaped:  17.565425395965576
current iCellArea= 106.50689999999985
>>> choose the cluster I2C_G1_16_134!

dealing with pattern# I2C_G2_16_127 with 124 clusters ( size = 4 )
>>> : Synthesis pattern# I2C_G2_16_127 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 95.19282108172774, gates: 1091, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G2_16_127.lib; read_verilog /tmp/JVH4IR2735.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G2_16_127.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JVH4IR2735.v
Parsing Verilog input from `/tmp/JVH4IR2735.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0c1d1d35cf
CPU: user 0.09s system 0.01s, MEM: 24.94 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1092, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_16_127', 354), ('INVx1', 201), ('AOI21x1', 147), ('PI', 147), ('OAI21x1', 93), ('NAND2x1', 78), ('OR2x2', 65), ('NOR2x1', 58), ('AND2x2', 51), ('I2C_G1_16_134', 20), ('BUFx2', 14), ('I2C_G0_15_60', 6), ('XOR2x1', 3), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  1239  nodes
created networkx graph with  1239  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  25.36379861831665
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  25.471869230270386
loadDataAndPreprocess done. time esclaped:  25.471887350082397
current iCellArea= 95.06159999999957
>>> choose the cluster I2C_G2_16_127!

dealing with pattern# I2C_G3_18_21 with 181 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ A|B|~C ]
dealing with pattern# I2C_G3_21_22 with 80 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ ~A&~B&~C ]
dealing with pattern# I2C_G3_18_35 with 79 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_18_35 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# I2C_G3_23_26 with 47 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_23_26 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 95.04702102020383, gates: 1081, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G3_23_26.lib; read_verilog /tmp/18ETZMXTTK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G3_23_26.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/18ETZMXTTK.v
Parsing Verilog input from `/tmp/18ETZMXTTK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a5063dfb47
CPU: user 0.08s system 0.01s, MEM: 24.89 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1082, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_16_127', 353), ('INVx1', 191), ('PI', 147), ('AOI21x1', 145), ('OAI21x1', 81), ('NAND2x1', 78), ('OR2x2', 64), ('NOR2x1', 59), ('AND2x2', 50), ('I2C_G1_16_134', 22), ('BUFx2', 14), ('I2C_G3_23_26', 14), ('I2C_G0_15_60', 6), ('XOR2x1', 3), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  1229  nodes
created networkx graph with  1229  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.60357308387756
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.705705881118774
loadDataAndPreprocess done. time esclaped:  33.705724239349365
current iCellArea= 94.91579999999956
>>> choose the cluster I2C_G3_23_26!

dealing with pattern# I2C_G4_18_21 with 180 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ A|B|~C ]
dealing with pattern# I2C_G4_40_43 with 78 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# I2C_G4_38_39 with 73 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ ~A&~B&~C ]
dealing with pattern# I2C_G4_22_61 with 46 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G4_22_61 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 94.7845807261765, gates: 1053, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G4_22_61.lib; read_verilog /tmp/6EEUP4JFTH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/i2c//I2C_G4_22_61.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6EEUP4JFTH.v
Parsing Verilog input from `/tmp/6EEUP4JFTH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 11951d1acb
CPU: user 0.08s system 0.01s, MEM: 24.78 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1054, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_16_127', 356), ('INVx1', 167), ('PI', 147), ('AOI21x1', 110), ('OAI21x1', 78), ('NAND2x1', 77), ('OR2x2', 69), ('NOR2x1', 53), ('AND2x2', 45), ('I2C_G4_22_61', 39), ('I2C_G1_16_134', 21), ('BUFx2', 14), ('I2C_G3_23_26', 13), ('I2C_G0_15_60', 7), ('XOR2x1', 3), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  1201  nodes
created networkx graph with  1201  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.048912525177
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.14122796058655
loadDataAndPreprocess done. time esclaped:  42.141244888305664
current iCellArea= 94.65335999999952
>>> choose the cluster I2C_G4_22_61!

saveArea= 18.152100000000914  /  16.091508336565308 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 19.68300039321184, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//int2float.lib; read_verilog /tmp/21KEXQJO2J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/21KEXQJO2J.v
Parsing Verilog input from `/tmp/21KEXQJO2J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dde81168b4
CPU: user 0.02s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 57% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 40), ('NAND2x1', 35), ('AOI21x1', 29), ('INVx1', 22), ('NAND3x1', 18), ('NOR3x1', 18), ('OR2x2', 12), ('PI', 11), ('AND2x2', 4), ('NOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.020949363708496094
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.042159080505371094
loadDataAndPreprocess done. time esclaped:  0.04217267036437988
originalArea= 19.682999999999993
initial iCellArea= 19.682999999999993
dealing with pattern# INT2FLOAT_G0_1_124 with 20 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_1_124 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 19.53720036521554, gates: 178, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G0_1_124.lib; read_verilog /tmp/SE61IW7TRP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G0_1_124.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SE61IW7TRP.v
Parsing Verilog input from `/tmp/SE61IW7TRP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dcd9a9df3b
CPU: user 0.03s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 42% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 178, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 37), ('NAND2x1', 34), ('AOI21x1', 28), ('INVx1', 19), ('NOR3x1', 18), ('NAND3x1', 17), ('OR2x2', 13), ('PI', 11), ('INT2FLOAT_G0_1_124', 6), ('NOR2x1', 3), ('AND2x2', 2), ('XOR2x1', 1)]
creating networkx graph with  189  nodes
created networkx graph with  189  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.6749422550201416
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6944341659545898
loadDataAndPreprocess done. time esclaped:  0.6944465637207031
current iCellArea= 19.537199999999995
>>> choose the cluster INT2FLOAT_G0_1_124!

dealing with pattern# INT2FLOAT_G1_0_39 with 19 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_0_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 19.041479997336864, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G1_0_39.lib; read_verilog /tmp/L127W3EQ9T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G1_0_39.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L127W3EQ9T.v
Parsing Verilog input from `/tmp/L127W3EQ9T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c2af2a9e99
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 42% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 38), ('INT2FLOAT_G1_0_39', 35), ('AOI21x1', 26), ('NAND2x1', 20), ('INVx1', 16), ('PI', 11), ('NAND3x1', 8), ('OR2x2', 7), ('INT2FLOAT_G0_1_124', 7), ('AND2x2', 5), ('NOR2x1', 5), ('XOR2x1', 1), ('NOR3x1', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8527519702911377
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.8725214004516602
loadDataAndPreprocess done. time esclaped:  1.8725340366363525
current iCellArea= 19.04148000000001
>>> choose the cluster INT2FLOAT_G1_0_39!

dealing with pattern# INT2FLOAT_G2_0_50 with 22 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G2_0_50 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 18.502020090818405, gates: 168, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G2_0_50.lib; read_verilog /tmp/0TQ1V3WC4M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G2_0_50.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0TQ1V3WC4M.v
Parsing Verilog input from `/tmp/0TQ1V3WC4M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 187640c156
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 50% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 168, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 40), ('INT2FLOAT_G2_0_50', 35), ('AOI21x1', 21), ('INVx1', 14), ('NAND2x1', 14), ('OR2x2', 12), ('PI', 11), ('INT2FLOAT_G0_1_124', 9), ('NOR2x1', 8), ('NAND3x1', 7), ('AND2x2', 5), ('INT2FLOAT_G1_0_39', 2), ('XOR2x1', 1)]
creating networkx graph with  179  nodes
created networkx graph with  179  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.9779164791107178
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.997135877609253
loadDataAndPreprocess done. time esclaped:  2.9971489906311035
current iCellArea= 18.50202
>>> choose the cluster INT2FLOAT_G2_0_50!

dealing with pattern# INT2FLOAT_G3_0_65 with 20 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# INT2FLOAT_G3_0_67 with 17 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ A&~B&~C ]
dealing with pattern# INT2FLOAT_G3_0_9 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_0_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 18.47286006808281, gates: 165, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G3_0_9.lib; read_verilog /tmp/RFKXBZV77O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G3_0_9.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RFKXBZV77O.v
Parsing Verilog input from `/tmp/RFKXBZV77O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5ff639cac4
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 165, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G2_0_50', 37), ('OAI21x1', 35), ('AOI21x1', 22), ('NAND2x1', 13), ('INVx1', 12), ('OR2x2', 12), ('PI', 11), ('INT2FLOAT_G0_1_124', 9), ('NAND3x1', 7), ('NOR2x1', 6), ('AND2x2', 5), ('INT2FLOAT_G3_0_9', 4), ('INT2FLOAT_G1_0_39', 2), ('XOR2x1', 1)]
creating networkx graph with  176  nodes
created networkx graph with  176  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.6846020221710205
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.702413558959961
loadDataAndPreprocess done. time esclaped:  3.7024264335632324
current iCellArea= 18.472860000000004
>>> choose the cluster INT2FLOAT_G3_0_9!

dealing with pattern# INT2FLOAT_G4_0_63 with 19 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# INT2FLOAT_G4_0_65 with 18 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ A&~B&~C ]
dealing with pattern# INT2FLOAT_G4_0_117 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_117 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G4_0_9 with 11 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ C|(~A&~B) ]
dealing with pattern# INT2FLOAT_G4_0_46 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_46 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 16.50456016138196, gates: 172, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G4_0_46.lib; read_verilog /tmp/EEC21GKA4K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/int2float//INT2FLOAT_G4_0_46.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EEC21GKA4K.v
Parsing Verilog input from `/tmp/EEC21GKA4K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f355b04ee1
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 172, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G4_0_46', 53), ('OAI21x1', 27), ('AOI21x1', 23), ('INVx1', 19), ('NAND2x1', 13), ('PI', 11), ('OR2x2', 10), ('INT2FLOAT_G0_1_124', 6), ('NOR2x1', 6), ('AND2x2', 5), ('INT2FLOAT_G3_0_9', 5), ('INT2FLOAT_G2_0_50', 4), ('XOR2x1', 1)]
creating networkx graph with  183  nodes
created networkx graph with  183  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.68436336517334
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.7021164894104
loadDataAndPreprocess done. time esclaped:  4.702128648757935
current iCellArea= 16.417079999999988
>>> choose the cluster INT2FLOAT_G4_0_46!

saveArea= 3.265920000000005  /  16.592592592592624 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 2588.8248470798135, gates: 22168, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//log2.lib; read_verilog /tmp/YW9WZ9WGB6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YW9WZ9WGB6.v
Parsing Verilog input from `/tmp/YW9WZ9WGB6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7dbbf212bf
CPU: user 1.68s system 0.08s, MEM: 198.65 MB total, 191.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 22168, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3162), ('AOI21x1', 3009), ('XNOR2x1', 2921), ('INVx1', 2648), ('OR2x2', 2418), ('NAND2x1', 2283), ('NOR3x1', 1800), ('NAND3x1', 1690), ('XOR2x1', 863), ('AND2x2', 757), ('NOR2x1', 617), ('PI', 32)]
creating networkx graph with  22200  nodes
created networkx graph with  22200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.186944246292114
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.777040481567383
loadDataAndPreprocess done. time esclaped:  16.777073621749878
originalArea= 2588.824800000162
initial iCellArea= 2588.824800000162
dealing with pattern# LOG2_G0_18_3361 with 2372 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_18_3361 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G0_0_8115 with 2165 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_0_8115 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 2485.3359713852406, gates: 21341, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G0_0_8115.lib; read_verilog /tmp/MGPV2ZGP2E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G0_0_8115.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MGPV2ZGP2E.v
Parsing Verilog input from `/tmp/MGPV2ZGP2E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 92dd582048
CPU: user 1.63s system 0.08s, MEM: 192.63 MB total, 185.14 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21341, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3129), ('LOG2_G0_0_8115', 3087), ('XNOR2x1', 3033), ('OAI21x1', 2943), ('INVx1', 2548), ('NAND2x1', 2268), ('OR2x2', 1606), ('XOR2x1', 855), ('NOR2x1', 800), ('AND2x2', 624), ('NAND3x1', 417), ('PI', 32), ('NOR3x1', 31)]
creating networkx graph with  21373  nodes
created networkx graph with  21373  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.5653293132782
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  48.056193113327026
loadDataAndPreprocess done. time esclaped:  48.05622959136963
current iCellArea= 2485.3359600000786
>>> choose the cluster LOG2_G0_0_8115!

dealing with pattern# LOG2_G1_0_13836 with 3463 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G1_0_13836 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 2432.789659637958, gates: 21250, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G1_0_13836.lib; read_verilog /tmp/NRWKELIKLL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G1_0_13836.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NRWKELIKLL.v
Parsing Verilog input from `/tmp/NRWKELIKLL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4063983c64
CPU: user 1.62s system 0.08s, MEM: 192.38 MB total, 184.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21250, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G1_0_13836', 3436), ('AOI21x1', 3069), ('XNOR2x1', 3000), ('OAI21x1', 2937), ('INVx1', 2633), ('NAND2x1', 2075), ('OR2x2', 1486), ('XOR2x1', 884), ('AND2x2', 698), ('NOR2x1', 690), ('NAND3x1', 261), ('LOG2_G0_0_8115', 77), ('PI', 32), ('NOR3x1', 4)]
creating networkx graph with  21282  nodes
created networkx graph with  21282  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  72.54026365280151
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  78.78773164749146
loadDataAndPreprocess done. time esclaped:  78.78776335716248
current iCellArea= 2432.789640000164
>>> choose the cluster LOG2_G1_0_13836!

dealing with pattern# LOG2_G2_0_9844 with 2416 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# LOG2_G2_21_17303 with 2007 clusters ( size = 4 )
>>> : Synthesis pattern# LOG2_G2_21_17303 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 2260.249949887395, gates: 21013, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G2_21_17303.lib; read_verilog /tmp/FJXMWYMVTR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G2_21_17303.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FJXMWYMVTR.v
Parsing Verilog input from `/tmp/FJXMWYMVTR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 775868cab0
CPU: user 1.65s system 0.07s, MEM: 191.53 MB total, 184.25 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21013, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G2_21_17303', 3950), ('XNOR2x1', 3026), ('AOI21x1', 2991), ('OAI21x1', 2802), ('INVx1', 2272), ('NAND2x1', 1698), ('OR2x2', 1469), ('AND2x2', 1126), ('XOR2x1', 814), ('NOR2x1', 613), ('NAND3x1', 157), ('LOG2_G0_0_8115', 46), ('LOG2_G1_0_13836', 39), ('PI', 32), ('NOR3x1', 10)]
creating networkx graph with  21045  nodes
created networkx graph with  21045  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  99.83235383033752
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  105.44407391548157
loadDataAndPreprocess done. time esclaped:  105.44411087036133
current iCellArea= 2260.2499200000266
>>> choose the cluster LOG2_G2_21_17303!

dealing with pattern# LOG2_G3_0_9556 with 2284 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# LOG2_G3_2104_2105 with 1556 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_2104_2105 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 2224.6455979272723, gates: 19469, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G3_2104_2105.lib; read_verilog /tmp/B5MLSFYH9H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G3_2104_2105.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B5MLSFYH9H.v
Parsing Verilog input from `/tmp/B5MLSFYH9H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a8f25c3572
CPU: user 1.54s system 0.07s, MEM: 181.44 MB total, 173.76 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19469, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G2_21_17303', 3765), ('AOI21x1', 2909), ('OAI21x1', 2871), ('INVx1', 2000), ('NAND2x1', 1860), ('XNOR2x1', 1576), ('AND2x2', 1192), ('LOG2_G3_2104_2105', 1141), ('OR2x2', 1121), ('NOR2x1', 567), ('XOR2x1', 263), ('NAND3x1', 133), ('LOG2_G1_0_13836', 35), ('LOG2_G0_0_8115', 32), ('PI', 32), ('NOR3x1', 4)]
creating networkx graph with  19501  nodes
created networkx graph with  19501  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  125.96631479263306
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  129.15528059005737
loadDataAndPreprocess done. time esclaped:  129.15531301498413
current iCellArea= 2224.645559999993
>>> choose the cluster LOG2_G3_2104_2105!

dealing with pattern# LOG2_G4_1_15982 with 2087 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# LOG2_G4_0_9379 with 1459 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_0_9379 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 3
[i] area: 2123.4458140209317, gates: 18310, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G4_0_9379.lib; read_verilog /tmp/GCC74JTOJ0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/log2//LOG2_G4_0_9379.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GCC74JTOJ0.v
Parsing Verilog input from `/tmp/GCC74JTOJ0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c7a7d3af9d
CPU: user 1.45s system 0.07s, MEM: 172.76 MB total, 164.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G2_21_17303', 3676), ('AOI21x1', 2632), ('OAI21x1', 2456), ('NAND2x1', 1767), ('INVx1', 1568), ('XNOR2x1', 1479), ('OR2x2', 1131), ('AND2x2', 1120), ('LOG2_G3_2104_2105', 1109), ('LOG2_G4_0_9379', 496), ('NOR2x1', 449), ('XOR2x1', 234), ('NAND3x1', 77), ('LOG2_G0_0_8115', 60), ('LOG2_G1_0_13836', 53), ('PI', 32), ('NOR3x1', 3)]
creating networkx graph with  18342  nodes
created networkx graph with  18342  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  146.770503282547
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  149.75097155570984
loadDataAndPreprocess done. time esclaped:  149.75100445747375
current iCellArea= 2123.4457799999036
>>> choose the cluster LOG2_G4_0_9379!

saveArea= 465.3790200002586  /  17.976458661869643 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 258.4888242818415, gates: 2744, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//max.lib; read_verilog /tmp/NHS4E3MBVO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//max.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NHS4E3MBVO.v
Parsing Verilog input from `/tmp/NHS4E3MBVO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 47c0a84936
CPU: user 0.18s system 0.02s, MEM: 38.31 MB total, 32.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2744, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 661), ('OAI21x1', 519), ('AOI21x1', 515), ('PI', 512), ('NAND2x1', 398), ('NAND3x1', 170), ('OR2x2', 156), ('AND2x2', 131), ('NOR2x1', 128), ('NOR3x1', 66)]
creating networkx graph with  3256  nodes
created networkx graph with  3256  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.21946263313293457
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6007232666015625
loadDataAndPreprocess done. time esclaped:  0.6007552146911621
originalArea= 258.48881999999804
initial iCellArea= 258.48881999999804
dealing with pattern# MAX_G0_0_663 with 287 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_0_663 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 231.38460307568312, gates: 2437, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G0_0_663.lib; read_verilog /tmp/2TWK4RLY4F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G0_0_663.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2TWK4RLY4F.v
Parsing Verilog input from `/tmp/2TWK4RLY4F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7acf020d2a
CPU: user 0.17s system 0.01s, MEM: 35.98 MB total, 29.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2437, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 512), ('INVx1', 500), ('OAI21x1', 426), ('NAND2x1', 423), ('AOI21x1', 368), ('AND2x2', 223), ('MAX_G0_0_663', 140), ('OR2x2', 111), ('NAND3x1', 107), ('NOR2x1', 98), ('NOR3x1', 41)]
creating networkx graph with  2949  nodes
created networkx graph with  2949  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.84999680519104
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.12986421585083
loadDataAndPreprocess done. time esclaped:  3.129892349243164
current iCellArea= 231.38459999999804
>>> choose the cluster MAX_G0_0_663!

dealing with pattern# MAX_G1_0_564 with 262 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MAX_G1_2_561 with 169 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_561 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 229.53294309973717, gates: 2396, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G1_2_561.lib; read_verilog /tmp/U56EBO6MVW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G1_2_561.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U56EBO6MVW.v
Parsing Verilog input from `/tmp/U56EBO6MVW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b854826b0f
CPU: user 0.17s system 0.01s, MEM: 35.76 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2396, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 512), ('INVx1', 492), ('OAI21x1', 426), ('NAND2x1', 411), ('AOI21x1', 363), ('AND2x2', 187), ('NAND3x1', 125), ('OR2x2', 107), ('NOR2x1', 99), ('MAX_G0_0_663', 75), ('MAX_G1_2_561', 70), ('NOR3x1', 41)]
creating networkx graph with  2908  nodes
created networkx graph with  2908  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  30.38769555091858
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.678940773010254
loadDataAndPreprocess done. time esclaped:  30.678975582122803
current iCellArea= 229.53293999999818
>>> choose the cluster MAX_G1_2_561!

dealing with pattern# MAX_G2_0_545 with 280 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# MAX_G2_2_543 with 169 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# MAX_G2_1096_1097 with 163 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G2_1096_1097 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 217.1107830144465, gates: 2026, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G2_1096_1097.lib; read_verilog /tmp/9ZXF5J4YXE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G2_1096_1097.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9ZXF5J4YXE.v
Parsing Verilog input from `/tmp/9ZXF5J4YXE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5968a57b88
CPU: user 0.15s system 0.01s, MEM: 32.84 MB total, 26.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2026, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 513), ('PI', 512), ('MAX_G2_1096_1097', 382), ('OAI21x1', 256), ('NAND2x1', 182), ('AOI21x1', 182), ('OR2x2', 140), ('NAND3x1', 109), ('MAX_G0_0_663', 71), ('AND2x2', 61), ('NOR3x1', 45), ('NOR2x1', 44), ('MAX_G1_2_561', 41)]
creating networkx graph with  2538  nodes
created networkx graph with  2538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  32.71083378791809
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  32.86691164970398
loadDataAndPreprocess done. time esclaped:  32.866934061050415
current iCellArea= 217.1107800000004
>>> choose the cluster MAX_G2_1096_1097!

dealing with pattern# MAX_G3_1_545 with 180 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G3_1_545 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 216.61506294459105, gates: 2009, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G3_1_545.lib; read_verilog /tmp/LS32LIAMQT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G3_1_545.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LS32LIAMQT.v
Parsing Verilog input from `/tmp/LS32LIAMQT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2b266a1e20
CPU: user 0.15s system 0.01s, MEM: 32.73 MB total, 26.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2009, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 512), ('INVx1', 496), ('MAX_G2_1096_1097', 365), ('OAI21x1', 256), ('NAND2x1', 182), ('AOI21x1', 182), ('OR2x2', 140), ('NAND3x1', 109), ('MAX_G0_0_663', 71), ('AND2x2', 61), ('NOR3x1', 45), ('NOR2x1', 44), ('MAX_G1_2_561', 41), ('MAX_G3_1_545', 17)]
creating networkx graph with  2521  nodes
created networkx graph with  2521  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.26356863975525
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.4178991317749
loadDataAndPreprocess done. time esclaped:  36.41792178153992
current iCellArea= 216.61506000000008
>>> choose the cluster MAX_G3_1_545!

dealing with pattern# MAX_G4_1_545 with 163 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&B)|(C&~A) ]
dealing with pattern# MAX_G4_0_539 with 123 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_0_539 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MAX_G4_220_1465 with 112 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G4_220_1465 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 215.14248269796371, gates: 1949, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G4_220_1465.lib; read_verilog /tmp/R4R3NM2AF4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/max//MAX_G4_220_1465.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R4R3NM2AF4.v
Parsing Verilog input from `/tmp/R4R3NM2AF4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0dded56567
CPU: user 0.14s system 0.01s, MEM: 32.36 MB total, 26.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1949, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 512), ('INVx1', 442), ('MAX_G2_1096_1097', 298), ('OAI21x1', 259), ('NAND2x1', 180), ('AOI21x1', 179), ('OR2x2', 136), ('NAND3x1', 115), ('MAX_G0_0_663', 71), ('MAX_G4_220_1465', 67), ('AND2x2', 60), ('NOR3x1', 45), ('MAX_G1_2_561', 41), ('NOR2x1', 39), ('MAX_G3_1_545', 17)]
creating networkx graph with  2461  nodes
created networkx graph with  2461  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  37.88626050949097
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  38.0291473865509
loadDataAndPreprocess done. time esclaped:  38.02916860580444
current iCellArea= 215.14247999999935
>>> choose the cluster MAX_G4_220_1465!

saveArea= 43.34633999999869  /  16.769135315020208 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3609.439436096698, gates: 35661, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/PID88PSLZH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PID88PSLZH.v
Parsing Verilog input from `/tmp/PID88PSLZH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ec45e109e5
CPU: user 2.90s system 0.11s, MEM: 317.17 MB total, 307.85 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 35663, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 9110), ('AOI21x1', 6504), ('NAND2x1', 5368), ('OR2x2', 5068), ('INVx1', 4067), ('NAND3x1', 1327), ('NOR2x1', 1283), ('NOR3x1', 1209), ('PI', 1204), ('AND2x2', 1158), ('BUFx2', 233), ('XNOR2x1', 182), ('XOR2x1', 153), ('TIEHIx1', 1)]
creating networkx graph with  36867  nodes
created networkx graph with  36867  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.507171392440796
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.095439195632935
loadDataAndPreprocess done. time esclaped:  13.095471858978271
originalArea= 3607.9522200015904
initial iCellArea= 3607.9522200015904
dealing with pattern# MEM_CTRL_G0_155_1054 with 4351 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_155_1054 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3601.901571575552, gates: 34717, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G0_155_1054.lib; read_verilog /tmp/7FNNOWM8Z4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G0_155_1054.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7FNNOWM8Z4.v
Parsing Verilog input from `/tmp/7FNNOWM8Z4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 67735d6e51
CPU: user 2.87s system 0.15s, MEM: 312.18 MB total, 302.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34719, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 7758), ('AOI21x1', 6291), ('NAND2x1', 5417), ('OR2x2', 5045), ('INVx1', 3085), ('NAND3x1', 1542), ('MEM_CTRL_G0_155_1054', 1409), ('NOR2x1', 1253), ('NOR3x1', 1216), ('PI', 1204), ('AND2x2', 1135), ('BUFx2', 233), ('XNOR2x1', 181), ('XOR2x1', 153), ('TIEHIx1', 1)]
creating networkx graph with  35923  nodes
created networkx graph with  35923  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  43.2709481716156
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.22811222076416
loadDataAndPreprocess done. time esclaped:  51.22816205024719
current iCellArea= 3600.414360001544
>>> choose the cluster MEM_CTRL_G0_155_1054!

dealing with pattern# MEM_CTRL_G1_154_1138 with 3034 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A|(C&~B) ]
dealing with pattern# MEM_CTRL_G1_154_1050 with 2447 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_154_1050 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G1_154_243 with 2415 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_154_243 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3600.2540309280157, gates: 34639, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G1_154_243.lib; read_verilog /tmp/DUAYYYYB9I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G1_154_243.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DUAYYYYB9I.v
Parsing Verilog input from `/tmp/DUAYYYYB9I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c1cb59045f
CPU: user 2.90s system 0.13s, MEM: 311.66 MB total, 301.72 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34641, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 7806), ('AOI21x1', 6261), ('NAND2x1', 5347), ('OR2x2', 4988), ('INVx1', 2970), ('NAND3x1', 1524), ('MEM_CTRL_G0_155_1054', 1351), ('NOR2x1', 1248), ('NOR3x1', 1219), ('PI', 1204), ('AND2x2', 1147), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 212), ('XNOR2x1', 180), ('XOR2x1', 154), ('TIEHIx1', 1)]
creating networkx graph with  35845  nodes
created networkx graph with  35845  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  81.95535039901733
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  89.98922801017761
loadDataAndPreprocess done. time esclaped:  89.98927593231201
current iCellArea= 3598.6064400015384
>>> choose the cluster MEM_CTRL_G1_154_243!

dealing with pattern# MEM_CTRL_G2_154_1126 with 3095 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MEM_CTRL_G2_154_243 with 2404 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# MEM_CTRL_G2_154_1041 with 2400 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# MEM_CTRL_G2_154_2457 with 2251 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A|~B ]
dealing with pattern# MEM_CTRL_G2_246_346 with 1712 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G2_246_346 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3387.8525860346854, gates: 29249, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G2_246_346.lib; read_verilog /tmp/BYV4KF6V9R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G2_246_346.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BYV4KF6V9R.v
Parsing Verilog input from `/tmp/BYV4KF6V9R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7967e557be
CPU: user 2.49s system 0.13s, MEM: 265.60 MB total, 259.42 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29251, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G2_246_346', 5630), ('OAI21x1', 4926), ('AOI21x1', 4427), ('OR2x2', 3270), ('NAND2x1', 3138), ('INVx1', 3015), ('PI', 1204), ('MEM_CTRL_G0_155_1054', 906), ('NOR3x1', 880), ('NAND3x1', 861), ('AND2x2', 730), ('NOR2x1', 683), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 217), ('XNOR2x1', 179), ('XOR2x1', 155), ('TIEHIx1', 1)]
creating networkx graph with  30455  nodes
created networkx graph with  30455  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  119.02413558959961
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  125.29439902305603
loadDataAndPreprocess done. time esclaped:  125.29443645477295
current iCellArea= 3387.7359000006713
>>> choose the cluster MEM_CTRL_G2_246_346!

dealing with pattern# MEM_CTRL_G3_154_3127 with 2794 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_154_3127 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3387.167325884104, gates: 29223, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G3_154_3127.lib; read_verilog /tmp/J8KEM4FG8G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G3_154_3127.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J8KEM4FG8G.v
Parsing Verilog input from `/tmp/J8KEM4FG8G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 447d1e50d4
CPU: user 2.48s system 0.12s, MEM: 265.34 MB total, 259.27 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29225, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G2_246_346', 5588), ('OAI21x1', 4933), ('AOI21x1', 4427), ('OR2x2', 3272), ('NAND2x1', 3141), ('INVx1', 2986), ('PI', 1204), ('MEM_CTRL_G0_155_1054', 906), ('NOR3x1', 882), ('NAND3x1', 859), ('AND2x2', 728), ('NOR2x1', 680), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 218), ('XNOR2x1', 179), ('XOR2x1', 155), ('MEM_CTRL_G3_154_3127', 37), ('TIEHIx1', 1)]
creating networkx graph with  30429  nodes
created networkx graph with  30429  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  150.0510880947113
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  156.11220455169678
loadDataAndPreprocess done. time esclaped:  156.1122534275055
current iCellArea= 3387.0506400006716
>>> choose the cluster MEM_CTRL_G3_154_3127!

dealing with pattern# MEM_CTRL_G4_154_3127 with 2771 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&~C)|(C&~B) ]
dealing with pattern# MEM_CTRL_G4_154_268 with 1992 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# MEM_CTRL_G4_155_913 with 1934 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MEM_CTRL_G4_155_20758 with 1511 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G4_155_20758 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3380.2855644971132, gates: 28940, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G4_155_20758.lib; read_verilog /tmp/WTRC6RM3V0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/mem_ctrl//MEM_CTRL_G4_155_20758.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WTRC6RM3V0.v
Parsing Verilog input from `/tmp/WTRC6RM3V0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 74346421fd
CPU: user 2.47s system 0.11s, MEM: 263.58 MB total, 257.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28942, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G2_246_346', 5277), ('OAI21x1', 4965), ('AOI21x1', 4346), ('OR2x2', 3271), ('NAND2x1', 3165), ('INVx1', 2708), ('PI', 1204), ('MEM_CTRL_G0_155_1054', 902), ('NOR3x1', 882), ('NAND3x1', 850), ('AND2x2', 736), ('NOR2x1', 674), ('MEM_CTRL_G4_155_20758', 344), ('BUFx2', 233), ('MEM_CTRL_G1_154_243', 216), ('XNOR2x1', 178), ('XOR2x1', 156), ('MEM_CTRL_G3_154_3127', 38), ('TIEHIx1', 1)]
creating networkx graph with  30146  nodes
created networkx graph with  30146  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  180.7336390018463
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  189.76259779930115
loadDataAndPreprocess done. time esclaped:  189.76263785362244
current iCellArea= 3380.1688800006473
>>> choose the cluster MEM_CTRL_G4_155_20758!

saveArea= 227.7833400009431  /  6.313369083386661 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 2069.38316943869, gates: 17852, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//multiplier.lib; read_verilog /tmp/5M2FQ6M5JG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5M2FQ6M5JG.v
Parsing Verilog input from `/tmp/5M2FQ6M5JG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9e43b2dfb5
CPU: user 1.37s system 0.07s, MEM: 163.00 MB total, 155.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17852, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3669), ('XNOR2x1', 3251), ('AOI21x1', 2998), ('NAND2x1', 2618), ('INVx1', 2371), ('XOR2x1', 1024), ('OR2x2', 573), ('AND2x2', 483), ('NAND3x1', 363), ('NOR2x1', 275), ('NOR3x1', 227), ('PI', 128)]
creating networkx graph with  17980  nodes
created networkx graph with  17980  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.5339715480804443
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.363764047622681
loadDataAndPreprocess done. time esclaped:  6.363797664642334
originalArea= 2069.3831399999253
initial iCellArea= 2069.3831399999253
dealing with pattern# MULTIPLIER_G0_3_128 with 2747 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_3_128 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1948.835725273937, gates: 16420, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G0_3_128.lib; read_verilog /tmp/YKD49531XH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G0_3_128.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YKD49531XH.v
Parsing Verilog input from `/tmp/YKD49531XH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5341c83d97
CPU: user 1.25s system 0.06s, MEM: 153.24 MB total, 144.92 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16420, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 3092), ('OAI21x1', 3033), ('AOI21x1', 2658), ('NAND2x1', 2450), ('INVx1', 1803), ('XOR2x1', 1127), ('OR2x2', 602), ('MULTIPLIER_G0_3_128', 546), ('AND2x2', 415), ('NAND3x1', 339), ('NOR2x1', 250), ('PI', 128), ('NOR3x1', 105)]
creating networkx graph with  16548  nodes
created networkx graph with  16548  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.878138542175293
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  26.415671586990356
loadDataAndPreprocess done. time esclaped:  26.41570806503296
current iCellArea= 1948.835699999931
>>> choose the cluster MULTIPLIER_G0_3_128!

dealing with pattern# MULTIPLIER_G1_3_104 with 2251 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MULTIPLIER_G1_22_90 with 1615 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_22_90 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G1_29_32 with 1510 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_29_32 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1911.72963276878, gates: 15203, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G1_29_32.lib; read_verilog /tmp/V9F1AQMEQG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G1_29_32.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V9F1AQMEQG.v
Parsing Verilog input from `/tmp/V9F1AQMEQG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e23ba9be0a
CPU: user 1.20s system 0.06s, MEM: 142.69 MB total, 136.35 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15203, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3066), ('AOI21x1', 2695), ('NAND2x1', 2428), ('XNOR2x1', 1780), ('INVx1', 1677), ('MULTIPLIER_G1_29_32', 1058), ('OR2x2', 571), ('MULTIPLIER_G0_3_128', 476), ('XOR2x1', 395), ('AND2x2', 387), ('NAND3x1', 306), ('NOR2x1', 269), ('PI', 128), ('NOR3x1', 95)]
creating networkx graph with  15331  nodes
created networkx graph with  15331  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.61767339706421
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  45.33198666572571
loadDataAndPreprocess done. time esclaped:  45.33202028274536
current iCellArea= 1911.729599999877
>>> choose the cluster MULTIPLIER_G1_29_32!

dealing with pattern# MULTIPLIER_G2_2_221 with 2237 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MULTIPLIER_G2_23_85 with 1611 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# MULTIPLIER_G2_6_128 with 709 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G2_6_128 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1891.0114461109042, gates: 14463, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G2_6_128.lib; read_verilog /tmp/TGBWZIKRU0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G2_6_128.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TGBWZIKRU0.v
Parsing Verilog input from `/tmp/TGBWZIKRU0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7579c4b016
CPU: user 1.13s system 0.06s, MEM: 138.03 MB total, 131.58 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14463, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3061), ('NAND2x1', 2529), ('AOI21x1', 1839), ('XNOR2x1', 1773), ('MULTIPLIER_G1_29_32', 1047), ('INVx1', 976), ('MULTIPLIER_G2_6_128', 798), ('OR2x2', 627), ('MULTIPLIER_G0_3_128', 491), ('XOR2x1', 399), ('AND2x2', 351), ('NAND3x1', 265), ('NOR2x1', 252), ('PI', 128), ('NOR3x1', 55)]
creating networkx graph with  14591  nodes
created networkx graph with  14591  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  56.71833109855652
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  59.68822979927063
loadDataAndPreprocess done. time esclaped:  59.688260316848755
current iCellArea= 1891.0114199998745
>>> choose the cluster MULTIPLIER_G2_6_128!

dealing with pattern# MULTIPLIER_G3_2_215 with 2230 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MULTIPLIER_G3_23_64 with 1534 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# MULTIPLIER_G3_2_213_215 with 692 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G3_2_213_215 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1872.5094255506992, gates: 14153, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G3_2_213_215.lib; read_verilog /tmp/FOJO5MCHXZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G3_2_213_215.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FOJO5MCHXZ.v
Parsing Verilog input from `/tmp/FOJO5MCHXZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f847f85ad4
CPU: user 1.14s system 0.05s, MEM: 136.06 MB total, 129.57 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14153, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3104), ('NAND2x1', 2293), ('AOI21x1', 1818), ('XNOR2x1', 1756), ('MULTIPLIER_G1_29_32', 1052), ('INVx1', 914), ('MULTIPLIER_G2_6_128', 776), ('OR2x2', 585), ('XOR2x1', 400), ('MULTIPLIER_G0_3_128', 320), ('MULTIPLIER_G3_2_213_215', 316), ('NAND3x1', 270), ('AND2x2', 256), ('NOR2x1', 237), ('PI', 128), ('NOR3x1', 56)]
creating networkx graph with  14281  nodes
created networkx graph with  14281  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  71.4846568107605
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  73.62643766403198
loadDataAndPreprocess done. time esclaped:  73.62646794319153
current iCellArea= 1872.5093999998824
>>> choose the cluster MULTIPLIER_G3_2_213_215!

dealing with pattern# MULTIPLIER_G4_2_214 with 2234 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# MULTIPLIER_G4_20_64 with 1534 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# MULTIPLIER_G4_2_212_214 with 691 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ ~A|(B&C) ]
dealing with pattern# MULTIPLIER_G4_15_65 with 645 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# MULTIPLIER_G4_15_8345 with 314 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_15_8345 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1866.8669669814408, gates: 13944, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G4_15_8345.lib; read_verilog /tmp/OHQX9GISVU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/multiplier//MULTIPLIER_G4_15_8345.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OHQX9GISVU.v
Parsing Verilog input from `/tmp/OHQX9GISVU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 44383c315a
CPU: user 1.13s system 0.05s, MEM: 134.80 MB total, 128.27 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13944, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 3101), ('NAND2x1', 2289), ('AOI21x1', 1822), ('XNOR2x1', 1552), ('MULTIPLIER_G1_29_32', 939), ('INVx1', 905), ('MULTIPLIER_G2_6_128', 774), ('OR2x2', 581), ('MULTIPLIER_G0_3_128', 325), ('MULTIPLIER_G3_2_213_215', 316), ('MULTIPLIER_G4_15_8345', 314), ('NAND3x1', 273), ('AND2x2', 255), ('NOR2x1', 238), ('XOR2x1', 204), ('PI', 128), ('NOR3x1', 56)]
creating networkx graph with  14072  nodes
created networkx graph with  14072  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.59788584709167
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.66818046569824
loadDataAndPreprocess done. time esclaped:  86.66821455955505
current iCellArea= 1866.8669399998696
>>> choose the cluster MULTIPLIER_G4_15_8345!

saveArea= 202.51620000005573  /  9.78630762402283 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 110.41434181109071, gates: 1195, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//priority.lib; read_verilog /tmp/3HYFIUYEBA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3HYFIUYEBA.v
Parsing Verilog input from `/tmp/3HYFIUYEBA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 06275458b3
CPU: user 0.09s system 0.01s, MEM: 25.41 MB total, 19.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1195, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 297), ('OAI21x1', 217), ('AOI21x1', 190), ('NAND2x1', 167), ('OR2x2', 132), ('PI', 128), ('AND2x2', 78), ('NOR3x1', 58), ('NAND3x1', 38), ('NOR2x1', 18)]
creating networkx graph with  1323  nodes
created networkx graph with  1323  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.09864950180053711
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2260112762451172
loadDataAndPreprocess done. time esclaped:  0.22603082656860352
originalArea= 110.41434000000014
initial iCellArea= 110.41434000000014
dealing with pattern# PRIORITY_G0_0_1194 with 133 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_0_1194 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 109.68534169346094, gates: 1172, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G0_0_1194.lib; read_verilog /tmp/88QO5B52FM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G0_0_1194.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/88QO5B52FM.v
Parsing Verilog input from `/tmp/88QO5B52FM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4265ee6657
CPU: user 0.09s system 0.01s, MEM: 25.33 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1172, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 274), ('OAI21x1', 219), ('AOI21x1', 189), ('NAND2x1', 146), ('PI', 128), ('OR2x2', 127), ('AND2x2', 78), ('NOR3x1', 58), ('NAND3x1', 36), ('PRIORITY_G0_0_1194', 27), ('NOR2x1', 18)]
creating networkx graph with  1300  nodes
created networkx graph with  1300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.124464511871338
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.2511277198791504
loadDataAndPreprocess done. time esclaped:  1.2511465549468994
current iCellArea= 109.6853400000001
>>> choose the cluster PRIORITY_G0_0_1194!

dealing with pattern# PRIORITY_G1_0_1171 with 112 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# PRIORITY_G1_22_23 with 79 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&~B ]
dealing with pattern# PRIORITY_G1_678_679 with 77 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_678_679 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 82.15830131992698, gates: 698, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G1_678_679.lib; read_verilog /tmp/ERMYJG2C62.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G1_678_679.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ERMYJG2C62.v
Parsing Verilog input from `/tmp/ERMYJG2C62.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9bad68ee31
CPU: user 0.06s system 0.01s, MEM: 21.42 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 698, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('PI', 128), ('INVx1', 125), ('OR2x2', 104), ('NAND2x1', 82), ('NOR3x1', 55), ('NOR2x1', 34), ('NAND3x1', 32), ('PRIORITY_G0_0_1194', 23), ('OAI21x1', 10), ('AOI21x1', 6), ('AND2x2', 5)]
creating networkx graph with  826  nodes
created networkx graph with  826  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.250922918319702
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.286134958267212
loadDataAndPreprocess done. time esclaped:  3.286147356033325
current iCellArea= 82.15829999999993
>>> choose the cluster PRIORITY_G1_678_679!

dealing with pattern# PRIORITY_G2_0_697 with 75 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# PRIORITY_G2_47_578 with 59 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G2_47_578 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 82.2749404348433, gates: 727, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G2_47_578.lib; read_verilog /tmp/0FX1NUOOCN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G2_47_578.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0FX1NUOOCN.v
Parsing Verilog input from `/tmp/0FX1NUOOCN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 21de51ac6f
CPU: user 0.06s system 0.01s, MEM: 21.66 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 727, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 222), ('INVx1', 163), ('PI', 128), ('NAND2x1', 114), ('PRIORITY_G2_47_578', 86), ('OR2x2', 64), ('NOR2x1', 35), ('PRIORITY_G0_0_1194', 12), ('NOR3x1', 10), ('AOI21x1', 9), ('OAI21x1', 7), ('AND2x2', 5)]
creating networkx graph with  855  nodes
created networkx graph with  855  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.288131475448608
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.33907413482666
loadDataAndPreprocess done. time esclaped:  4.3390867710113525
current iCellArea= 82.27493999999928
>>> area increased after remapping!

dealing with pattern# PRIORITY_G2_15_24 with 40 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A|~B ]
dealing with pattern# PRIORITY_G2_323_324 with 32 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&~B ]
dealing with pattern# PRIORITY_G2_18_20 with 31 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_18_20 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 81.23976117372513, gates: 666, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G2_18_20.lib; read_verilog /tmp/ZBPE5D9RCA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G2_18_20.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZBPE5D9RCA.v
Parsing Verilog input from `/tmp/ZBPE5D9RCA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7d9ccca1ba
CPU: user 0.06s system 0.01s, MEM: 21.27 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 666, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 187), ('PI', 128), ('OR2x2', 108), ('INVx1', 92), ('NAND2x1', 82), ('NOR3x1', 54), ('PRIORITY_G2_18_20', 35), ('NOR2x1', 32), ('NAND3x1', 32), ('PRIORITY_G0_0_1194', 23), ('OAI21x1', 11), ('AND2x2', 5), ('AOI21x1', 5)]
creating networkx graph with  794  nodes
created networkx graph with  794  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.863786697387695
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.892062187194824
loadDataAndPreprocess done. time esclaped:  4.892074823379517
current iCellArea= 81.23975999999999
>>> choose the cluster PRIORITY_G2_18_20!

dealing with pattern# PRIORITY_G3_0_665 with 75 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ B|~A ]
dealing with pattern# PRIORITY_G3_46_545 with 59 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G3_46_545 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 81.4876202903688, gates: 697, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G3_46_545.lib; read_verilog /tmp/ZDXNY942VQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G3_46_545.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZDXNY942VQ.v
Parsing Verilog input from `/tmp/ZDXNY942VQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: adae6f2dc9
CPU: user 0.06s system 0.01s, MEM: 21.53 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 697, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 189), ('INVx1', 133), ('PI', 128), ('NAND2x1', 114), ('PRIORITY_G3_46_545', 87), ('OR2x2', 66), ('PRIORITY_G2_18_20', 33), ('NOR2x1', 32), ('PRIORITY_G0_0_1194', 13), ('NOR3x1', 10), ('AOI21x1', 8), ('OAI21x1', 7), ('AND2x2', 5)]
creating networkx graph with  825  nodes
created networkx graph with  825  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.883322238922119
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.932347059249878
loadDataAndPreprocess done. time esclaped:  5.932359933853149
current iCellArea= 81.48761999999935
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_11_17 with 42 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A|~B ]
dealing with pattern# PRIORITY_G3_46_57_545 with 29 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G3_46_57_545 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 78.3383405469358, gates: 656, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G3_46_57_545.lib; read_verilog /tmp/XHDX274NJD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G3_46_57_545.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XHDX274NJD.v
Parsing Verilog input from `/tmp/XHDX274NJD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5ba518e8a8
CPU: user 0.06s system 0.01s, MEM: 21.24 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 656, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 189), ('PI', 128), ('OR2x2', 103), ('INVx1', 93), ('PRIORITY_G3_46_57_545', 92), ('NAND2x1', 76), ('NOR2x1', 34), ('PRIORITY_G2_18_20', 33), ('PRIORITY_G0_0_1194', 12), ('AOI21x1', 7), ('OAI21x1', 7), ('NOR3x1', 7), ('AND2x2', 3)]
creating networkx graph with  784  nodes
created networkx graph with  784  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.891330718994141
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.919596433639526
loadDataAndPreprocess done. time esclaped:  6.919609069824219
current iCellArea= 78.33833999999965
>>> choose the cluster PRIORITY_G3_46_57_545!

dealing with pattern# PRIORITY_G4_0_654 with 89 clusters ( size = 4 )
>>> : Synthesis pattern# PRIORITY_G4_0_654 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 73.52694069594145, gates: 641, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G4_0_654.lib; read_verilog /tmp/OSO3WV0XKF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/priority//PRIORITY_G4_0_654.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OSO3WV0XKF.v
Parsing Verilog input from `/tmp/OSO3WV0XKF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0d9b4676d6
CPU: user 0.06s system 0.01s, MEM: 21.13 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 641, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_678_679', 190), ('PI', 128), ('PRIORITY_G4_0_654', 103), ('OR2x2', 85), ('INVx1', 78), ('NAND2x1', 56), ('PRIORITY_G0_0_1194', 41), ('NOR2x1', 39), ('PRIORITY_G2_18_20', 32), ('AOI21x1', 8), ('OAI21x1', 5), ('AND2x2', 4)]
creating networkx graph with  769  nodes
created networkx graph with  769  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.447344779968262
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.463787317276001
loadDataAndPreprocess done. time esclaped:  7.463799953460693
current iCellArea= 73.52693999999966
>>> choose the cluster PRIORITY_G4_0_654!

saveArea= 36.88740000000048  /  33.40816057044804 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 26.24400058761239, gates: 235, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//router.lib; read_verilog /tmp/64T0A4OUU3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//router.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/64T0A4OUU3.v
Parsing Verilog input from `/tmp/64T0A4OUU3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5ed3f7e4c1
CPU: user 0.03s system 0.00s, MEM: 17.64 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 34% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 262, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVx1', 59), ('OAI21x1', 34), ('NOR3x1', 32), ('NAND3x1', 31), ('TIELOx1', 27), ('OR2x2', 24), ('XNOR2x1', 19), ('AOI21x1', 15), ('NAND2x1', 14), ('XOR2x1', 3), ('AND2x2', 3), ('NOR2x1', 1)]
creating networkx graph with  322  nodes
created networkx graph with  322  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02413320541381836
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.0498051643371582
loadDataAndPreprocess done. time esclaped:  0.049817800521850586
originalArea= 27.104219999999966
initial iCellArea= 27.104219999999966
dealing with pattern# ROUTER_G0_29_91 with 21 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_29_91 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 25.646219931542873, gates: 240, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G0_29_91.lib; read_verilog /tmp/IGG14B573J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G0_29_91.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IGG14B573J.v
Parsing Verilog input from `/tmp/IGG14B573J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4c3930a85a
CPU: user 0.03s system 0.01s, MEM: 17.75 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 58% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 267, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 68), ('PI', 60), ('ROUTER_G0_29_91', 56), ('TIELOx1', 27), ('AOI21x1', 27), ('OAI21x1', 23), ('XNOR2x1', 22), ('NAND2x1', 18), ('OR2x2', 15), ('NAND3x1', 7), ('AND2x2', 3), ('NOR2x1', 1)]
creating networkx graph with  327  nodes
created networkx graph with  327  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.2905693054199219
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.323803186416626
loadDataAndPreprocess done. time esclaped:  1.3238160610198975
current iCellArea= 26.360639999999993
>>> choose the cluster ROUTER_G0_29_91!

dealing with pattern# ROUTER_G1_33_36 with 36 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G1_33_36 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 23.95494009181857, gates: 220, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G1_33_36.lib; read_verilog /tmp/JMJL5NZTFH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G1_33_36.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JMJL5NZTFH.v
Parsing Verilog input from `/tmp/JMJL5NZTFH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: abe7bb5366
CPU: user 0.03s system 0.01s, MEM: 17.62 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_verilog (0 sec), 38% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 247, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('ROUTER_G1_33_36', 51), ('INVx1', 47), ('TIELOx1', 27), ('AOI21x1', 27), ('OAI21x1', 22), ('XNOR2x1', 18), ('NAND2x1', 17), ('OR2x2', 15), ('NAND3x1', 7), ('ROUTER_G0_29_91', 7), ('XOR2x1', 4), ('AND2x2', 3), ('NOR2x1', 2)]
creating networkx graph with  307  nodes
created networkx graph with  307  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.2566871643066406
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.2819716930389404
loadDataAndPreprocess done. time esclaped:  2.281984329223633
current iCellArea= 24.873479999999965
>>> choose the cluster ROUTER_G1_33_36!

dealing with pattern# ROUTER_G2_28_55 with 15 clusters ( size = 4 )
>>> Warning: the pattern has been included. function: [ B&~A&~C ]
dealing with pattern# ROUTER_G2_27_42 with 14 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G2_27_42 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G2_43_44 with 13 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G2_43_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.884580235928297, gates: 227, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G2_43_44.lib; read_verilog /tmp/4M16N28J7T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G2_43_44.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4M16N28J7T.v
Parsing Verilog input from `/tmp/4M16N28J7T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c2ecfefad4
CPU: user 0.03s system 0.01s, MEM: 17.62 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 57% 2x read_verilog (0 sec), 36% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 254, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVx1', 53), ('ROUTER_G2_43_44', 52), ('TIELOx1', 27), ('AOI21x1', 24), ('OAI21x1', 19), ('OR2x2', 16), ('XNOR2x1', 15), ('NAND2x1', 14), ('ROUTER_G1_33_36', 10), ('AND2x2', 6), ('XOR2x1', 5), ('ROUTER_G0_29_91', 5), ('NAND3x1', 4), ('NOR3x1', 2), ('NOR2x1', 2)]
creating networkx graph with  314  nodes
created networkx graph with  314  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.0760719776153564
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.0988190174102783
loadDataAndPreprocess done. time esclaped:  3.0988314151763916
current iCellArea= 22.890599999999957
>>> choose the cluster ROUTER_G2_43_44!

dealing with pattern# ROUTER_G3_28_92 with 29 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# ROUTER_G3_27_43 with 14 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B&(C|~A) ]
dealing with pattern# ROUTER_G3_27_28_43 with 11 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G3_27_28_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.797100231051445, gates: 220, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G3_27_28_43.lib; read_verilog /tmp/426UFPCGLA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G3_27_28_43.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/426UFPCGLA.v
Parsing Verilog input from `/tmp/426UFPCGLA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 78ce507744
CPU: user 0.04s system 0.00s, MEM: 17.62 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 57% 2x read_verilog (0 sec), 37% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 247, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('ROUTER_G2_43_44', 51), ('INVx1', 46), ('TIELOx1', 27), ('AOI21x1', 21), ('OAI21x1', 19), ('OR2x2', 16), ('XNOR2x1', 15), ('NAND2x1', 14), ('ROUTER_G1_33_36', 11), ('AND2x2', 6), ('XOR2x1', 5), ('ROUTER_G0_29_91', 5), ('NAND3x1', 4), ('ROUTER_G3_27_28_43', 3), ('NOR3x1', 2), ('NOR2x1', 2)]
creating networkx graph with  307  nodes
created networkx graph with  307  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.5899250507354736
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.6133720874786377
loadDataAndPreprocess done. time esclaped:  3.6133852005004883
current iCellArea= 22.803119999999957
>>> choose the cluster ROUTER_G3_27_28_43!

dealing with pattern# ROUTER_G4_28_125 with 28 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# ROUTER_G4_31_98 with 11 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_31_98 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.592980198562145, gates: 213, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G4_31_98.lib; read_verilog /tmp/96WS94DHD1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/router//ROUTER_G4_31_98.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/96WS94DHD1.v
Parsing Verilog input from `/tmp/96WS94DHD1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3588cc44cb
CPU: user 0.03s system 0.01s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 57% 2x read_verilog (0 sec), 36% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('ROUTER_G2_43_44', 51), ('INVx1', 40), ('TIELOx1', 27), ('AOI21x1', 21), ('OR2x2', 15), ('XNOR2x1', 15), ('NAND2x1', 13), ('OAI21x1', 12), ('ROUTER_G1_33_36', 12), ('ROUTER_G4_31_98', 7), ('AND2x2', 6), ('XOR2x1', 5), ('ROUTER_G0_29_91', 5), ('NAND3x1', 4), ('ROUTER_G3_27_28_43', 3), ('NOR3x1', 2), ('NOR2x1', 2)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.079598903656006
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.09839940071106
loadDataAndPreprocess done. time esclaped:  4.098412275314331
current iCellArea= 22.59899999999996
>>> choose the cluster ROUTER_G4_31_98!

saveArea= 4.505220000000005  /  16.621839698762813 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 473.3834491632879, gates: 4134, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//sin.lib; read_verilog /tmp/JPEZSM89XO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JPEZSM89XO.v
Parsing Verilog input from `/tmp/JPEZSM89XO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8585ea94ae
CPU: user 0.28s system 0.02s, MEM: 49.80 MB total, 43.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4134, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 571), ('NAND2x1', 512), ('OAI21x1', 501), ('OR2x2', 490), ('XNOR2x1', 456), ('NAND3x1', 403), ('NOR3x1', 384), ('AOI21x1', 381), ('XOR2x1', 157), ('AND2x2', 152), ('NOR2x1', 127), ('PI', 24)]
creating networkx graph with  4158  nodes
created networkx graph with  4158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.6372692584991455
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.7213621139526367
loadDataAndPreprocess done. time esclaped:  1.72139573097229
originalArea= 473.38344000001905
initial iCellArea= 473.38344000001905
dealing with pattern# SIN_G0_0_132 with 430 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_0_132 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 455.3625614196062, gates: 4014, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G0_0_132.lib; read_verilog /tmp/INBDJV3CJQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G0_0_132.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/INBDJV3CJQ.v
Parsing Verilog input from `/tmp/INBDJV3CJQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 84bc421aff
CPU: user 0.28s system 0.01s, MEM: 48.85 MB total, 42.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4014, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G0_0_132', 674), ('NAND2x1', 535), ('OAI21x1', 526), ('INVx1', 514), ('XNOR2x1', 442), ('OR2x2', 398), ('AOI21x1', 359), ('XOR2x1', 162), ('NOR2x1', 146), ('AND2x2', 138), ('NAND3x1', 108), ('PI', 24), ('NOR3x1', 12)]
creating networkx graph with  4038  nodes
created networkx graph with  4038  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.42772889137268
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.563384294509888
loadDataAndPreprocess done. time esclaped:  17.563416481018066
current iCellArea= 455.3625600000225
>>> choose the cluster SIN_G0_0_132!

dealing with pattern# SIN_G1_3_76 with 680 clusters ( size = 3 )
>>> : Synthesis pattern# SIN_G1_3_76 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 444.00474337115884, gates: 3976, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G1_3_76.lib; read_verilog /tmp/1BVZR0UTE8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G1_3_76.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1BVZR0UTE8.v
Parsing Verilog input from `/tmp/1BVZR0UTE8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6d3518e046
CPU: user 0.26s system 0.02s, MEM: 48.13 MB total, 42.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3976, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G1_3_76', 720), ('OAI21x1', 528), ('INVx1', 517), ('NAND2x1', 515), ('XNOR2x1', 435), ('AOI21x1', 355), ('OR2x2', 338), ('XOR2x1', 173), ('AND2x2', 149), ('NOR2x1', 127), ('NAND3x1', 92), ('PI', 24), ('SIN_G0_0_132', 21), ('NOR3x1', 6)]
creating networkx graph with  4000  nodes
created networkx graph with  4000  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  32.10595703125
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.35452175140381
loadDataAndPreprocess done. time esclaped:  33.35455298423767
current iCellArea= 444.00474000001697
>>> choose the cluster SIN_G1_3_76!

dealing with pattern# SIN_G2_16_2047 with 365 clusters ( size = 4 )
>>> : Synthesis pattern# SIN_G2_16_2047 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 404.0118054077029, gates: 3907, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G2_16_2047.lib; read_verilog /tmp/MC6OA7ZZVK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G2_16_2047.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MC6OA7ZZVK.v
Parsing Verilog input from `/tmp/MC6OA7ZZVK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 72e988f99f
CPU: user 0.26s system 0.02s, MEM: 47.88 MB total, 41.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3907, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G2_16_2047', 892), ('OAI21x1', 490), ('INVx1', 464), ('XNOR2x1', 447), ('AOI21x1', 365), ('NAND2x1', 364), ('OR2x2', 295), ('AND2x2', 234), ('XOR2x1', 157), ('NOR2x1', 128), ('NAND3x1', 48), ('PI', 24), ('SIN_G1_3_76', 10), ('SIN_G0_0_132', 9), ('NOR3x1', 4)]
creating networkx graph with  3931  nodes
created networkx graph with  3931  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  47.23639440536499
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  48.440614223480225
loadDataAndPreprocess done. time esclaped:  48.44064474105835
current iCellArea= 404.0118000000205
>>> choose the cluster SIN_G2_16_2047!

dealing with pattern# SIN_G3_0_27 with 624 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# SIN_G3_1_38 with 280 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G3_1_38 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 387.5947246514261, gates: 3686, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G3_1_38.lib; read_verilog /tmp/AMGISYBJBC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G3_1_38.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AMGISYBJBC.v
Parsing Verilog input from `/tmp/AMGISYBJBC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 214f0d793e
CPU: user 0.25s system 0.02s, MEM: 46.18 MB total, 40.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3686, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G2_16_2047', 898), ('XNOR2x1', 440), ('INVx1', 385), ('OAI21x1', 381), ('NAND2x1', 335), ('AOI21x1', 299), ('OR2x2', 269), ('AND2x2', 213), ('XOR2x1', 159), ('SIN_G3_1_38', 126), ('NOR2x1', 115), ('NAND3x1', 34), ('PI', 24), ('SIN_G1_3_76', 14), ('SIN_G0_0_132', 11), ('NOR3x1', 7)]
creating networkx graph with  3710  nodes
created networkx graph with  3710  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  62.60134315490723
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  63.78490614891052
loadDataAndPreprocess done. time esclaped:  63.78493642807007
current iCellArea= 387.5947200000164
>>> choose the cluster SIN_G3_1_38!

dealing with pattern# SIN_G4_0_27 with 814 clusters ( size = 5 )
>>> Warning: the pattern has been included. function: [ A&B&~C ]
dealing with pattern# SIN_G4_251_1778 with 261 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G4_251_1778 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 381.4419660754502, gates: 3505, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G4_251_1778.lib; read_verilog /tmp/FWJV7RV6P9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sin//SIN_G4_251_1778.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FWJV7RV6P9.v
Parsing Verilog input from `/tmp/FWJV7RV6P9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 632044ec43
CPU: user 0.25s system 0.02s, MEM: 44.94 MB total, 38.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3505, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G2_16_2047', 887), ('INVx1', 413), ('OAI21x1', 373), ('NAND2x1', 342), ('AOI21x1', 339), ('OR2x2', 255), ('AND2x2', 222), ('XNOR2x1', 188), ('SIN_G4_251_1778', 179), ('NOR2x1', 91), ('SIN_G3_1_38', 91), ('XOR2x1', 77), ('NAND3x1', 29), ('PI', 24), ('SIN_G1_3_76', 7), ('NOR3x1', 6), ('SIN_G0_0_132', 6)]
creating networkx graph with  3529  nodes
created networkx graph with  3529  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  77.27677130699158
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  78.3281078338623
loadDataAndPreprocess done. time esclaped:  78.32813835144043
current iCellArea= 381.4419600000173
>>> choose the cluster SIN_G4_251_1778!

saveArea= 91.94148000000177  /  19.422200320314982 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2140.169083032757, gates: 18103, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//sqrt.lib; read_verilog /tmp/SJ4NDCNFIS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SJ4NDCNFIS.v
Parsing Verilog input from `/tmp/SJ4NDCNFIS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 87c05301bd
CPU: user 1.42s system 0.07s, MEM: 169.25 MB total, 161.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3226), ('OAI21x1', 3026), ('NOR3x1', 2818), ('INVx1', 2227), ('XNOR2x1', 2023), ('AND2x2', 1958), ('NAND2x1', 1239), ('NAND3x1', 1171), ('NOR2x1', 199), ('OR2x2', 172), ('PI', 128), ('XOR2x1', 44)]
creating networkx graph with  18231  nodes
created networkx graph with  18231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.4233710765838623
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.004470586776733
loadDataAndPreprocess done. time esclaped:  5.00450325012207
originalArea= 2140.1690399999793
initial iCellArea= 2140.1690399999793
dealing with pattern# SQRT_G0_76_112 with 1761 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_76_112 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2140.169083032757, gates: 18103, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G0_76_112.lib; read_verilog /tmp/4QC48HOG97.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G0_76_112.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4QC48HOG97.v
Parsing Verilog input from `/tmp/4QC48HOG97.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 759145d26d
CPU: user 1.41s system 0.06s, MEM: 169.38 MB total, 161.36 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3226), ('OAI21x1', 3026), ('NOR3x1', 2818), ('INVx1', 2227), ('XNOR2x1', 2023), ('AND2x2', 1958), ('NAND2x1', 1239), ('NAND3x1', 1171), ('NOR2x1', 199), ('OR2x2', 172), ('PI', 128), ('XOR2x1', 44)]
creating networkx graph with  18231  nodes
created networkx graph with  18231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.530072689056396
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.24506711959839
loadDataAndPreprocess done. time esclaped:  17.245103359222412
current iCellArea= 2140.1690399999793
>>> area increased after remapping!

dealing with pattern# SQRT_G0_143_199 with 1761 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G0_160_220_245 with 1726 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G0_160_220_245 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2140.169083032757, gates: 18103, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G0_160_220_245.lib; read_verilog /tmp/L1VR2OCMRT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G0_160_220_245.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L1VR2OCMRT.v
Parsing Verilog input from `/tmp/L1VR2OCMRT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bab46435ef
CPU: user 1.41s system 0.06s, MEM: 169.46 MB total, 161.44 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21x1', 3226), ('OAI21x1', 3026), ('NOR3x1', 2818), ('INVx1', 2227), ('XNOR2x1', 2023), ('AND2x2', 1958), ('NAND2x1', 1239), ('NAND3x1', 1171), ('NOR2x1', 199), ('OR2x2', 172), ('PI', 128), ('XOR2x1', 44)]
creating networkx graph with  18231  nodes
created networkx graph with  18231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.40566062927246
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  24.2780978679657
loadDataAndPreprocess done. time esclaped:  24.278133392333984
current iCellArea= 2140.1690399999793
>>> area increased after remapping!

dealing with pattern# SQRT_G0_3_17 with 1552 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_3_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2078.2477881908417, gates: 17824, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G0_3_17.lib; read_verilog /tmp/E4NU94OYVT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G0_3_17.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E4NU94OYVT.v
Parsing Verilog input from `/tmp/E4NU94OYVT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 25f9353af1
CPU: user 1.41s system 0.07s, MEM: 167.24 MB total, 159.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17824, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3087), ('AOI21x1', 3059), ('OAI21x1', 3023), ('INVx1', 2152), ('XNOR2x1', 2021), ('AND2x2', 1879), ('NAND2x1', 1179), ('NAND3x1', 1027), ('OR2x2', 187), ('NOR2x1', 163), ('PI', 128), ('XOR2x1', 45), ('NOR3x1', 2)]
creating networkx graph with  17952  nodes
created networkx graph with  17952  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  29.969035625457764
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  31.721063375473022
loadDataAndPreprocess done. time esclaped:  31.7210955619812
current iCellArea= 2078.2477799999288
>>> choose the cluster SQRT_G0_3_17!

dealing with pattern# SQRT_G1_69_105 with 1771 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_69_105 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2078.2477881908417, gates: 17824, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G1_69_105.lib; read_verilog /tmp/OK7FHY2IWH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G1_69_105.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OK7FHY2IWH.v
Parsing Verilog input from `/tmp/OK7FHY2IWH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fe6bea6698
CPU: user 1.43s system 0.06s, MEM: 167.28 MB total, 159.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17824, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3087), ('AOI21x1', 3059), ('OAI21x1', 3023), ('INVx1', 2152), ('XNOR2x1', 2021), ('AND2x2', 1879), ('NAND2x1', 1179), ('NAND3x1', 1027), ('OR2x2', 187), ('NOR2x1', 163), ('PI', 128), ('XOR2x1', 45), ('NOR3x1', 2)]
creating networkx graph with  17952  nodes
created networkx graph with  17952  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.068140506744385
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  43.86397647857666
loadDataAndPreprocess done. time esclaped:  43.86400771141052
current iCellArea= 2078.2477799999288
>>> area increased after remapping!

dealing with pattern# SQRT_G1_105_132 with 1756 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G1_69_105_132 with 1714 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G1_69_105_132 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 2078.2477881908417, gates: 17824, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G1_69_105_132.lib; read_verilog /tmp/9NJ6CCCF82.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G1_69_105_132.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9NJ6CCCF82.v
Parsing Verilog input from `/tmp/9NJ6CCCF82.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d8089bcde2
CPU: user 1.42s system 0.07s, MEM: 167.34 MB total, 159.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17824, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3087), ('AOI21x1', 3059), ('OAI21x1', 3023), ('INVx1', 2152), ('XNOR2x1', 2021), ('AND2x2', 1879), ('NAND2x1', 1179), ('NAND3x1', 1027), ('OR2x2', 187), ('NOR2x1', 163), ('PI', 128), ('XOR2x1', 45), ('NOR3x1', 2)]
creating networkx graph with  17952  nodes
created networkx graph with  17952  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  48.60683608055115
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.13416051864624
loadDataAndPreprocess done. time esclaped:  51.134196519851685
current iCellArea= 2078.2477799999288
>>> area increased after remapping!

dealing with pattern# SQRT_G1_1_5200 with 1416 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_1_5200 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQRT_G1_6_322 with 1318 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_6_322 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1996.395657658577, gates: 16556, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G1_6_322.lib; read_verilog /tmp/P7KYP8LPGF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G1_6_322.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P7KYP8LPGF.v
Parsing Verilog input from `/tmp/P7KYP8LPGF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 57d8f35653
CPU: user 1.30s system 0.07s, MEM: 157.66 MB total, 149.75 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16556, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3095), ('OAI21x1', 3031), ('XNOR2x1', 1965), ('AND2x2', 1888), ('INVx1', 1722), ('SQRT_G1_6_322', 1266), ('NAND2x1', 1161), ('NAND3x1', 1037), ('AOI21x1', 1001), ('OR2x2', 191), ('NOR2x1', 153), ('PI', 128), ('XOR2x1', 44), ('NOR3x1', 2)]
creating networkx graph with  16684  nodes
created networkx graph with  16684  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  57.424861669540405
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  58.932042598724365
loadDataAndPreprocess done. time esclaped:  58.93207597732544
current iCellArea= 1996.3956599999744
>>> choose the cluster SQRT_G1_6_322!

dealing with pattern# SQRT_G2_67_96 with 1775 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_67_96 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1996.395657658577, gates: 16556, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G2_67_96.lib; read_verilog /tmp/HHPRASEVBZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G2_67_96.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HHPRASEVBZ.v
Parsing Verilog input from `/tmp/HHPRASEVBZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9c08118b50
CPU: user 1.30s system 0.06s, MEM: 157.65 MB total, 149.75 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16556, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3095), ('OAI21x1', 3031), ('XNOR2x1', 1965), ('AND2x2', 1888), ('INVx1', 1722), ('SQRT_G1_6_322', 1266), ('NAND2x1', 1161), ('NAND3x1', 1037), ('AOI21x1', 1001), ('OR2x2', 191), ('NOR2x1', 153), ('PI', 128), ('XOR2x1', 44), ('NOR3x1', 2)]
creating networkx graph with  16684  nodes
created networkx graph with  16684  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  68.25340032577515
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  69.77370095252991
loadDataAndPreprocess done. time esclaped:  69.77373218536377
current iCellArea= 1996.3956599999744
>>> area increased after remapping!

dealing with pattern# SQRT_G2_96_125 with 1384 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G2_67_96_125 with 1345 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G2_67_96_125 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1996.395657658577, gates: 16556, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G2_67_96_125.lib; read_verilog /tmp/Q5XTXWSTYH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G2_67_96_125.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q5XTXWSTYH.v
Parsing Verilog input from `/tmp/Q5XTXWSTYH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ca7d3e5d74
CPU: user 1.30s system 0.06s, MEM: 157.71 MB total, 149.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16556, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G0_3_17', 3095), ('OAI21x1', 3031), ('XNOR2x1', 1965), ('AND2x2', 1888), ('INVx1', 1722), ('SQRT_G1_6_322', 1266), ('NAND2x1', 1161), ('NAND3x1', 1037), ('AOI21x1', 1001), ('OR2x2', 191), ('NOR2x1', 153), ('PI', 128), ('XOR2x1', 44), ('NOR3x1', 2)]
creating networkx graph with  16684  nodes
created networkx graph with  16684  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  74.26816034317017
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  76.53848385810852
loadDataAndPreprocess done. time esclaped:  76.53851246833801
current iCellArea= 1996.3956599999744
>>> area increased after remapping!

dealing with pattern# SQRT_G2_3_227 with 927 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_3_227 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1892.2069664262235, gates: 15759, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G2_3_227.lib; read_verilog /tmp/7XZPK2GZW5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G2_3_227.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7XZPK2GZW5.v
Parsing Verilog input from `/tmp/7XZPK2GZW5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e6fd6a163c
CPU: user 1.25s system 0.06s, MEM: 148.36 MB total, 142.04 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15759, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2891), ('SQRT_G2_3_227', 2652), ('XNOR2x1', 2010), ('INVx1', 2005), ('SQRT_G0_3_17', 1530), ('AOI21x1', 1175), ('AND2x2', 1070), ('OR2x2', 1003), ('SQRT_G1_6_322', 989), ('NAND2x1', 286), ('PI', 128), ('NOR2x1', 85), ('XOR2x1', 51), ('NAND3x1', 10), ('NOR3x1', 2)]
creating networkx graph with  15887  nodes
created networkx graph with  15887  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  80.8193187713623
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  83.91816973686218
loadDataAndPreprocess done. time esclaped:  83.91820645332336
current iCellArea= 1892.2069799999947
>>> choose the cluster SQRT_G2_3_227!

dealing with pattern# SQRT_G3_38_77 with 1646 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G3_1_58 with 1419 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ (A&~B)|(B&~A) ]
dealing with pattern# SQRT_G3_176_177_241 with 1314 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_176_177_241 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1892.2069664262235, gates: 15759, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_176_177_241.lib; read_verilog /tmp/JGXQWQ9DT0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_176_177_241.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JGXQWQ9DT0.v
Parsing Verilog input from `/tmp/JGXQWQ9DT0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 375471ab94
CPU: user 1.26s system 0.06s, MEM: 148.45 MB total, 142.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15759, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2891), ('SQRT_G2_3_227', 2652), ('XNOR2x1', 2010), ('INVx1', 2005), ('SQRT_G0_3_17', 1530), ('AOI21x1', 1175), ('AND2x2', 1070), ('OR2x2', 1003), ('SQRT_G1_6_322', 989), ('NAND2x1', 286), ('PI', 128), ('NOR2x1', 85), ('XOR2x1', 51), ('NAND3x1', 10), ('NOR3x1', 2)]
creating networkx graph with  15887  nodes
created networkx graph with  15887  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  95.74982166290283
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  99.06786918640137
loadDataAndPreprocess done. time esclaped:  99.06790471076965
current iCellArea= 1892.2069799999947
>>> area increased after remapping!

dealing with pattern# SQRT_G3_196_301_336 with 1211 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ (A&B)|(~A&~B) ]
dealing with pattern# SQRT_G3_195_196_301_336 with 1210 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G3_195_196_301_336 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1892.2069664262235, gates: 15759, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_195_196_301_336.lib; read_verilog /tmp/VWRSVBPT05.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_195_196_301_336.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VWRSVBPT05.v
Parsing Verilog input from `/tmp/VWRSVBPT05.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 639f7eb1d3
CPU: user 1.28s system 0.07s, MEM: 148.51 MB total, 142.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15759, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2891), ('SQRT_G2_3_227', 2652), ('XNOR2x1', 2010), ('INVx1', 2005), ('SQRT_G0_3_17', 1530), ('AOI21x1', 1175), ('AND2x2', 1070), ('OR2x2', 1003), ('SQRT_G1_6_322', 989), ('NAND2x1', 286), ('PI', 128), ('NOR2x1', 85), ('XOR2x1', 51), ('NAND3x1', 10), ('NOR3x1', 2)]
creating networkx graph with  15887  nodes
created networkx graph with  15887  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  102.99514985084534
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  105.88995552062988
loadDataAndPreprocess done. time esclaped:  105.88998556137085
current iCellArea= 1892.2069799999947
>>> area increased after remapping!

dealing with pattern# SQRT_G3_196_301_336_397 with 996 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G3_196_301_336_397 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1892.2069664262235, gates: 15759, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_196_301_336_397.lib; read_verilog /tmp/17K1W19WTV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_196_301_336_397.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/17K1W19WTV.v
Parsing Verilog input from `/tmp/17K1W19WTV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 33bfa65362
CPU: user 1.27s system 0.07s, MEM: 148.51 MB total, 142.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15759, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2891), ('SQRT_G2_3_227', 2652), ('XNOR2x1', 2010), ('INVx1', 2005), ('SQRT_G0_3_17', 1530), ('AOI21x1', 1175), ('AND2x2', 1070), ('OR2x2', 1003), ('SQRT_G1_6_322', 989), ('NAND2x1', 286), ('PI', 128), ('NOR2x1', 85), ('XOR2x1', 51), ('NAND3x1', 10), ('NOR3x1', 2)]
creating networkx graph with  15887  nodes
created networkx graph with  15887  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.11922645568848
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  113.16842603683472
loadDataAndPreprocess done. time esclaped:  113.16845703125
current iCellArea= 1892.2069799999947
>>> area increased after remapping!

dealing with pattern# SQRT_G3_2_61 with 962 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_2_61 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1489.1428761072457, gates: 12153, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_2_61.lib; read_verilog /tmp/7Q69QI8Q6H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G3_2_61.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7Q69QI8Q6H.v
Parsing Verilog input from `/tmp/7Q69QI8Q6H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 00a2afdf92
CPU: user 0.94s system 0.04s, MEM: 119.41 MB total, 112.64 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12153, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G3_2_61', 2293), ('XNOR2x1', 1515), ('OAI21x1', 1310), ('AOI21x1', 1260), ('AND2x2', 1018), ('NOR2x1', 893), ('SQRT_G1_6_322', 881), ('INVx1', 855), ('SQRT_G2_3_227', 772), ('XOR2x1', 441), ('SQRT_G0_3_17', 354), ('NAND2x1', 281), ('OR2x2', 280), ('PI', 128)]
creating networkx graph with  12281  nodes
created networkx graph with  12281  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  117.9890992641449
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  120.43081212043762
loadDataAndPreprocess done. time esclaped:  120.43085098266602
current iCellArea= 1489.1428799999876
>>> choose the cluster SQRT_G3_2_61!

dealing with pattern# SQRT_G4_36_78 with 916 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_36_78 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1489.1428761072457, gates: 12153, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G4_36_78.lib; read_verilog /tmp/BFNLWTOUSD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G4_36_78.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BFNLWTOUSD.v
Parsing Verilog input from `/tmp/BFNLWTOUSD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4857e53d51
CPU: user 0.93s system 0.05s, MEM: 119.41 MB total, 112.64 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12153, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G3_2_61', 2293), ('XNOR2x1', 1515), ('OAI21x1', 1310), ('AOI21x1', 1260), ('AND2x2', 1018), ('NOR2x1', 893), ('SQRT_G1_6_322', 881), ('INVx1', 855), ('SQRT_G2_3_227', 772), ('XOR2x1', 441), ('SQRT_G0_3_17', 354), ('NAND2x1', 281), ('OR2x2', 280), ('PI', 128)]
creating networkx graph with  12281  nodes
created networkx graph with  12281  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  127.65301179885864
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  130.8047502040863
loadDataAndPreprocess done. time esclaped:  130.80479335784912
current iCellArea= 1489.1428799999876
>>> area increased after remapping!

dealing with pattern# SQRT_G4_4_29 with 888 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# SQRT_G4_4_88 with 819 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G4_4_88 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1375.5646832622588, gates: 11938, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G4_4_88.lib; read_verilog /tmp/8IJH19E9FF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/sqrt//SQRT_G4_4_88.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8IJH19E9FF.v
Parsing Verilog input from `/tmp/8IJH19E9FF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f899c29b10
CPU: user 0.92s system 0.04s, MEM: 117.58 MB total, 110.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11938, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G4_4_88', 2368), ('XNOR2x1', 1806), ('OAI21x1', 1268), ('AOI21x1', 1193), ('AND2x2', 1059), ('NOR2x1', 996), ('SQRT_G1_6_322', 960), ('SQRT_G2_3_227', 837), ('INVx1', 665), ('NAND2x1', 233), ('OR2x2', 165), ('SQRT_G0_3_17', 154), ('XOR2x1', 149), ('PI', 128), ('SQRT_G3_2_61', 84), ('NOR3x1', 1)]
creating networkx graph with  12066  nodes
created networkx graph with  12066  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  133.9347686767578
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  135.91371965408325
loadDataAndPreprocess done. time esclaped:  135.91375350952148
current iCellArea= 1375.5646800000154
>>> choose the cluster SQRT_G4_4_88!

saveArea= 764.6043599999639  /  35.72635365288582 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1595.3144643120468, gates: 14290, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//square.lib; read_verilog /tmp/UKC4WS6MVV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//square.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UKC4WS6MVV.v
Parsing Verilog input from `/tmp/UKC4WS6MVV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 97523d1622
CPU: user 1.06s system 0.05s, MEM: 131.10 MB total, 124.63 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14291, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2095), ('NAND2x1', 2089), ('OR2x2', 1861), ('INVx1', 1769), ('AOI21x1', 1671), ('XNOR2x1', 1551), ('XOR2x1', 1281), ('NOR3x1', 647), ('AND2x2', 639), ('NOR2x1', 443), ('NAND3x1', 243), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  14355  nodes
created networkx graph with  14355  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.4159722328186035
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.869188070297241
loadDataAndPreprocess done. time esclaped:  5.869218826293945
originalArea= 1595.183219999981
initial iCellArea= 1595.183219999981
dealing with pattern# SQUARE_G0_6_7 with 1347 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1564.9880536906421, gates: 13888, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G0_6_7.lib; read_verilog /tmp/ISDA6TVJND.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G0_6_7.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ISDA6TVJND.v
Parsing Verilog input from `/tmp/ISDA6TVJND.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 75ea9924d0
CPU: user 1.02s system 0.06s, MEM: 128.42 MB total, 121.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13889, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21x1', 2540), ('NAND2x1', 2301), ('INVx1', 1741), ('XNOR2x1', 1490), ('XOR2x1', 1340), ('AOI21x1', 1118), ('SQUARE_G0_6_7', 1014), ('NOR2x1', 897), ('AND2x2', 685), ('OR2x2', 587), ('NOR3x1', 169), ('PI', 64), ('NAND3x1', 5), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13953  nodes
created networkx graph with  13953  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.229305505752563
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  29.725446701049805
loadDataAndPreprocess done. time esclaped:  29.72548270225525
current iCellArea= 1564.8568199999875
>>> choose the cluster SQUARE_G0_6_7!

dealing with pattern# SQUARE_G1_2_105 with 1428 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_2_105 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1515.5910109505057, gates: 12940, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G1_2_105.lib; read_verilog /tmp/5NW911YLBQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G1_2_105.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5NW911YLBQ.v
Parsing Verilog input from `/tmp/5NW911YLBQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ccb3e747c
CPU: user 0.96s system 0.06s, MEM: 122.11 MB total, 115.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12941, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 2283), ('OAI21x1', 1978), ('XNOR2x1', 1418), ('XOR2x1', 1412), ('INVx1', 1058), ('AOI21x1', 1054), ('SQUARE_G0_6_7', 996), ('NOR2x1', 779), ('AND2x2', 655), ('OR2x2', 589), ('SQUARE_G1_2_105', 570), ('NOR3x1', 132), ('PI', 64), ('NAND3x1', 15), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13005  nodes
created networkx graph with  13005  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  50.37733435630798
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  52.77241015434265
loadDataAndPreprocess done. time esclaped:  52.77244567871094
current iCellArea= 1515.4597799999967
>>> choose the cluster SQUARE_G1_2_105!

dealing with pattern# SQUARE_G2_14_218 with 1179 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_14_218 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1511.2024320624769, gates: 13033, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G2_14_218.lib; read_verilog /tmp/P71FXCJLDT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G2_14_218.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P71FXCJLDT.v
Parsing Verilog input from `/tmp/P71FXCJLDT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0872d73549
CPU: user 0.96s system 0.05s, MEM: 122.96 MB total, 116.35 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13034, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 2141), ('XNOR2x1', 1610), ('OAI21x1', 1527), ('AOI21x1', 1500), ('OR2x2', 1241), ('XOR2x1', 1221), ('INVx1', 1145), ('SQUARE_G2_14_218', 846), ('SQUARE_G1_2_105', 689), ('NOR2x1', 423), ('AND2x2', 385), ('SQUARE_G0_6_7', 290), ('PI', 64), ('NOR3x1', 8), ('NAND3x1', 6), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13098  nodes
created networkx graph with  13098  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.37025237083435
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.76492428779602
loadDataAndPreprocess done. time esclaped:  86.7649712562561
current iCellArea= 1511.0711999999771
>>> choose the cluster SQUARE_G2_14_218!

dealing with pattern# SQUARE_G3_6_7 with 1238 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A|~B|~C ]
dealing with pattern# SQUARE_G3_2_94 with 860 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# SQUARE_G3_119_129 with 770 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G3_119_129 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1483.004719555378, gates: 12073, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G3_119_129.lib; read_verilog /tmp/SAF9L081ZZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G3_119_129.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SAF9L081ZZ.v
Parsing Verilog input from `/tmp/SAF9L081ZZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 487b42a04d
CPU: user 0.92s system 0.05s, MEM: 116.65 MB total, 109.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12074, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 2191), ('OAI21x1', 1553), ('AOI21x1', 1485), ('OR2x2', 1253), ('INVx1', 1180), ('SQUARE_G3_119_129', 1033), ('SQUARE_G2_14_218', 853), ('SQUARE_G1_2_105', 637), ('NOR2x1', 425), ('AND2x2', 407), ('XNOR2x1', 397), ('XOR2x1', 360), ('SQUARE_G0_6_7', 288), ('PI', 64), ('NAND3x1', 6), ('NOR3x1', 4), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  12138  nodes
created networkx graph with  12138  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  105.10217261314392
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  106.43926882743835
loadDataAndPreprocess done. time esclaped:  106.43931317329407
current iCellArea= 1483.0484399999104
>>> choose the cluster SQUARE_G3_119_129!

dealing with pattern# SQUARE_G4_6_7 with 1264 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ A|~B|~C ]
dealing with pattern# SQUARE_G4_2_92 with 889 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~B|(C&~A) ]
dealing with pattern# SQUARE_G4_21_26 with 480 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_21_26 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQUARE_G4_6_8 with 385 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_6_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1472.41963840276, gates: 11817, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G4_6_8.lib; read_verilog /tmp/Q1UO7ZTRKQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/square//SQUARE_G4_6_8.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q1UO7ZTRKQ.v
Parsing Verilog input from `/tmp/Q1UO7ZTRKQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 06b8833254
CPU: user 0.90s system 0.05s, MEM: 115.03 MB total, 108.30 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11818, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2x1', 1919), ('OAI21x1', 1615), ('AOI21x1', 1386), ('OR2x2', 1213), ('INVx1', 1092), ('SQUARE_G3_119_129', 1023), ('SQUARE_G2_14_218', 870), ('SQUARE_G1_2_105', 526), ('NOR2x1', 415), ('XNOR2x1', 401), ('XOR2x1', 363), ('AND2x2', 360), ('SQUARE_G4_6_8', 321), ('SQUARE_G0_6_7', 301), ('PI', 64), ('NAND3x1', 8), ('NOR3x1', 3), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  11882  nodes
created networkx graph with  11882  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  149.52822875976562
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  151.23800587654114
loadDataAndPreprocess done. time esclaped:  151.23803734779358
current iCellArea= 1472.4633599999136
>>> choose the cluster SQUARE_G4_6_8!

saveArea= 122.71986000006746  /  7.693151386087732 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1150.2016384415329, gates: 9780, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//voter.lib; read_verilog /tmp/AMNTDQQKDJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AMNTDQQKDJ.v
Parsing Verilog input from `/tmp/AMNTDQQKDJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c551c1fa2c
CPU: user 0.67s system 0.04s, MEM: 95.12 MB total, 88.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 1999), ('INVx1', 1687), ('AOI21x1', 1191), ('PI', 1001), ('NAND2x1', 979), ('OAI21x1', 916), ('XOR2x1', 771), ('OR2x2', 628), ('NAND3x1', 515), ('AND2x2', 454), ('NOR3x1', 370), ('NOR2x1', 270)]
creating networkx graph with  10781  nodes
created networkx graph with  10781  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.5163822174072266
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.979031562805176
loadDataAndPreprocess done. time esclaped:  3.979062795639038
originalArea= 1150.0412400000437
initial iCellArea= 1150.0412400000437
dealing with pattern# VOTER_G0_4_5 with 1137 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_4_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1168.995266482234, gates: 9056, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G0_4_5.lib; read_verilog /tmp/K0QSL4ZMVU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G0_4_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K0QSL4ZMVU.v
Parsing Verilog input from `/tmp/K0QSL4ZMVU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5c83aa77f2
CPU: user 0.64s system 0.04s, MEM: 91.44 MB total, 84.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9056, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1488), ('AOI21x1', 1317), ('PI', 1001), ('VOTER_G0_4_5', 964), ('NAND2x1', 921), ('OAI21x1', 733), ('AND2x2', 636), ('OR2x2', 578), ('NOR3x1', 565), ('XNOR2x1', 540), ('NAND3x1', 485), ('NOR2x1', 447), ('XOR2x1', 382)]
creating networkx graph with  10057  nodes
created networkx graph with  10057  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.446623802185059
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.706468343734741
loadDataAndPreprocess done. time esclaped:  14.70650053024292
current iCellArea= 1168.995239999982
>>> area increased after remapping!

dealing with pattern# VOTER_G0_0_12 with 724 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_0_12 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G0_0_12_471 with 563 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G0_0_12_471 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1104.391276244074, gates: 9353, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G0_0_12_471.lib; read_verilog /tmp/CLZ46D4FHX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G0_0_12_471.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CLZ46D4FHX.v
Parsing Verilog input from `/tmp/CLZ46D4FHX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f2ce31b1de
CPU: user 0.66s system 0.04s, MEM: 91.96 MB total, 84.97 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9353, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 1940), ('INVx1', 1705), ('AOI21x1', 1188), ('PI', 1001), ('NAND2x1', 826), ('XOR2x1', 737), ('OAI21x1', 637), ('OR2x2', 552), ('NAND3x1', 424), ('AND2x2', 412), ('NOR3x1', 375), ('VOTER_G0_0_12_471', 342), ('NOR2x1', 215)]
creating networkx graph with  10354  nodes
created networkx graph with  10354  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.979649782180786
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  21.47563076019287
loadDataAndPreprocess done. time esclaped:  21.475666046142578
current iCellArea= 1104.2308800000458
>>> choose the cluster VOTER_G0_0_12_471!

dealing with pattern# VOTER_G1_3_4 with 1138 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_3_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1110.2524436526, gates: 8581, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G1_3_4.lib; read_verilog /tmp/6VREVEAY4A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G1_3_4.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6VREVEAY4A.v
Parsing Verilog input from `/tmp/6VREVEAY4A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 82c7d41afd
CPU: user 0.62s system 0.03s, MEM: 87.71 MB total, 81.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8581, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1645), ('AOI21x1', 1383), ('PI', 1001), ('NAND2x1', 962), ('VOTER_G1_3_4', 955), ('XNOR2x1', 511), ('NAND3x1', 510), ('AND2x2', 497), ('NOR3x1', 469), ('VOTER_G0_0_12_471', 463), ('OR2x2', 402), ('OAI21x1', 333), ('XOR2x1', 256), ('NOR2x1', 195)]
creating networkx graph with  9582  nodes
created networkx graph with  9582  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  30.66420578956604
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  31.732240438461304
loadDataAndPreprocess done. time esclaped:  31.732275247573853
current iCellArea= 1110.2524199999798
>>> area increased after remapping!

dealing with pattern# VOTER_G1_10_13 with 651 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# VOTER_G1_10_13_18 with 501 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A|(B&~C) ]
dealing with pattern# VOTER_G1_2_5 with 406 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_2_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1075.8582150638103, gates: 8880, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G1_2_5.lib; read_verilog /tmp/NJ40G01ZAE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G1_2_5.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NJ40G01ZAE.v
Parsing Verilog input from `/tmp/NJ40G01ZAE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9e29a08721
CPU: user 0.64s system 0.03s, MEM: 88.80 MB total, 82.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8880, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 1855), ('INVx1', 1480), ('AOI21x1', 1255), ('PI', 1001), ('NAND2x1', 650), ('XOR2x1', 648), ('OR2x2', 590), ('OAI21x1', 551), ('AND2x2', 432), ('VOTER_G0_0_12_471', 415), ('NAND3x1', 401), ('NOR3x1', 256), ('VOTER_G1_2_5', 179), ('NOR2x1', 168)]
creating networkx graph with  9881  nodes
created networkx graph with  9881  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.29163575172424
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  37.33859825134277
loadDataAndPreprocess done. time esclaped:  37.33863306045532
current iCellArea= 1075.858200000047
>>> choose the cluster VOTER_G1_2_5!

dealing with pattern# VOTER_G2_1_2 with 1127 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G2_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1050.0807810164988, gates: 7859, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G2_1_2.lib; read_verilog /tmp/C62AC7WTXY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G2_1_2.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C62AC7WTXY.v
Parsing Verilog input from `/tmp/C62AC7WTXY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3777fe522f
CPU: user 0.57s system 0.03s, MEM: 82.20 MB total, 75.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7859, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1425), ('AOI21x1', 1187), ('PI', 1001), ('VOTER_G2_1_2', 873), ('NAND2x1', 635), ('VOTER_G0_0_12_471', 527), ('XNOR2x1', 504), ('OAI21x1', 451), ('AND2x2', 434), ('NAND3x1', 428), ('OR2x2', 354), ('NOR3x1', 284), ('XOR2x1', 284), ('NOR2x1', 270), ('VOTER_G1_2_5', 203)]
creating networkx graph with  8860  nodes
created networkx graph with  8860  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  44.543373346328735
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  45.432878732681274
loadDataAndPreprocess done. time esclaped:  45.432907819747925
current iCellArea= 1050.0807600000007
>>> choose the cluster VOTER_G2_1_2!

dealing with pattern# VOTER_G3_1_4421 with 614 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# VOTER_G3_1001_1004_1005 with 266 clusters ( size = 3 )
>>> Warning: the pattern has been included. function: [ A|(B&~C) ]
dealing with pattern# VOTER_G3_988_989 with 249 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_988_989 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1051.2617614120245, gates: 7894, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G3_988_989.lib; read_verilog /tmp/UQ0PFUY4TU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G3_988_989.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UQ0PFUY4TU.v
Parsing Verilog input from `/tmp/UQ0PFUY4TU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ffbe8af4cd
CPU: user 0.59s system 0.02s, MEM: 82.32 MB total, 75.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7894, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1444), ('AOI21x1', 1203), ('PI', 1001), ('NAND2x1', 654), ('VOTER_G2_1_2', 637), ('VOTER_G0_0_12_471', 495), ('AND2x2', 467), ('XNOR2x1', 458), ('OAI21x1', 435), ('OR2x2', 419), ('NAND3x1', 413), ('VOTER_G3_988_989', 286), ('NOR2x1', 272), ('NOR3x1', 269), ('XOR2x1', 259), ('VOTER_G1_2_5', 183)]
creating networkx graph with  8895  nodes
created networkx graph with  8895  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.459195613861084
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.73748064041138
loadDataAndPreprocess done. time esclaped:  53.7375111579895
current iCellArea= 1051.261739999987
>>> area increased after remapping!

dealing with pattern# VOTER_G3_1_2 with 217 clusters ( size = 4 )
>>> : Synthesis pattern# VOTER_G3_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 1029.3917602822185, gates: 7541, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G3_1_2.lib; read_verilog /tmp/H0HGFCGVK5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G3_1_2.blif;' --

1. Executing Liberty frontend.
Imported 18 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H0HGFCGVK5.v
Parsing Verilog input from `/tmp/H0HGFCGVK5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dea02db94f
CPU: user 0.56s system 0.03s, MEM: 79.37 MB total, 73.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7541, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1140), ('AOI21x1', 1117), ('PI', 1001), ('VOTER_G2_1_2', 854), ('NAND2x1', 658), ('XNOR2x1', 501), ('NAND3x1', 414), ('AND2x2', 402), ('OAI21x1', 384), ('OR2x2', 361), ('VOTER_G0_0_12_471', 356), ('NOR3x1', 308), ('NOR2x1', 308), ('XOR2x1', 271), ('VOTER_G3_1_2', 267), ('VOTER_G1_2_5', 200)]
creating networkx graph with  8542  nodes
created networkx graph with  8542  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  56.94557762145996
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  58.24737071990967
loadDataAndPreprocess done. time esclaped:  58.24740147590637
current iCellArea= 1029.3917400000012
>>> choose the cluster VOTER_G3_1_2!

dealing with pattern# VOTER_G4_0_11 with 407 clusters ( size = 2 )
>>> Warning: the pattern has been included. function: [ ~A&(C|~B) ]
dealing with pattern# VOTER_G4_691_692 with 246 clusters ( size = 5 )
>>> : Synthesis pattern# VOTER_G4_691_692 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 920.6832748614252, gates: 6553, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G4_691_692.lib; read_verilog /tmp/MQ82WHJC9C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/0.05_5/voter//VOTER_G4_691_692.blif;' --

1. Executing Liberty frontend.
Imported 19 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MQ82WHJC9C.v
Parsing Verilog input from `/tmp/MQ82WHJC9C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e14dbb6f83
CPU: user 0.49s system 0.02s, MEM: 71.10 MB total, 65.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6553, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('VOTER_G4_691_692', 853), ('INVx1', 845), ('XNOR2x1', 745), ('XOR2x1', 674), ('VOTER_G2_1_2', 609), ('NAND2x1', 495), ('AOI21x1', 386), ('NOR3x1', 346), ('NAND3x1', 322), ('AND2x2', 313), ('VOTER_G0_0_12_471', 246), ('OAI21x1', 220), ('OR2x2', 211), ('VOTER_G1_2_5', 161), ('NOR2x1', 126), ('VOTER_G3_1_2', 1)]
creating networkx graph with  7554  nodes
created networkx graph with  7554  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  63.18739628791809
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  64.61959505081177
loadDataAndPreprocess done. time esclaped:  64.619624376297
current iCellArea= 915.5802600000451
>>> choose the cluster VOTER_G4_691_692!

saveArea= 234.46097999999859  /  20.38718020233689 %
