#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  1 15:25:18 2023
# Process ID: 12544
# Current directory: C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1
# Command line: vivado.exe -log top_level_vga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level_vga.tcl -notrace
# Log file: C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga.vdi
# Journal file: C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_level_vga.tcl -notrace
Command: link_design -top top_level_vga -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'joy/XLXI_7'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1028.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'joy/XLXI_7/U0'
Finished Parsing XDC File [c:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'joy/XLXI_7/U0'
Parsing XDC File [C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.383 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1028.383 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d8f1ca17

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1265.781 ; gain = 237.398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d8f1ca17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14f6563dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10adbddef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10adbddef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10adbddef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 154525dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               9  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1468.012 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 112a58f9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1468.012 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 112a58f9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1468.012 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 112a58f9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.012 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.012 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 112a58f9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1468.012 ; gain = 439.629
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1468.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_vga_drc_opted.rpt -pb top_level_vga_drc_opted.pb -rpx top_level_vga_drc_opted.rpx
Command: report_drc -file top_level_vga_drc_opted.rpt -pb top_level_vga_drc_opted.pb -rpx top_level_vga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1480.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4aba3ecc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1480.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1480.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'c/red[0]_i_2' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	pixel/green_reg[3]_lopt_replica_2 {FDRE}
	pixel/blue_reg[3]_lopt_replica_2 {FDRE}
	pixel/red_reg[0]_lopt_replica_3 {FDRE}
	pixel/blue_reg[3]_lopt_replica {FDRE}
	pixel/red_reg[0]_lopt_replica_2 {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff959769

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.828 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15eacba3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15eacba3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1484.051 ; gain = 3.094
Phase 1 Placer Initialization | Checksum: 15eacba3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15eacba3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1abdf0ec7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.051 ; gain = 3.094
Phase 2 Global Placement | Checksum: 1abdf0ec7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abdf0ec7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19df5b17c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a486ff80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a486ff80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 200e089f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2375af8ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2375af8ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094
Phase 3 Detail Placement | Checksum: 2375af8ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2375af8ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2375af8ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2375af8ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.051 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 242d914d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 242d914d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094
Ending Placer Task | Checksum: 1660cfefa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1484.051 ; gain = 3.094
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1484.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_vga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1484.051 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_vga_utilization_placed.rpt -pb top_level_vga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_vga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1484.051 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1502.273 ; gain = 0.062
INFO: [Common 17-1381] The checkpoint 'C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a6683311 ConstDB: 0 ShapeSum: bfa4cbe9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d09e7118

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.711 ; gain = 74.441
Post Restoration Checksum: NetGraph: cc86103b NumContArr: 41860dd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d09e7118

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.715 ; gain = 74.445

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d09e7118

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.699 ; gain = 80.430

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d09e7118

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.699 ; gain = 80.430
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1499090f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879
Phase 2 Router Initialization | Checksum: 1499090f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00119589 %
  Global Horizontal Routing Utilization  = 0.00221239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 666
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 664
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ff46afdf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879
Phase 4 Rip-up And Reroute | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879
Phase 5 Delay and Skew Optimization | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879
Phase 6.1 Hold Fix Iter | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879
Phase 6 Post Hold Fix | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.16567 %
  Global Horizontal Routing Utilization  = 0.162806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1603.148 ; gain = 88.879

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11030571b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1604.363 ; gain = 90.094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1728e6fe7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1604.363 ; gain = 90.094

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1728e6fe7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1604.363 ; gain = 90.094
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1604.363 ; gain = 90.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1604.363 ; gain = 102.090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1614.230 ; gain = 9.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_vga_drc_routed.rpt -pb top_level_vga_drc_routed.pb -rpx top_level_vga_drc_routed.rpx
Command: report_drc -file top_level_vga_drc_routed.rpt -pb top_level_vga_drc_routed.pb -rpx top_level_vga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_vga_methodology_drc_routed.rpt -pb top_level_vga_methodology_drc_routed.pb -rpx top_level_vga_methodology_drc_routed.rpx
Command: report_methodology -file top_level_vga_methodology_drc_routed.rpt -pb top_level_vga_methodology_drc_routed.pb -rpx top_level_vga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/haide/Downloads/Basys3-Joystick-Interfacing-main/Basys3-Joystick-Interfacing-main/test.runs/impl_1/top_level_vga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_vga_power_routed.rpt -pb top_level_vga_power_summary_routed.pb -rpx top_level_vga_power_routed.rpx
Command: report_power -file top_level_vga_power_routed.rpt -pb top_level_vga_power_summary_routed.pb -rpx top_level_vga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_level_vga_route_status.rpt -pb top_level_vga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_vga_timing_summary_routed.rpt -pb top_level_vga_timing_summary_routed.pb -rpx top_level_vga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_vga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_vga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_vga_bus_skew_routed.rpt -pb top_level_vga_bus_skew_routed.pb -rpx top_level_vga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 15:26:16 2023...
