Navid Azizi , Muhammad M. Khellah , Vivek De , Farid N. Najm, Variations-aware low-power design with voltage scaling, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065717]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Bushnell, M. L. and Agrawal, V. D. 2000. Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Springer.
Antonio H. Chan , Gordon W. Roberts, A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line, Proceedings of the IEEE International Test Conference 2001, p.858-867, October 30-November 01, 2001
Bruce D. Cory , Rohit Kapur , Bill Underwood, Speed Binning with Path Delay Test in 150-nm Technology, IEEE Design & Test, v.20 n.5, p.41-45, September 2003[doi>10.1109/MDT.2003.1232255]
J. M. Daga , E. Ottaviano , D. Auvergne, Temperature effect on delay for low voltage applications, Proceedings of the conference on Design, automation and test in Europe, p.680-685, February 23-26, 1998, Le Palais des CongrÃ©s de Paris, France
Swaroop Ghosh , Swarup Bhunia , Kaushik Roy, A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233628]
Ha, P., Mule, T., and Meindl, J. D. 1999. Characterization and modeling of clock skew with process variations. In Proceedings of the IEEE Conference on Custom Integrated Circuits. 441--444.
Koutaro Hachiya , Takayuki Ohshima , Hidenari Nakashima , Masaaki Soda , Satoshi Goto, Fast Methods to Estimate Clock Jitter due to Power Supply Noise*This paper was presented at Karuizawa Workshop., IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E90-A n.4, p.741-747, April 2007[doi>10.1093/ietfec/e90-a.4.741]
Leendert M. Huisman, Correlations between path delays and the accuracy of performance prediction, Proceedings of the 1998 IEEE International Test Conference, p.801-808, October 18-22, 1998
Karl, E. et al. 2008. Compact in-situ sensors for monitoring negative-bias-temperature-instability effect and oxide degradation. In Proceedings of the International Solid-State Circuits Conference.
John Keane , Tae-Hyoung Kim , Chris H. Kim, An on-chip NBTI sensor for measuring PMOS threshold voltage degradation, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283821]
B. Lasbouygues , R. Wilson , N. Azemard , P. Maurine, Temperature- and Voltage-Aware Timing Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.801-815, April 2007[doi>10.1109/TCAD.2006.884860]
Lee, J., Walker, D. M. H., Milor, L., Peng, Y., and Hill, G. 1999. IC performance prediction for test cost-reduction. In Proceedings of the IEEE International Symposium on Semiconductor Manufacturing.
McGowen, R. Poirier, C. A., Bostak, C., Ignowski, J., Millican, M., Parks, W. H., and Naffziger, S. 2006. Power and temperature control on a 90-nm itanium family processor. IEEE J. Solid State Circ. 41, 1, 229--237.
Patrick Ndai , Swarup Bhunia , Amit Agarwal , Kaushik Roy, Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput, IEEE Transactions on Computers, v.57 n.7, p.940-951, July 2008[doi>10.1109/TC.2008.40]
Stephen Pateras, Achieving At-Speed Structural Test, IEEE Design & Test, v.20 n.5, p.26-33, September 2003[doi>10.1109/MDT.2003.1232253]
Sakurai, T. and Newton, A. 1990. Alpha-Power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE J. Solid State Circ. 25, 2, 584--594.
Chauchin Su , Yue-Tsang Chen , Mu-Jeng Huang , Gen-Nan Chen , Chung-Len Lee, All digital built-in delay and crosstalk measurement for on-chip buses, Proceedings of the conference on Design, automation and test in Europe, p.527-533, March 27-30, 2000, Paris, France[doi>10.1145/343647.343841]
Tschanz, J., Kao, J. T., Narendra, S. G., Nair, R., Antoniadis, D. A., Chandrakasan, A. P., and De, V. 2002. Adaptive body bias for reducing impacts of die-to-die and with parameter variations on microprocessor frequency and leakage. IEEE J. Solid State Circ. 37, 1396--1402.
Jim Tschanz , Keith Bowman , Vivek De, Variation-tolerant circuits: circuit solutions and techniques, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065780]
J. Zeng , M. Abadir , A. Kolhatkar , G. Vandling , L. Wang , J. Abraham, On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design, Proceedings of the International Test Conference on International Test Conference, p.31-37, October 26-28, 2004
