-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1_2/1049935 Production Release                 
-- Build Date:               Sat Jun 10 10:53:51 PDT 2023                        
                                                                                 
-- Generated by:             lc4976@hansolo.poly.edu                             
-- Generated date:           Tue Apr 09 22:15:06 EDT 2024                        

Solution Settings: quickSort.v1
  Current state: schedule
  Project: Catapult_50

Design Input Files Specified
  $PROJECT_HOME/temp_dut.c

Processes/Blocks in Design
  Process         Real Operation(s) count Latency Throughput Reset Length II Comments 
  --------------- ----------------------- ------- ---------- ------------ -- --------
  /quickSort/core                    1961       8         12            0  0        ? 
  Design Total:                      1961       8         12            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 20.000             20.00    0.000000 /quickSort/core          
  
I/O Data Ranges
  Port           Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  -------------- ---- -------- --------- --------- ------- -------- --------
  clk            IN   Unsigned         1                                     
  rst_n          IN   Unsigned         1                                     
  arr:rsc.zin    IN   Unsigned      2048                                     
  low:rsc.dat    IN   Unsigned        32                                     
  high:rsc.dat   IN   Unsigned        32                                     
  arr:rsc.zout   OUT  Unsigned      2048                                     
  arr:rsc.lzout  OUT  Unsigned         1                                     
  arr.triosy.lz  OUT  Unsigned         1                                     
  low.triosy.lz  OUT  Unsigned         1                                     
  high.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /quickSort/arr:rsc
    Memory Component: mgc_inout_prereg_en          Size:         1 x 2048
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable       Indices Phys Memory Address     
    -------------- ------- -----------------------
    /quickSort/arr  0:2047 00000000-00000000 (0-0) 
    
  Resource Name: /quickSort/low:rsc
    Memory Component: ccs_in                       Size:         1 x 32
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable       Indices Phys Memory Address     
    -------------- ------- -----------------------
    /quickSort/low    0:31 00000000-00000000 (0-0) 
    
  Resource Name: /quickSort/high:rsc
    Memory Component: ccs_in                       Size:         1 x 32
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /quickSort/high    0:31 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field         Interface Range     Range Expression                Expression Limits 
  ----------------- ------------------- ------------------------------- -----------------
  /quickSort/arr[M] arr_rsc_zin[2047:0] arr_rsc_zin[(M)*32+32-1:(M)*32] M<64              
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process         Loop                        Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  --------------- --------------------------- ---------- ------- ------------- ---------- ------ ---- --------
  /quickSort/core core:rlp                      Infinite       0         12 ?  240.00 ns                       
  /quickSort/core  main                         Infinite       2         12 ?  240.00 ns                       
  /quickSort/core   while                              ?       4         10 ?  200.00 ns                       
  /quickSort/core    partition:while                   ?       2          6 ?  120.00 ns                       
  /quickSort/core     partition:while:while            ?       2          2 ?   40.00 ns                       
  /quickSort/core     partition:while:while#1          ?       2          2 ?   40.00 ns                       
  
Loop Execution Profile
  Process         Loop                        Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  --------------- --------------------------- ------------ -------------------------- ----------------- --------
  /quickSort/core core:rlp                            0 ?                        0.00             12 ?           
  /quickSort/core  main                               2 ?                       16.67             12 ?           
  /quickSort/core   while                             4 ?                       33.33             10 ?           
  /quickSort/core    partition:while                  2 ?                       16.67              6 ?           
  /quickSort/core     partition:while:while           2 ?                       16.67              2 ?           
  /quickSort/core     partition:while:while#1         2 ?                       16.67              2 ?           
  
End of Report
