PPA Report for hdr_to_sdr_codec.v (Module: hdr_to_sdr_codec)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 4
IO Count: 56
Cell Count: 89

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 5.241 ns

POWER METRICS:
-------------
Total Power Consumption: 2.891 W
