###############################################################
#  Generated by:      Cadence Encounter 11.10-p003_1
#  OS:                Linux x86_64(Host ID flip3.engr.oregonstate.edu)
#  Generated on:      Sun Jun  9 20:40:58 2013
#  Design:            sensor
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix setup_time_ -outDir timingReports
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   LED                       (v) checked with  leading edge of 'clk'
Beginpoint: shift_register0/out_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 8.990
- Arrival Time                  0.135
= Slack Time                    8.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     |                         | clk ^        |         |       |   0.000 |    8.855 | 
     | shift_register0/out_reg | CLK ^ -> Q v | DFFARX1 | 0.134 |   0.134 |    8.990 | 
     |                         | LED v        |         | 0.000 |   0.135 |    8.990 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin shift_register_sm0/data_out_reg[12]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[12]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.858
= Slack Time                    9.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.270 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.343 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.393 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.739 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.868 | 
     | U169                                | IN2 ^ -> Q ^  | AO22X1  | 0.085 |   0.858 |    9.953 | 
     | shift_register_sm0/data_out_reg[12] | D ^           | DFFX1   | 0.000 |   0.858 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.095 | 
     | shift_register_sm0/data_out_reg[12] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.095 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin shift_register_sm0/data_out_reg[16]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.857
= Slack Time                    9.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.270 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.343 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.394 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.740 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.868 | 
     | U165                                | IN2 ^ -> Q ^  | AO22X1  | 0.085 |   0.857 |    9.953 | 
     | shift_register_sm0/data_out_reg[16] | D ^           | DFFX1   | 0.000 |   0.857 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.096 | 
     | shift_register_sm0/data_out_reg[16] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.096 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin shift_register_sm0/data_out_reg[23]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.857
= Slack Time                    9.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.270 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.344 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.394 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.740 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.869 | 
     | U158                                | IN2 ^ -> Q ^  | AO22X1  | 0.085 |   0.857 |    9.953 | 
     | shift_register_sm0/data_out_reg[23] | D ^           | DFFX1   | 0.000 |   0.857 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.096 | 
     | shift_register_sm0/data_out_reg[23] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.096 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin shift_register_sm0/data_out_reg[20]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[20]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.856
= Slack Time                    9.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.271 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.344 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.395 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.741 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.869 | 
     | U161                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.856 |    9.953 | 
     | shift_register_sm0/data_out_reg[20] | D ^           | DFFX1   | 0.000 |   0.856 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.097 | 
     | shift_register_sm0/data_out_reg[20] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.097 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin shift_register_sm0/data_out_reg[18]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[18]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.856
= Slack Time                    9.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.271 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.344 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.395 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.741 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.870 | 
     | U163                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.856 |    9.953 | 
     | shift_register_sm0/data_out_reg[18] | D ^           | DFFX1   | 0.000 |   0.856 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.097 | 
     | shift_register_sm0/data_out_reg[18] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.097 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin shift_register_sm0/data_out_reg[21]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[21]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.856
= Slack Time                    9.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.272 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.345 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.395 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.741 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.870 | 
     | U160                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.856 |    9.954 | 
     | shift_register_sm0/data_out_reg[21] | D ^           | DFFX1   | 0.000 |   0.856 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.097 | 
     | shift_register_sm0/data_out_reg[21] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.097 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin shift_register_sm0/data_out_reg[19]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[19]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.856
= Slack Time                    9.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.272 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.345 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.395 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.741 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.870 | 
     | U162                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.856 |    9.954 | 
     | shift_register_sm0/data_out_reg[19] | D ^           | DFFX1   | 0.000 |   0.856 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.097 | 
     | shift_register_sm0/data_out_reg[19] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.097 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin shift_register_sm0/data_out_reg[22]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[22]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.856
= Slack Time                    9.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.272 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.345 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.395 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.741 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.870 | 
     | U159                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.856 |    9.954 | 
     | shift_register_sm0/data_out_reg[22] | D ^           | DFFX1   | 0.000 |   0.856 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.098 | 
     | shift_register_sm0/data_out_reg[22] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.098 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin shift_register_sm0/data_out_reg[17]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[17]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.856
= Slack Time                    9.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.272 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.345 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.396 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.742 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.871 | 
     | U164                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.856 |    9.954 | 
     | shift_register_sm0/data_out_reg[17] | D ^           | DFFX1   | 0.000 |   0.856 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.098 | 
     | shift_register_sm0/data_out_reg[17] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.098 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin shift_register_sm0/data_out_reg[13]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[13]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.856
= Slack Time                    9.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.273 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.346 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.396 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.742 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.871 | 
     | U168                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.856 |    9.954 | 
     | shift_register_sm0/data_out_reg[13] | D ^           | DFFX1   | 0.000 |   0.856 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.098 | 
     | shift_register_sm0/data_out_reg[13] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.098 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin shift_register_sm0/data_out_reg[15]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[15]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.855
= Slack Time                    9.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.273 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.346 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.397 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.743 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.772 |    9.871 | 
     | U166                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.855 |    9.954 | 
     | shift_register_sm0/data_out_reg[15] | D ^           | DFFX1   | 0.000 |   0.855 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.099 | 
     | shift_register_sm0/data_out_reg[15] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.099 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin shift_register_sm0/data_out_reg[14]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[14]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.855
= Slack Time                    9.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.273 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.346 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.397 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.743 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.129 |   0.773 |    9.872 | 
     | U167                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.855 |    9.954 | 
     | shift_register_sm0/data_out_reg[14] | D ^           | DFFX1   | 0.000 |   0.855 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.099 | 
     | shift_register_sm0/data_out_reg[14] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.099 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin shift_register_sm0/data_out_reg[8]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.840
= Slack Time                    9.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.288 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.361 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.411 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.757 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.870 | 
     | U173                               | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.840 |    9.953 | 
     | shift_register_sm0/data_out_reg[8] | D ^           | DFFX1   | 0.000 |   0.840 |    9.953 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.113 | 
     | shift_register_sm0/data_out_reg[8] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.113 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin shift_register_sm0/data_out_reg[7]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.840
= Slack Time                    9.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.288 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.361 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.412 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.758 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.871 | 
     | U174                               | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.840 |    9.953 | 
     | shift_register_sm0/data_out_reg[7] | D ^           | DFFX1   | 0.000 |   0.840 |    9.953 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.114 | 
     | shift_register_sm0/data_out_reg[7] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.114 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin shift_register_sm0/data_out_reg[0]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.839
= Slack Time                    9.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.289 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.362 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.871 | 
     | U181                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.839 |    9.954 | 
     | shift_register_sm0/data_out_reg[0] | D ^           | DFFX1   | 0.000 |   0.839 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.115 | 
     | shift_register_sm0/data_out_reg[0] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.115 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin shift_register_sm0/data_out_reg[1]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.839
= Slack Time                    9.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.289 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U180                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.839 |    9.954 | 
     | shift_register_sm0/data_out_reg[1] | D ^           | DFFX1   | 0.000 |   0.839 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.115 | 
     | shift_register_sm0/data_out_reg[1] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.115 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin shift_register_sm0/data_out_reg[4]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U177                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[4] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[4] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin shift_register_sm0/data_out_reg[5]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U176                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[5] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[5] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin shift_register_sm0/data_out_reg[6]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U175                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[6] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[6] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin shift_register_sm0/data_out_reg[9]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U172                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[9] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[9] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin shift_register_sm0/data_out_reg[10]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                 | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U171                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[10] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[10] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin shift_register_sm0/data_out_reg[11]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[11]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.413 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.759 | 
     | U45                                 | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U170                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[11] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[11] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin shift_register_sm0/data_out_reg[3]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.414 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.760 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U178                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[3] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[3] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin shift_register_sm0/data_out_reg[2]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.838
= Slack Time                    9.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.174
     = Beginpoint Arrival Time            0.174
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.174 |    9.290 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.073 |   0.247 |    9.363 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.051 |   0.298 |    9.414 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.346 |   0.644 |    9.760 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.113 |   0.757 |    9.872 | 
     | U179                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.838 |    9.954 | 
     | shift_register_sm0/data_out_reg[2] | D ^           | DFFX1   | 0.000 |   0.838 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.116 | 
     | shift_register_sm0/data_out_reg[2] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.116 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin shift_register0/shift_register_reg[3]/CLK 
Endpoint:   shift_register0/shift_register_reg[3]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.936
- Arrival Time                  0.798
= Slack Time                    9.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.138 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.266 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.314 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.563 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.835 | 
     | U124                                  | IN4 ^ -> Q ^  | AO222X1  | 0.101 |   0.798 |    9.936 | 
     | shift_register0/shift_register_reg[3] | D ^           | DFFARX1  | 0.000 |   0.798 |    9.936 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.138 | 
     | shift_register0/shift_register_reg[3] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.138 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin shift_register0/shift_register_reg[28]/CLK 
Endpoint:   shift_register0/shift_register_reg[28]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.936
- Arrival Time                  0.797
= Slack Time                    9.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.139 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.266 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.315 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.564 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.836 | 
     | U118                                   | IN4 ^ -> Q ^  | AO222X1  | 0.100 |   0.797 |    9.936 | 
     | shift_register0/shift_register_reg[28] | D ^           | DFFARX1  | 0.000 |   0.797 |    9.936 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.139 | 
     | shift_register0/shift_register_reg[28] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.139 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin shift_register0/shift_register_reg[6]/CLK 
Endpoint:   shift_register0/shift_register_reg[6]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.936
- Arrival Time                  0.797
= Slack Time                    9.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.139 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.267 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.315 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.564 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.836 | 
     | U137                                  | IN4 ^ -> Q ^  | AO222X1  | 0.100 |   0.797 |    9.936 | 
     | shift_register0/shift_register_reg[6] | D ^           | DFFARX1  | 0.000 |   0.797 |    9.936 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.139 | 
     | shift_register0/shift_register_reg[6] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.139 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin shift_register0/shift_register_reg[26]/CLK 
Endpoint:   shift_register0/shift_register_reg[26]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.936
- Arrival Time                  0.795
= Slack Time                    9.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.141 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.269 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.317 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.566 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.838 | 
     | U120                                   | IN4 ^ -> Q ^  | AO222X1  | 0.098 |   0.795 |    9.936 | 
     | shift_register0/shift_register_reg[26] | D ^           | DFFARX1  | 0.000 |   0.795 |    9.936 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.141 | 
     | shift_register0/shift_register_reg[26] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.141 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin shift_register0/shift_register_reg[2]/CLK 
Endpoint:   shift_register0/shift_register_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.795
= Slack Time                    9.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.141 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.269 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.318 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.566 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.839 | 
     | U125                                  | IN4 ^ -> Q ^  | AO222X1  | 0.098 |   0.795 |    9.937 | 
     | shift_register0/shift_register_reg[2] | D ^           | DFFARX1  | 0.000 |   0.795 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.141 | 
     | shift_register0/shift_register_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin shift_register0/shift_register_reg[22]/CLK 
Endpoint:   shift_register0/shift_register_reg[22]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.936
- Arrival Time                  0.795
= Slack Time                    9.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.142 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.269 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.318 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.566 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.839 | 
     | U140                                   | IN4 ^ -> Q ^  | AO222X1  | 0.098 |   0.795 |    9.936 | 
     | shift_register0/shift_register_reg[22] | D ^           | DFFARX1  | 0.000 |   0.795 |    9.936 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.142 | 
     | shift_register0/shift_register_reg[22] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.142 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin shift_register0/shift_register_reg[8]/CLK 
Endpoint:   shift_register0/shift_register_reg[8]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.794
= Slack Time                    9.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.142 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.270 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.318 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.567 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.839 | 
     | U135                                  | IN4 ^ -> Q ^  | AO222X1  | 0.097 |   0.794 |    9.937 | 
     | shift_register0/shift_register_reg[8] | D ^           | DFFARX1  | 0.000 |   0.794 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.142 | 
     | shift_register0/shift_register_reg[8] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin shift_register0/shift_register_reg[5]/CLK 
Endpoint:   shift_register0/shift_register_reg[5]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.794
= Slack Time                    9.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.142 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.270 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.319 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.567 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.840 | 
     | U138                                  | IN4 ^ -> Q ^  | AO222X1  | 0.097 |   0.794 |    9.937 | 
     | shift_register0/shift_register_reg[5] | D ^           | DFFARX1  | 0.000 |   0.794 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.142 | 
     | shift_register0/shift_register_reg[5] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin shift_register0/shift_register_reg[23]/CLK 
Endpoint:   shift_register0/shift_register_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.936
- Arrival Time                  0.793
= Slack Time                    9.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.143 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.270 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.319 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.568 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.840 | 
     | U115                                   | IN4 ^ -> Q ^  | AO222X1  | 0.096 |   0.793 |    9.936 | 
     | shift_register0/shift_register_reg[23] | D ^           | DFFARX1  | 0.000 |   0.793 |    9.936 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.143 | 
     | shift_register0/shift_register_reg[23] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.143 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin shift_register0/shift_register_reg[7]/CLK 
Endpoint:   shift_register0/shift_register_reg[7]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.793
= Slack Time                    9.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.143 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.271 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.319 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.568 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.840 | 
     | U136                                  | IN4 ^ -> Q ^  | AO222X1  | 0.096 |   0.793 |    9.937 | 
     | shift_register0/shift_register_reg[7] | D ^           | DFFARX1  | 0.000 |   0.793 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.143 | 
     | shift_register0/shift_register_reg[7] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.143 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin shift_register0/shift_register_reg[11]/CLK 
Endpoint:   shift_register0/shift_register_reg[11]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.793
= Slack Time                    9.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.144 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.271 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.320 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.568 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.841 | 
     | U132                                   | IN4 ^ -> Q ^  | AO222X1  | 0.096 |   0.793 |    9.937 | 
     | shift_register0/shift_register_reg[11] | D ^           | DFFARX1  | 0.000 |   0.793 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.144 | 
     | shift_register0/shift_register_reg[11] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.144 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin shift_register0/shift_register_reg[10]/CLK 
Endpoint:   shift_register0/shift_register_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.792
= Slack Time                    9.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.144 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.569 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U133                                   | IN4 ^ -> Q ^  | AO222X1  | 0.095 |   0.792 |    9.937 | 
     | shift_register0/shift_register_reg[10] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.144 | 
     | shift_register0/shift_register_reg[10] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.144 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin shift_register0/shift_register_reg[12]/CLK 
Endpoint:   shift_register0/shift_register_reg[12]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.792
= Slack Time                    9.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.144 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.569 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U131                                   | IN4 ^ -> Q ^  | AO222X1  | 0.095 |   0.792 |    9.937 | 
     | shift_register0/shift_register_reg[12] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.144 | 
     | shift_register0/shift_register_reg[12] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.144 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin shift_register0/shift_register_reg[30]/CLK 
Endpoint:   shift_register0/shift_register_reg[30]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.792
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.569 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U116                                   | IN4 ^ -> Q ^  | AO222X1  | 0.095 |   0.792 |    9.937 | 
     | shift_register0/shift_register_reg[30] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[30] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin shift_register0/shift_register_reg[1]/CLK 
Endpoint:   shift_register0/shift_register_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.792
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.569 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U139                                  | IN4 ^ -> Q ^  | AO222X1  | 0.095 |   0.792 |    9.937 | 
     | shift_register0/shift_register_reg[1] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin shift_register0/shift_register_reg[4]/CLK 
Endpoint:   shift_register0/shift_register_reg[4]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.792
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.569 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U123                                  | IN4 ^ -> Q ^  | AO222X1  | 0.095 |   0.792 |    9.937 | 
     | shift_register0/shift_register_reg[4] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[4] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin shift_register0/shift_register_reg[29]/CLK 
Endpoint:   shift_register0/shift_register_reg[29]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.792
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.570 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U117                                   | IN4 ^ -> Q ^  | AO222X1  | 0.094 |   0.792 |    9.937 | 
     | shift_register0/shift_register_reg[29] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[29] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin shift_register0/shift_register_reg[27]/CLK 
Endpoint:   shift_register0/shift_register_reg[27]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.792
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.570 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U119                                   | IN4 ^ -> Q ^  | AO222X1  | 0.095 |   0.792 |    9.937 | 
     | shift_register0/shift_register_reg[27] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[27] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin shift_register0/shift_register_reg[16]/CLK 
Endpoint:   shift_register0/shift_register_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.936
- Arrival Time                  0.792
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.272 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.321 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.570 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.842 | 
     | U127                                   | IN4 ^ -> Q ^  | AO222X1  | 0.094 |   0.792 |    9.936 | 
     | shift_register0/shift_register_reg[16] | D ^           | DFFARX1  | 0.000 |   0.792 |    9.936 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[16] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin shift_register0/shift_register_reg[9]/CLK 
Endpoint:   shift_register0/shift_register_reg[9]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.791
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.273 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.322 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.570 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.843 | 
     | U134                                  | IN4 ^ -> Q ^  | AO222X1  | 0.094 |   0.791 |    9.937 | 
     | shift_register0/shift_register_reg[9] | D ^           | DFFARX1  | 0.000 |   0.791 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[9] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin shift_register0/shift_register_reg[0]/CLK 
Endpoint:   shift_register0/shift_register_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.791
= Slack Time                    9.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.273 | 
     | U112                                  | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.322 | 
     | U79                                   | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.570 | 
     | U42                                   | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.843 | 
     | U126                                  | IN4 ^ -> Q ^  | AO222X1  | 0.094 |   0.791 |    9.937 | 
     | shift_register0/shift_register_reg[0] | D ^           | DFFARX1  | 0.000 |   0.791 |    9.937 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.146 | 
     | shift_register0/shift_register_reg[0] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.146 | 
     +--------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin shift_register0/shift_register_reg[20]/CLK 
Endpoint:   shift_register0/shift_register_reg[20]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.791
= Slack Time                    9.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.146 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.273 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.322 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.570 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.843 | 
     | U142                                   | IN4 ^ -> Q ^  | AO222X1  | 0.094 |   0.791 |    9.937 | 
     | shift_register0/shift_register_reg[20] | D ^           | DFFARX1  | 0.000 |   0.791 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.146 | 
     | shift_register0/shift_register_reg[20] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.146 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin shift_register0/shift_register_reg[14]/CLK 
Endpoint:   shift_register0/shift_register_reg[14]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.790
= Slack Time                    9.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.146 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.274 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.322 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.571 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.843 | 
     | U129                                   | IN4 ^ -> Q ^  | AO222X1  | 0.093 |   0.790 |    9.937 | 
     | shift_register0/shift_register_reg[14] | D ^           | DFFARX1  | 0.000 |   0.790 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.146 | 
     | shift_register0/shift_register_reg[14] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.146 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin shift_register0/shift_register_reg[13]/CLK 
Endpoint:   shift_register0/shift_register_reg[13]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.790
= Slack Time                    9.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.146 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.274 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.323 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.571 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.844 | 
     | U130                                   | IN4 ^ -> Q ^  | AO222X1  | 0.093 |   0.790 |    9.937 | 
     | shift_register0/shift_register_reg[13] | D ^           | DFFARX1  | 0.000 |   0.790 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.146 | 
     | shift_register0/shift_register_reg[13] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.146 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin shift_register0/shift_register_reg[21]/CLK 
Endpoint:   shift_register0/shift_register_reg[21]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.937
- Arrival Time                  0.790
= Slack Time                    9.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.147 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q ^  | DFFSSRX1 | 0.127 |   0.127 |    9.274 | 
     | U112                                   | IN1 ^ -> Q ^  | OR3X1    | 0.049 |   0.176 |    9.323 | 
     | U79                                    | IN ^ -> QN v  | INVX0    | 0.248 |   0.425 |    9.572 | 
     | U42                                    | IN1 v -> QN ^ | NOR2X0   | 0.273 |   0.697 |    9.844 | 
     | U141                                   | IN4 ^ -> Q ^  | AO222X1  | 0.092 |   0.790 |    9.937 | 
     | shift_register0/shift_register_reg[21] | D ^           | DFFARX1  | 0.000 |   0.790 |    9.937 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.147 | 
     | shift_register0/shift_register_reg[21] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.147 | 
     +---------------------------------------------------------------------------------------+ 

