/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [4:0] _02_;
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire [10:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[44] & celloutsig_0_0z[0]);
  assign celloutsig_0_4z = ~((in_data[18] | celloutsig_0_2z[1]) & celloutsig_0_2z[2]);
  assign celloutsig_1_1z = ~((in_data[102] | in_data[183]) & celloutsig_1_0z[1]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_7z) & celloutsig_0_2z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_5z) & celloutsig_0_7z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_7z) & celloutsig_0_10z);
  assign celloutsig_1_13z = celloutsig_1_0z[10] | celloutsig_1_12z;
  assign celloutsig_1_17z = celloutsig_1_3z | celloutsig_1_2z[6];
  assign celloutsig_0_27z = celloutsig_0_13z | celloutsig_0_12z;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _13_ <= 5'h00;
    else _13_ <= { in_data[56:54], celloutsig_0_9z, celloutsig_0_1z };
  assign { _00_, _02_[3:0] } = _13_;
  assign celloutsig_0_11z = { celloutsig_0_0z[13:7], celloutsig_0_10z } === { in_data[90:88], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_14z[9:5], celloutsig_0_7z } === { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_3z = celloutsig_0_0z[14:8] === { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[7], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } && { in_data[126:117], celloutsig_1_3z };
  assign celloutsig_0_48z = ! _02_[2:0];
  assign celloutsig_1_8z = ! { celloutsig_1_0z[5:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, _01_ };
  assign celloutsig_0_7z = ! { in_data[25:12], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_12z = ! { celloutsig_0_0z[14:13], celloutsig_0_8z };
  assign celloutsig_0_26z = ! celloutsig_0_0z[17:9];
  assign celloutsig_0_6z = in_data[15] & ~(celloutsig_0_5z);
  assign celloutsig_0_21z = celloutsig_0_15z[5] & ~(celloutsig_0_11z);
  assign celloutsig_1_18z = celloutsig_1_0z[21:11] % { 1'h1, in_data[111:103], celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_0z[13:4], celloutsig_1_17z, celloutsig_1_17z } % { 1'h1, celloutsig_1_6z[7:0], celloutsig_1_13z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_49z = - { celloutsig_0_29z[6:1], celloutsig_0_39z, celloutsig_0_17z, celloutsig_0_32z };
  assign celloutsig_1_2z = - { celloutsig_1_0z[10:4], celloutsig_1_1z };
  assign celloutsig_0_2z = - in_data[56:53];
  assign celloutsig_0_29z = { celloutsig_0_0z[5:0], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_3z } | { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_12z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_39z = celloutsig_0_27z & celloutsig_0_12z;
  assign celloutsig_0_5z = ~^ { in_data[57:49], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_32z = ^ { in_data[14:8], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_1_3z = ^ { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[37], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } <<< { celloutsig_0_0z[7:5], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[36:17] >>> in_data[34:15];
  assign celloutsig_1_6z = { celloutsig_1_0z[14:5], celloutsig_1_1z } >>> celloutsig_1_0z[16:6];
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z } >>> { celloutsig_0_0z[16:11], celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[24:16], celloutsig_0_6z, celloutsig_0_1z } >>> { celloutsig_0_0z[17:16], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[187:166] ^ in_data[138:117];
  assign _02_[4] = _00_;
  assign { out_data[138:128], out_data[107:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
