# rex.B OP ModRM SIB disp8

41 00 74 00 12 | ADD BYTE PTR [r8 + rax * 1 + 0x12] | sil |
41 00 74 01 12 | ADD BYTE PTR [r9 + rax * 1 + 0x12] | sil |
41 00 74 02 12 | ADD BYTE PTR [r10 + rax * 1 + 0x12] | sil |
41 00 74 03 12 | ADD BYTE PTR [r11 + rax * 1 + 0x12] | sil |
41 00 74 04 12 | ADD BYTE PTR [r12 + rax * 1 + 0x12] | sil |
41 00 74 05 12 | ADD BYTE PTR [r13 + rax * 1 + 0x12] | sil |
41 00 74 06 12 | ADD BYTE PTR [r14 + rax * 1 + 0x12] | sil |
41 00 74 07 12 | ADD BYTE PTR [r15 + rax * 1 + 0x12] | sil |
41 00 74 08 12 | ADD BYTE PTR [r8 + rcx * 1 + 0x12] | sil |
41 00 74 09 12 | ADD BYTE PTR [r9 + rcx * 1 + 0x12] | sil |
41 00 74 0a 12 | ADD BYTE PTR [r10 + rcx * 1 + 0x12] | sil |
41 00 74 0b 12 | ADD BYTE PTR [r11 + rcx * 1 + 0x12] | sil |
41 00 74 0c 12 | ADD BYTE PTR [r12 + rcx * 1 + 0x12] | sil |
41 00 74 0d 12 | ADD BYTE PTR [r13 + rcx * 1 + 0x12] | sil |
41 00 74 0e 12 | ADD BYTE PTR [r14 + rcx * 1 + 0x12] | sil |
41 00 74 0f 12 | ADD BYTE PTR [r15 + rcx * 1 + 0x12] | sil |

41 00 74 10 12 | ADD BYTE PTR [r8 + rdx * 1 + 0x12] | sil |
41 00 74 11 12 | ADD BYTE PTR [r9 + rdx * 1 + 0x12] | sil |
41 00 74 12 12 | ADD BYTE PTR [r10 + rdx * 1 + 0x12] | sil |
41 00 74 13 12 | ADD BYTE PTR [r11 + rdx * 1 + 0x12] | sil |
41 00 74 14 12 | ADD BYTE PTR [r12 + rdx * 1 + 0x12] | sil |
41 00 74 15 12 | ADD BYTE PTR [r13 + rdx * 1 + 0x12] | sil |
41 00 74 16 12 | ADD BYTE PTR [r14 + rdx * 1 + 0x12] | sil |
41 00 74 17 12 | ADD BYTE PTR [r15 + rdx * 1 + 0x12] | sil |
41 00 74 18 12 | ADD BYTE PTR [r8 + rbx * 1 + 0x12] | sil |
41 00 74 19 12 | ADD BYTE PTR [r9 + rbx * 1 + 0x12] | sil |
41 00 74 1a 12 | ADD BYTE PTR [r10 + rbx * 1 + 0x12] | sil |
41 00 74 1b 12 | ADD BYTE PTR [r11 + rbx * 1 + 0x12] | sil |
41 00 74 1c 12 | ADD BYTE PTR [r12 + rbx * 1 + 0x12] | sil |
41 00 74 1d 12 | ADD BYTE PTR [r13 + rbx * 1 + 0x12] | sil |
41 00 74 1e 12 | ADD BYTE PTR [r14 + rbx * 1 + 0x12] | sil |
41 00 74 1f 12 | ADD BYTE PTR [r15 + rbx * 1 + 0x12] | sil |

#TODO
41 00 74 20 d2 |
41 00 74 21 d2 |
41 00 74 22 d2 |
41 00 74 23 d2 |
41 00 74 24 d2 |
41 00 74 25 d2 |
41 00 74 26 d2 |
41 00 74 27 d2 |
41 00 74 28 12 | ADD BYTE PTR [r8 + rbp * 1 + 0x12] | sil |
41 00 74 29 12 | ADD BYTE PTR [r9 + rbp * 1 + 0x12] | sil |
41 00 74 2a 12 | ADD BYTE PTR [r10 + rbp * 1 + 0x12] | sil |
41 00 74 2b 12 | ADD BYTE PTR [r11 + rbp * 1 + 0x12] | sil |
41 00 74 2c 12 | ADD BYTE PTR [r12 + rbp * 1 + 0x12] | sil |
41 00 74 2d 12 | ADD BYTE PTR [r13 + rbp * 1 + 0x12] | sil |
41 00 74 2e 12 | ADD BYTE PTR [r14 + rbp * 1 + 0x12] | sil |
41 00 74 2f 12 | ADD BYTE PTR [r15 + rbp * 1 + 0x12] | sil |

41 00 74 30 12 | ADD BYTE PTR [r8 + rsi * 1 + 0x12] | sil |
41 00 74 31 12 | ADD BYTE PTR [r9 + rsi * 1 + 0x12] | sil |
41 00 74 32 12 | ADD BYTE PTR [r10 + rsi * 1 + 0x12] | sil |
41 00 74 33 12 | ADD BYTE PTR [r11 + rsi * 1 + 0x12] | sil |
41 00 74 34 12 | ADD BYTE PTR [r12 + rsi * 1 + 0x12] | sil |
41 00 74 35 12 | ADD BYTE PTR [r13 + rsi * 1 + 0x12] | sil |
41 00 74 36 12 | ADD BYTE PTR [r14 + rsi * 1 + 0x12] | sil |
41 00 74 37 12 | ADD BYTE PTR [r15 + rsi * 1 + 0x12] | sil |
41 00 74 38 12 | ADD BYTE PTR [r8 + rdi * 1 + 0x12] | sil |
41 00 74 39 12 | ADD BYTE PTR [r9 + rdi * 1 + 0x12] | sil |
41 00 74 3a 12 | ADD BYTE PTR [r10 + rdi * 1 + 0x12] | sil |
41 00 74 3b 12 | ADD BYTE PTR [r11 + rdi * 1 + 0x12] | sil |
41 00 74 3c 12 | ADD BYTE PTR [r12 + rdi * 1 + 0x12] | sil |
41 00 74 3d 12 | ADD BYTE PTR [r13 + rdi * 1 + 0x12] | sil |
41 00 74 3e 12 | ADD BYTE PTR [r14 + rdi * 1 + 0x12] | sil |
41 00 74 3f 12 | ADD BYTE PTR [r15 + rdi * 1 + 0x12] | sil |

41 00 74 40 12 | ADD BYTE PTR [r8 + rax * 2 + 0x12] | sil |
41 00 74 41 12 | ADD BYTE PTR [r9 + rax * 2 + 0x12] | sil |
41 00 74 42 12 | ADD BYTE PTR [r10 + rax * 2 + 0x12] | sil |
41 00 74 43 12 | ADD BYTE PTR [r11 + rax * 2 + 0x12] | sil |
41 00 74 44 12 | ADD BYTE PTR [r12 + rax * 2 + 0x12] | sil |
41 00 74 45 12 | ADD BYTE PTR [r13 + rax * 2 + 0x12] | sil |
41 00 74 46 12 | ADD BYTE PTR [r14 + rax * 2 + 0x12] | sil |
41 00 74 47 12 | ADD BYTE PTR [r15 + rax * 2 + 0x12] | sil |
41 00 74 48 12 | ADD BYTE PTR [r8 + rcx * 2 + 0x12] | sil |
41 00 74 49 12 | ADD BYTE PTR [r9 + rcx * 2 + 0x12] | sil |
41 00 74 4a 12 | ADD BYTE PTR [r10 + rcx * 2 + 0x12] | sil |
41 00 74 4b 12 | ADD BYTE PTR [r11 + rcx * 2 + 0x12] | sil |
41 00 74 4c 12 | ADD BYTE PTR [r12 + rcx * 2 + 0x12] | sil |
41 00 74 4d 12 | ADD BYTE PTR [r13 + rcx * 2 + 0x12] | sil |
41 00 74 4e 12 | ADD BYTE PTR [r14 + rcx * 2 + 0x12] | sil |
41 00 74 4f 12 | ADD BYTE PTR [r15 + rcx * 2 + 0x12] | sil |

41 00 74 50 12 | ADD BYTE PTR [r8 + rdx * 2 + 0x12] | sil |
41 00 74 51 12 | ADD BYTE PTR [r9 + rdx * 2 + 0x12] | sil |
41 00 74 52 12 | ADD BYTE PTR [r10 + rdx * 2 + 0x12] | sil |
41 00 74 53 12 | ADD BYTE PTR [r11 + rdx * 2 + 0x12] | sil |
41 00 74 54 12 | ADD BYTE PTR [r12 + rdx * 2 + 0x12] | sil |
41 00 74 55 12 | ADD BYTE PTR [r13 + rdx * 2 + 0x12] | sil |
41 00 74 56 12 | ADD BYTE PTR [r14 + rdx * 2 + 0x12] | sil |
41 00 74 57 12 | ADD BYTE PTR [r15 + rdx * 2 + 0x12] | sil |
41 00 74 58 12 | ADD BYTE PTR [r8 + rbx * 2 + 0x12] | sil |
41 00 74 59 12 | ADD BYTE PTR [r9 + rbx * 2 + 0x12] | sil |
41 00 74 5a 12 | ADD BYTE PTR [r10 + rbx * 2 + 0x12] | sil |
41 00 74 5b 12 | ADD BYTE PTR [r11 + rbx * 2 + 0x12] | sil |
41 00 74 5c 12 | ADD BYTE PTR [r12 + rbx * 2 + 0x12] | sil |
41 00 74 5d 12 | ADD BYTE PTR [r13 + rbx * 2 + 0x12] | sil |
41 00 74 5e 12 | ADD BYTE PTR [r14 + rbx * 2 + 0x12] | sil |
41 00 74 5f 12 | ADD BYTE PTR [r15 + rbx * 2 + 0x12] | sil |

#TODO
41 00 74 60 d2 |
41 00 74 61 d2 |
41 00 74 62 d2 |
41 00 74 63 d2 |
41 00 74 64 d2 |
41 00 74 65 d2 |
41 00 74 66 d2 |
41 00 74 67 d2 |
41 00 74 68 12 | ADD BYTE PTR [r8 + rbp * 2 + 0x12] | sil |
41 00 74 69 12 | ADD BYTE PTR [r9 + rbp * 2 + 0x12] | sil |
41 00 74 6a 12 | ADD BYTE PTR [r10 + rbp * 2 + 0x12] | sil |
41 00 74 6b 12 | ADD BYTE PTR [r11 + rbp * 2 + 0x12] | sil |
41 00 74 6c 12 | ADD BYTE PTR [r12 + rbp * 2 + 0x12] | sil |
41 00 74 6d 12 | ADD BYTE PTR [r13 + rbp * 2 + 0x12] | sil |
41 00 74 6e 12 | ADD BYTE PTR [r14 + rbp * 2 + 0x12] | sil |
41 00 74 6f 12 | ADD BYTE PTR [r15 + rbp * 2 + 0x12] | sil |

41 00 74 70 12 | ADD BYTE PTR [r8 + rsi * 2 + 0x12] | sil |
41 00 74 71 12 | ADD BYTE PTR [r9 + rsi * 2 + 0x12] | sil |
41 00 74 72 12 | ADD BYTE PTR [r10 + rsi * 2 + 0x12] | sil |
41 00 74 73 12 | ADD BYTE PTR [r11 + rsi * 2 + 0x12] | sil |
41 00 74 74 12 | ADD BYTE PTR [r12 + rsi * 2 + 0x12] | sil |
41 00 74 75 12 | ADD BYTE PTR [r13 + rsi * 2 + 0x12] | sil |
41 00 74 76 12 | ADD BYTE PTR [r14 + rsi * 2 + 0x12] | sil |
41 00 74 77 12 | ADD BYTE PTR [r15 + rsi * 2 + 0x12] | sil |
41 00 74 78 12 | ADD BYTE PTR [r8 + rdi * 2 + 0x12] | sil |
41 00 74 79 12 | ADD BYTE PTR [r9 + rdi * 2 + 0x12] | sil |
41 00 74 7a 12 | ADD BYTE PTR [r10 + rdi * 2 + 0x12] | sil |
41 00 74 7b 12 | ADD BYTE PTR [r11 + rdi * 2 + 0x12] | sil |
41 00 74 7c 12 | ADD BYTE PTR [r12 + rdi * 2 + 0x12] | sil |
41 00 74 7d 12 | ADD BYTE PTR [r13 + rdi * 2 + 0x12] | sil |
41 00 74 7e 12 | ADD BYTE PTR [r14 + rdi * 2 + 0x12] | sil |
41 00 74 7f 12 | ADD BYTE PTR [r15 + rdi * 2 + 0x12] | sil |

41 00 74 80 12 | ADD BYTE PTR [r8 + rax * 4 + 0x12] | sil |
41 00 74 81 12 | ADD BYTE PTR [r9 + rax * 4 + 0x12] | sil |
41 00 74 82 12 | ADD BYTE PTR [r10 + rax * 4 + 0x12] | sil |
41 00 74 83 12 | ADD BYTE PTR [r11 + rax * 4 + 0x12] | sil |
41 00 74 84 12 | ADD BYTE PTR [r12 + rax * 4 + 0x12] | sil |
41 00 74 85 12 | ADD BYTE PTR [r13 + rax * 4 + 0x12] | sil |
41 00 74 86 12 | ADD BYTE PTR [r14 + rax * 4 + 0x12] | sil |
41 00 74 87 12 | ADD BYTE PTR [r15 + rax * 4 + 0x12] | sil |
41 00 74 88 12 | ADD BYTE PTR [r8 + rcx * 4 + 0x12] | sil |
41 00 74 89 12 | ADD BYTE PTR [r9 + rcx * 4 + 0x12] | sil |
41 00 74 8a 12 | ADD BYTE PTR [r10 + rcx * 4 + 0x12] | sil |
41 00 74 8b 12 | ADD BYTE PTR [r11 + rcx * 4 + 0x12] | sil |
41 00 74 8c 12 | ADD BYTE PTR [r12 + rcx * 4 + 0x12] | sil |
41 00 74 8d 12 | ADD BYTE PTR [r13 + rcx * 4 + 0x12] | sil |
41 00 74 8e 12 | ADD BYTE PTR [r14 + rcx * 4 + 0x12] | sil |
41 00 74 8f 12 | ADD BYTE PTR [r15 + rcx * 4 + 0x12] | sil |

41 00 74 90 12 | ADD BYTE PTR [r8 + rdx * 4 + 0x12] | sil |
41 00 74 91 12 | ADD BYTE PTR [r9 + rdx * 4 + 0x12] | sil |
41 00 74 92 12 | ADD BYTE PTR [r10 + rdx * 4 + 0x12] | sil |
41 00 74 93 12 | ADD BYTE PTR [r11 + rdx * 4 + 0x12] | sil |
41 00 74 94 12 | ADD BYTE PTR [r12 + rdx * 4 + 0x12] | sil |
41 00 74 95 12 | ADD BYTE PTR [r13 + rdx * 4 + 0x12] | sil |
41 00 74 96 12 | ADD BYTE PTR [r14 + rdx * 4 + 0x12] | sil |
41 00 74 97 12 | ADD BYTE PTR [r15 + rdx * 4 + 0x12] | sil |
41 00 74 98 12 | ADD BYTE PTR [r8 + rbx * 4 + 0x12] | sil |
41 00 74 99 12 | ADD BYTE PTR [r9 + rbx * 4 + 0x12] | sil |
41 00 74 9a 12 | ADD BYTE PTR [r10 + rbx * 4 + 0x12] | sil |
41 00 74 9b 12 | ADD BYTE PTR [r11 + rbx * 4 + 0x12] | sil |
41 00 74 9c 12 | ADD BYTE PTR [r12 + rbx * 4 + 0x12] | sil |
41 00 74 9d 12 | ADD BYTE PTR [r13 + rbx * 4 + 0x12] | sil |
41 00 74 9e 12 | ADD BYTE PTR [r14 + rbx * 4 + 0x12] | sil |
41 00 74 9f 12 | ADD BYTE PTR [r15 + rbx * 4 + 0x12] | sil |

#TODO
41 00 74 a0 d2 |
41 00 74 a1 d2 |
41 00 74 a2 d2 |
41 00 74 a3 d2 |
41 00 74 a4 d2 |
41 00 74 a5 d2 |
41 00 74 a6 d2 |
41 00 74 a7 d2 |
41 00 74 a8 12 | ADD BYTE PTR [r8 + rbp * 4 + 0x12] | sil |
41 00 74 a9 12 | ADD BYTE PTR [r9 + rbp * 4 + 0x12] | sil |
41 00 74 aa 12 | ADD BYTE PTR [r10 + rbp * 4 + 0x12] | sil |
41 00 74 ab 12 | ADD BYTE PTR [r11 + rbp * 4 + 0x12] | sil |
41 00 74 ac 12 | ADD BYTE PTR [r12 + rbp * 4 + 0x12] | sil |
41 00 74 ad 12 | ADD BYTE PTR [r13 + rbp * 4 + 0x12] | sil |
41 00 74 ae 12 | ADD BYTE PTR [r14 + rbp * 4 + 0x12] | sil |
41 00 74 af 12 | ADD BYTE PTR [r15 + rbp * 4 + 0x12] | sil |

41 00 74 b0 12 | ADD BYTE PTR [r8 + rsi * 4 + 0x12] | sil |
41 00 74 b1 12 | ADD BYTE PTR [r9 + rsi * 4 + 0x12] | sil |
41 00 74 b2 12 | ADD BYTE PTR [r10 + rsi * 4 + 0x12] | sil |
41 00 74 b3 12 | ADD BYTE PTR [r11 + rsi * 4 + 0x12] | sil |
41 00 74 b4 12 | ADD BYTE PTR [r12 + rsi * 4 + 0x12] | sil |
41 00 74 b5 12 | ADD BYTE PTR [r13 + rsi * 4 + 0x12] | sil |
41 00 74 b6 12 | ADD BYTE PTR [r14 + rsi * 4 + 0x12] | sil |
41 00 74 b7 12 | ADD BYTE PTR [r15 + rsi * 4 + 0x12] | sil |
41 00 74 b8 12 | ADD BYTE PTR [r8 + rdi * 4 + 0x12] | sil |
41 00 74 b9 12 | ADD BYTE PTR [r9 + rdi * 4 + 0x12] | sil |
41 00 74 ba 12 | ADD BYTE PTR [r10 + rdi * 4 + 0x12] | sil |
41 00 74 bb 12 | ADD BYTE PTR [r11 + rdi * 4 + 0x12] | sil |
41 00 74 bc 12 | ADD BYTE PTR [r12 + rdi * 4 + 0x12] | sil |
41 00 74 bd 12 | ADD BYTE PTR [r13 + rdi * 4 + 0x12] | sil |
41 00 74 be 12 | ADD BYTE PTR [r14 + rdi * 4 + 0x12] | sil |
41 00 74 bf 12 | ADD BYTE PTR [r15 + rdi * 4 + 0x12] | sil |

41 00 74 c0 12 | ADD BYTE PTR [r8 + rax * 8 + 0x12] | sil |
41 00 74 c1 12 | ADD BYTE PTR [r9 + rax * 8 + 0x12] | sil |
41 00 74 c2 12 | ADD BYTE PTR [r10 + rax * 8 + 0x12] | sil |
41 00 74 c3 12 | ADD BYTE PTR [r11 + rax * 8 + 0x12] | sil |
41 00 74 c4 12 | ADD BYTE PTR [r12 + rax * 8 + 0x12] | sil |
41 00 74 c5 12 | ADD BYTE PTR [r13 + rax * 8 + 0x12] | sil |
41 00 74 c6 12 | ADD BYTE PTR [r14 + rax * 8 + 0x12] | sil |
41 00 74 c7 12 | ADD BYTE PTR [r15 + rax * 8 + 0x12] | sil |
41 00 74 c8 12 | ADD BYTE PTR [r8 + rcx * 8 + 0x12] | sil |
41 00 74 c9 12 | ADD BYTE PTR [r9 + rcx * 8 + 0x12] | sil |
41 00 74 ca 12 | ADD BYTE PTR [r10 + rcx * 8 + 0x12] | sil |
41 00 74 cb 12 | ADD BYTE PTR [r11 + rcx * 8 + 0x12] | sil |
41 00 74 cc 12 | ADD BYTE PTR [r12 + rcx * 8 + 0x12] | sil |
41 00 74 cd 12 | ADD BYTE PTR [r13 + rcx * 8 + 0x12] | sil |
41 00 74 ce 12 | ADD BYTE PTR [r14 + rcx * 8 + 0x12] | sil |
41 00 74 cf 12 | ADD BYTE PTR [r15 + rcx * 8 + 0x12] | sil |

41 00 74 d0 12 | ADD BYTE PTR [r8 + rdx * 8 + 0x12] | sil |
41 00 74 d1 12 | ADD BYTE PTR [r9 + rdx * 8 + 0x12] | sil |
41 00 74 d2 12 | ADD BYTE PTR [r10 + rdx * 8 + 0x12] | sil |
41 00 74 d3 12 | ADD BYTE PTR [r11 + rdx * 8 + 0x12] | sil |
41 00 74 d4 12 | ADD BYTE PTR [r12 + rdx * 8 + 0x12] | sil |
41 00 74 d5 12 | ADD BYTE PTR [r13 + rdx * 8 + 0x12] | sil |
41 00 74 d6 12 | ADD BYTE PTR [r14 + rdx * 8 + 0x12] | sil |
41 00 74 d7 12 | ADD BYTE PTR [r15 + rdx * 8 + 0x12] | sil |
41 00 74 d8 12 | ADD BYTE PTR [r8 + rbx * 8 + 0x12] | sil |
41 00 74 d9 12 | ADD BYTE PTR [r9 + rbx * 8 + 0x12] | sil |
41 00 74 da 12 | ADD BYTE PTR [r10 + rbx * 8 + 0x12] | sil |
41 00 74 db 12 | ADD BYTE PTR [r11 + rbx * 8 + 0x12] | sil |
41 00 74 dc 12 | ADD BYTE PTR [r12 + rbx * 8 + 0x12] | sil |
41 00 74 dd 12 | ADD BYTE PTR [r13 + rbx * 8 + 0x12] | sil |
41 00 74 de 12 | ADD BYTE PTR [r14 + rbx * 8 + 0x12] | sil |
41 00 74 df 12 | ADD BYTE PTR [r15 + rbx * 8 + 0x12] | sil |

#TODO
41 00 74 e0 d2 |
41 00 74 e1 d2 |
41 00 74 e2 d2 |
41 00 74 e3 d2 |
41 00 74 e4 d2 |
41 00 74 e5 d2 |
41 00 74 e6 d2 |
41 00 74 e7 d2 |
41 00 74 e8 12 | ADD BYTE PTR [r8 + rbp * 8 + 0x12] | sil |
41 00 74 e9 12 | ADD BYTE PTR [r9 + rbp * 8 + 0x12] | sil |
41 00 74 ea 12 | ADD BYTE PTR [r10 + rbp * 8 + 0x12] | sil |
41 00 74 eb 12 | ADD BYTE PTR [r11 + rbp * 8 + 0x12] | sil |
41 00 74 ec 12 | ADD BYTE PTR [r12 + rbp * 8 + 0x12] | sil |
41 00 74 ed 12 | ADD BYTE PTR [r13 + rbp * 8 + 0x12] | sil |
41 00 74 ee 12 | ADD BYTE PTR [r14 + rbp * 8 + 0x12] | sil |
41 00 74 ef 12 | ADD BYTE PTR [r15 + rbp * 8 + 0x12] | sil |

41 00 74 f0 12 | ADD BYTE PTR [r8 + rsi * 8 + 0x12] | sil |
41 00 74 f1 12 | ADD BYTE PTR [r9 + rsi * 8 + 0x12] | sil |
41 00 74 f2 12 | ADD BYTE PTR [r10 + rsi * 8 + 0x12] | sil |
41 00 74 f3 12 | ADD BYTE PTR [r11 + rsi * 8 + 0x12] | sil |
41 00 74 f4 12 | ADD BYTE PTR [r12 + rsi * 8 + 0x12] | sil |
41 00 74 f5 12 | ADD BYTE PTR [r13 + rsi * 8 + 0x12] | sil |
41 00 74 f6 12 | ADD BYTE PTR [r14 + rsi * 8 + 0x12] | sil |
41 00 74 f7 12 | ADD BYTE PTR [r15 + rsi * 8 + 0x12] | sil |
41 00 74 f8 12 | ADD BYTE PTR [r8 + rdi * 8 + 0x12] | sil |
41 00 74 f9 12 | ADD BYTE PTR [r9 + rdi * 8 + 0x12] | sil |
41 00 74 fa 12 | ADD BYTE PTR [r10 + rdi * 8 + 0x12] | sil |
41 00 74 fb 12 | ADD BYTE PTR [r11 + rdi * 8 + 0x12] | sil |
41 00 74 fc 12 | ADD BYTE PTR [r12 + rdi * 8 + 0x12] | sil |
41 00 74 fd 12 | ADD BYTE PTR [r13 + rdi * 8 + 0x12] | sil |
41 00 74 fe 12 | ADD BYTE PTR [r14 + rdi * 8 + 0x12] | sil |
41 00 74 ff 12 | ADD BYTE PTR [r15 + rdi * 8 + 0x12] | sil |