Running: xsim.dir/fir_filter/xsimk -simmode gui -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=fir_filter_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -wdb fir_filter.wdb -simrunnum 0 -socket 41085
Design successfully loaded
Design Loading Memory Usage: 193500 KB (Peak: 193500 KB)
Design Loading CPU Usage: 1430 ms
Simulation completed
Simulation Memory Usage: 290360 KB (Peak: 332768 KB)
Simulation CPU Usage: 1460 ms
