[options]
mode prove

[engines]
smtbmc yices

[script]
read_verilog -formal sampler.v
prep -top sampler

[files]
sampler.v
