<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.512</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>262151</Best-caseLatency>
            <Average-caseLatency>262151</Average-caseLatency>
            <Worst-caseLatency>262151</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.804 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.804 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.804 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>262152</DataflowPipelineThroughput>
            <Interval-min>262152</Interval-min>
            <Interval-max>262152</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>5</DSP>
            <FF>2652</FF>
            <LUT>2047</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>real_sample_0_address0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_ce0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_d0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_q0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_we0</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_address1</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_ce1</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_d1</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_q1</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_0_we1</name>
            <Object>real_sample_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_address0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_ce0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_d0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_q0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_we0</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_address1</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_ce1</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_d1</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_q1</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_1_we1</name>
            <Object>real_sample_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_address0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_ce0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_d0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_q0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_we0</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_address1</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_ce1</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_d1</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_q1</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_2_we1</name>
            <Object>real_sample_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_address0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_ce0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_d0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_q0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_we0</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_address1</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_ce1</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_d1</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_q1</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_3_we1</name>
            <Object>real_sample_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_address0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_ce0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_d0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_q0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_we0</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_address1</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_ce1</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_d1</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_q1</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_4_we1</name>
            <Object>real_sample_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_address0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_ce0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_d0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_q0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_we0</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_address1</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_ce1</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_d1</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_q1</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_5_we1</name>
            <Object>real_sample_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_address0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_ce0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_d0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_q0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_we0</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_address1</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_ce1</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_d1</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_q1</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_6_we1</name>
            <Object>real_sample_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_address0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_ce0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_d0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_q0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_we0</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_address1</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_ce1</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_d1</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_q1</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_7_we1</name>
            <Object>real_sample_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_address0</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_ce0</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_d0</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_q0</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_we0</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_address1</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_ce1</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_d1</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_q1</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_8_we1</name>
            <Object>real_sample_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_address0</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_ce0</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_d0</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_q0</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_we0</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_address1</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_ce1</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_d1</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_q1</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_9_we1</name>
            <Object>real_sample_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_address0</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_ce0</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_d0</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_q0</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_we0</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_address1</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_ce1</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_d1</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_q1</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_10_we1</name>
            <Object>real_sample_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_address0</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_ce0</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_d0</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_q0</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_we0</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_address1</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_ce1</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_d1</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_q1</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_11_we1</name>
            <Object>real_sample_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_address0</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_ce0</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_d0</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_q0</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_we0</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_address1</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_ce1</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_d1</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_q1</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_12_we1</name>
            <Object>real_sample_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_address0</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_ce0</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_d0</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_q0</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_we0</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_address1</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_ce1</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_d1</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_q1</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_13_we1</name>
            <Object>real_sample_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_address0</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_ce0</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_d0</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_q0</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_we0</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_address1</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_ce1</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_d1</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_q1</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_14_we1</name>
            <Object>real_sample_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_address0</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_ce0</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_d0</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_q0</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_we0</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_address1</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_ce1</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_d1</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_q1</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_15_we1</name>
            <Object>real_sample_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_address0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_ce0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_d0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_q0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_we0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_address0</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_ce0</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_d0</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_q0</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_we0</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_address1</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_ce1</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_d1</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_q1</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_r_we1</name>
            <Object>sum_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_address0</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_ce0</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_d0</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_q0</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_we0</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_address1</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_ce1</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_d1</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_q1</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_i_we1</name>
            <Object>sum_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_top_loop_proc_U0</InstName>
                    <ModuleName>Loop_top_loop_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>62</ID>
                    <BindInstances>add_ln13_fu_748_p2 add_ln13_1_fu_776_p2 mul_8s_8s_8_1_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 add_ln25_fu_884_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_12_fu_918_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_13_fu_932_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_14_fu_953_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_15_fu_978_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_16_fu_988_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_17_fu_1002_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_18_fu_1012_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_19_fu_1026_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_20_fu_1036_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_21_fu_1050_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_22_fu_1060_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_23_fu_1074_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_24_fu_1084_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 empty_25_fu_1094_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 add_ln16_fu_858_p2 cos_coefficients_table_U sin_coefficients_table_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_top_loop_proc</Name>
            <Loops>
                <top_loop_real_part/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>14.512</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262151</Best-caseLatency>
                    <Average-caseLatency>262151</Average-caseLatency>
                    <Worst-caseLatency>262151</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.804 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.804 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.804 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>262151</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <top_loop_real_part>
                        <Name>top_loop_real_part</Name>
                        <TripCount>4096</TripCount>
                        <Latency>262149</Latency>
                        <AbsoluteTimeLatency>3.804 ms</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>70</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </top_loop_real_part>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>2652</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2047</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_748_p2" SOURCE="dft.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_776_p2" SOURCE="dft.cpp:13" URAM="0" VARIABLE="add_ln13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_8_1_1_U3" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_884_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_1_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_1_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_918_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_2_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_2_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_932_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_14_fu_953_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_4_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_4_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_978_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_5_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_5_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_988_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_17_fu_1002_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_7_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_7_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_18_fu_1012_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_8_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_8_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_1026_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_9_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_9_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_1036_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_10_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_10_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_21_fu_1050_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_11_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_11_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_1060_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_12_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_12_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_1074_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_13_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_13_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_1084_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_14_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_14_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_1094_p2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="empty_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:25" URAM="0" VARIABLE="mul7_15_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:25" URAM="0" VARIABLE="tmp_r_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="top_loop_real_part" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dft.cpp:26" URAM="0" VARIABLE="mul14_15_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="top_loop_real_part" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="dft.cpp:26" URAM="0" VARIABLE="tmp_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_loop_real_part" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_858_p2" SOURCE="dft.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="cos_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="sin_coefficients_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>14.512</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262151</Best-caseLatency>
                    <Average-caseLatency>262151</Average-caseLatency>
                    <Worst-caseLatency>262151</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.804 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.804 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.804 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>262152</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>262152</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>2652</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2047</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="real_sample" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_sample_0_address0" name="real_sample_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_0_ce0" name="real_sample_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_0_d0" name="real_sample_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_0_q0" name="real_sample_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_0_we0" name="real_sample_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_0_address1" name="real_sample_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_0_ce1" name="real_sample_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_0_d1" name="real_sample_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_0_q1" name="real_sample_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_0_we1" name="real_sample_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_1_address0" name="real_sample_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_1_ce0" name="real_sample_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_1_d0" name="real_sample_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_1_q0" name="real_sample_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_1_we0" name="real_sample_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_1_address1" name="real_sample_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_1_ce1" name="real_sample_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_1_d1" name="real_sample_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_1_q1" name="real_sample_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_1_we1" name="real_sample_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_2_address0" name="real_sample_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_2_ce0" name="real_sample_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_2_d0" name="real_sample_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_2_q0" name="real_sample_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_2_we0" name="real_sample_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_2_address1" name="real_sample_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_2_ce1" name="real_sample_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_2_d1" name="real_sample_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_2_q1" name="real_sample_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_2_we1" name="real_sample_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_3_address0" name="real_sample_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_3_ce0" name="real_sample_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_3_d0" name="real_sample_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_3_q0" name="real_sample_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_3_we0" name="real_sample_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_3_address1" name="real_sample_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_3_ce1" name="real_sample_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_3_d1" name="real_sample_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_3_q1" name="real_sample_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_3_we1" name="real_sample_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_4_address0" name="real_sample_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_4_ce0" name="real_sample_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_4_d0" name="real_sample_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_4_q0" name="real_sample_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_4_we0" name="real_sample_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_4_address1" name="real_sample_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_4_ce1" name="real_sample_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_4_d1" name="real_sample_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_4_q1" name="real_sample_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_4_we1" name="real_sample_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_5_address0" name="real_sample_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_5_ce0" name="real_sample_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_5_d0" name="real_sample_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_5_q0" name="real_sample_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_5_we0" name="real_sample_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_5_address1" name="real_sample_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_5_ce1" name="real_sample_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_5_d1" name="real_sample_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_5_q1" name="real_sample_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_5_we1" name="real_sample_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_6_address0" name="real_sample_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_6_ce0" name="real_sample_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_6_d0" name="real_sample_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_6_q0" name="real_sample_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_6_we0" name="real_sample_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_6_address1" name="real_sample_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_6_ce1" name="real_sample_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_6_d1" name="real_sample_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_6_q1" name="real_sample_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_6_we1" name="real_sample_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_7_address0" name="real_sample_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_7_ce0" name="real_sample_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_7_d0" name="real_sample_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_7_q0" name="real_sample_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_7_we0" name="real_sample_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_7_address1" name="real_sample_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_7_ce1" name="real_sample_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_7_d1" name="real_sample_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_7_q1" name="real_sample_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_7_we1" name="real_sample_7_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_8_address0" name="real_sample_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_8_ce0" name="real_sample_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_8_d0" name="real_sample_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_8_q0" name="real_sample_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_8_we0" name="real_sample_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_8_address1" name="real_sample_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_8_ce1" name="real_sample_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_8_d1" name="real_sample_8_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_8_q1" name="real_sample_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_8_we1" name="real_sample_8_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_9_address0" name="real_sample_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_9_ce0" name="real_sample_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_9_d0" name="real_sample_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_9_q0" name="real_sample_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_9_we0" name="real_sample_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_9_address1" name="real_sample_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_9_ce1" name="real_sample_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_9_d1" name="real_sample_9_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_9_q1" name="real_sample_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_9_we1" name="real_sample_9_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_10_address0" name="real_sample_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_10_ce0" name="real_sample_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_10_d0" name="real_sample_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_10_q0" name="real_sample_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_10_we0" name="real_sample_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_10_address1" name="real_sample_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_10_ce1" name="real_sample_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_10_d1" name="real_sample_10_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_10_q1" name="real_sample_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_10_we1" name="real_sample_10_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_11_address0" name="real_sample_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_11_ce0" name="real_sample_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_11_d0" name="real_sample_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_11_q0" name="real_sample_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_11_we0" name="real_sample_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_11_address1" name="real_sample_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_11_ce1" name="real_sample_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_11_d1" name="real_sample_11_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_11_q1" name="real_sample_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_11_we1" name="real_sample_11_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_12_address0" name="real_sample_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_12_ce0" name="real_sample_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_12_d0" name="real_sample_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_12_q0" name="real_sample_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_12_we0" name="real_sample_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_12_address1" name="real_sample_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_12_ce1" name="real_sample_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_12_d1" name="real_sample_12_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_12_q1" name="real_sample_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_12_we1" name="real_sample_12_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_13_address0" name="real_sample_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_13_ce0" name="real_sample_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_13_d0" name="real_sample_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_13_q0" name="real_sample_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_13_we0" name="real_sample_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_13_address1" name="real_sample_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_13_ce1" name="real_sample_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_13_d1" name="real_sample_13_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_13_q1" name="real_sample_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_13_we1" name="real_sample_13_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_14_address0" name="real_sample_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_14_ce0" name="real_sample_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_14_d0" name="real_sample_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_14_q0" name="real_sample_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_14_we0" name="real_sample_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_14_address1" name="real_sample_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_14_ce1" name="real_sample_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_14_d1" name="real_sample_14_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_14_q1" name="real_sample_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_14_we1" name="real_sample_14_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_15_address0" name="real_sample_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_15_ce0" name="real_sample_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_15_d0" name="real_sample_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_15_q0" name="real_sample_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_15_we0" name="real_sample_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_15_address1" name="real_sample_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_15_ce1" name="real_sample_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_15_d1" name="real_sample_15_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="real_sample_15_q1" name="real_sample_15_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_sample_15_we1" name="real_sample_15_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_sample" index="1" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_sample_address0" name="imag_sample_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_ce0" name="imag_sample_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_d0" name="imag_sample_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_sample_q0" name="imag_sample_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_we0" name="imag_sample_we0" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sum_r" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sum_r_address0" name="sum_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_r_ce0" name="sum_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_r_d0" name="sum_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_r_q0" name="sum_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_r_we0" name="sum_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_r_address1" name="sum_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_r_ce1" name="sum_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_r_d1" name="sum_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_r_q1" name="sum_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_r_we1" name="sum_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sum_i" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sum_i_address0" name="sum_i_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_i_ce0" name="sum_i_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_i_d0" name="sum_i_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_i_q0" name="sum_i_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_i_we0" name="sum_i_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_i_address1" name="sum_i_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_i_ce1" name="sum_i_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_i_d1" name="sum_i_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_i_q1" name="sum_i_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_i_we1" name="sum_i_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="real_sample_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_8_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_8_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_8_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_9_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_9_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_9_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_10_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_10_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_10_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_11_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_11_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_11_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_12_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_12_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_12_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_13_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_13_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_13_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_14_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_14_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_14_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="real_sample_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_15_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_15_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_15_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="imag_sample_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="sum_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="sum_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_i_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="sum_i_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_i_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_i_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_i_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_i_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_i_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_i_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_i_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_i_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="sum_i_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_i_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_i_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_i_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_i_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_i_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_i_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_i_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="imag_sample_address0">8, , </column>
                    <column name="imag_sample_d0">32, , </column>
                    <column name="imag_sample_q0">32, , </column>
                    <column name="real_sample_0_address0">4, , </column>
                    <column name="real_sample_0_address1">4, , </column>
                    <column name="real_sample_0_d0">32, , </column>
                    <column name="real_sample_0_d1">32, , </column>
                    <column name="real_sample_0_q0">32, , </column>
                    <column name="real_sample_0_q1">32, , </column>
                    <column name="real_sample_10_address0">4, , </column>
                    <column name="real_sample_10_address1">4, , </column>
                    <column name="real_sample_10_d0">32, , </column>
                    <column name="real_sample_10_d1">32, , </column>
                    <column name="real_sample_10_q0">32, , </column>
                    <column name="real_sample_10_q1">32, , </column>
                    <column name="real_sample_11_address0">4, , </column>
                    <column name="real_sample_11_address1">4, , </column>
                    <column name="real_sample_11_d0">32, , </column>
                    <column name="real_sample_11_d1">32, , </column>
                    <column name="real_sample_11_q0">32, , </column>
                    <column name="real_sample_11_q1">32, , </column>
                    <column name="real_sample_12_address0">4, , </column>
                    <column name="real_sample_12_address1">4, , </column>
                    <column name="real_sample_12_d0">32, , </column>
                    <column name="real_sample_12_d1">32, , </column>
                    <column name="real_sample_12_q0">32, , </column>
                    <column name="real_sample_12_q1">32, , </column>
                    <column name="real_sample_13_address0">4, , </column>
                    <column name="real_sample_13_address1">4, , </column>
                    <column name="real_sample_13_d0">32, , </column>
                    <column name="real_sample_13_d1">32, , </column>
                    <column name="real_sample_13_q0">32, , </column>
                    <column name="real_sample_13_q1">32, , </column>
                    <column name="real_sample_14_address0">4, , </column>
                    <column name="real_sample_14_address1">4, , </column>
                    <column name="real_sample_14_d0">32, , </column>
                    <column name="real_sample_14_d1">32, , </column>
                    <column name="real_sample_14_q0">32, , </column>
                    <column name="real_sample_14_q1">32, , </column>
                    <column name="real_sample_15_address0">4, , </column>
                    <column name="real_sample_15_address1">4, , </column>
                    <column name="real_sample_15_d0">32, , </column>
                    <column name="real_sample_15_d1">32, , </column>
                    <column name="real_sample_15_q0">32, , </column>
                    <column name="real_sample_15_q1">32, , </column>
                    <column name="real_sample_1_address0">4, , </column>
                    <column name="real_sample_1_address1">4, , </column>
                    <column name="real_sample_1_d0">32, , </column>
                    <column name="real_sample_1_d1">32, , </column>
                    <column name="real_sample_1_q0">32, , </column>
                    <column name="real_sample_1_q1">32, , </column>
                    <column name="real_sample_2_address0">4, , </column>
                    <column name="real_sample_2_address1">4, , </column>
                    <column name="real_sample_2_d0">32, , </column>
                    <column name="real_sample_2_d1">32, , </column>
                    <column name="real_sample_2_q0">32, , </column>
                    <column name="real_sample_2_q1">32, , </column>
                    <column name="real_sample_3_address0">4, , </column>
                    <column name="real_sample_3_address1">4, , </column>
                    <column name="real_sample_3_d0">32, , </column>
                    <column name="real_sample_3_d1">32, , </column>
                    <column name="real_sample_3_q0">32, , </column>
                    <column name="real_sample_3_q1">32, , </column>
                    <column name="real_sample_4_address0">4, , </column>
                    <column name="real_sample_4_address1">4, , </column>
                    <column name="real_sample_4_d0">32, , </column>
                    <column name="real_sample_4_d1">32, , </column>
                    <column name="real_sample_4_q0">32, , </column>
                    <column name="real_sample_4_q1">32, , </column>
                    <column name="real_sample_5_address0">4, , </column>
                    <column name="real_sample_5_address1">4, , </column>
                    <column name="real_sample_5_d0">32, , </column>
                    <column name="real_sample_5_d1">32, , </column>
                    <column name="real_sample_5_q0">32, , </column>
                    <column name="real_sample_5_q1">32, , </column>
                    <column name="real_sample_6_address0">4, , </column>
                    <column name="real_sample_6_address1">4, , </column>
                    <column name="real_sample_6_d0">32, , </column>
                    <column name="real_sample_6_d1">32, , </column>
                    <column name="real_sample_6_q0">32, , </column>
                    <column name="real_sample_6_q1">32, , </column>
                    <column name="real_sample_7_address0">4, , </column>
                    <column name="real_sample_7_address1">4, , </column>
                    <column name="real_sample_7_d0">32, , </column>
                    <column name="real_sample_7_d1">32, , </column>
                    <column name="real_sample_7_q0">32, , </column>
                    <column name="real_sample_7_q1">32, , </column>
                    <column name="real_sample_8_address0">4, , </column>
                    <column name="real_sample_8_address1">4, , </column>
                    <column name="real_sample_8_d0">32, , </column>
                    <column name="real_sample_8_d1">32, , </column>
                    <column name="real_sample_8_q0">32, , </column>
                    <column name="real_sample_8_q1">32, , </column>
                    <column name="real_sample_9_address0">4, , </column>
                    <column name="real_sample_9_address1">4, , </column>
                    <column name="real_sample_9_d0">32, , </column>
                    <column name="real_sample_9_d1">32, , </column>
                    <column name="real_sample_9_q0">32, , </column>
                    <column name="real_sample_9_q1">32, , </column>
                    <column name="sum_i_address0">8, , </column>
                    <column name="sum_i_address1">8, , </column>
                    <column name="sum_i_d0">32, , </column>
                    <column name="sum_i_d1">32, , </column>
                    <column name="sum_i_q0">32, , </column>
                    <column name="sum_i_q1">32, , </column>
                    <column name="sum_r_address0">8, , </column>
                    <column name="sum_r_address1">8, , </column>
                    <column name="sum_r_d0">32, , </column>
                    <column name="sum_r_d1">32, , </column>
                    <column name="sum_r_q0">32, , </column>
                    <column name="sum_r_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real_sample">in, float*</column>
                    <column name="imag_sample">unused, float*</column>
                    <column name="sum_r">out, float*</column>
                    <column name="sum_i">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="real_sample">real_sample_0_address0, port, offset, </column>
                    <column name="real_sample">real_sample_0_ce0, port, , </column>
                    <column name="real_sample">real_sample_0_d0, port, , </column>
                    <column name="real_sample">real_sample_0_q0, port, , </column>
                    <column name="real_sample">real_sample_0_we0, port, , </column>
                    <column name="real_sample">real_sample_0_address1, port, offset, </column>
                    <column name="real_sample">real_sample_0_ce1, port, , </column>
                    <column name="real_sample">real_sample_0_d1, port, , </column>
                    <column name="real_sample">real_sample_0_q1, port, , </column>
                    <column name="real_sample">real_sample_0_we1, port, , </column>
                    <column name="real_sample">real_sample_1_address0, port, offset, </column>
                    <column name="real_sample">real_sample_1_ce0, port, , </column>
                    <column name="real_sample">real_sample_1_d0, port, , </column>
                    <column name="real_sample">real_sample_1_q0, port, , </column>
                    <column name="real_sample">real_sample_1_we0, port, , </column>
                    <column name="real_sample">real_sample_1_address1, port, offset, </column>
                    <column name="real_sample">real_sample_1_ce1, port, , </column>
                    <column name="real_sample">real_sample_1_d1, port, , </column>
                    <column name="real_sample">real_sample_1_q1, port, , </column>
                    <column name="real_sample">real_sample_1_we1, port, , </column>
                    <column name="real_sample">real_sample_2_address0, port, offset, </column>
                    <column name="real_sample">real_sample_2_ce0, port, , </column>
                    <column name="real_sample">real_sample_2_d0, port, , </column>
                    <column name="real_sample">real_sample_2_q0, port, , </column>
                    <column name="real_sample">real_sample_2_we0, port, , </column>
                    <column name="real_sample">real_sample_2_address1, port, offset, </column>
                    <column name="real_sample">real_sample_2_ce1, port, , </column>
                    <column name="real_sample">real_sample_2_d1, port, , </column>
                    <column name="real_sample">real_sample_2_q1, port, , </column>
                    <column name="real_sample">real_sample_2_we1, port, , </column>
                    <column name="real_sample">real_sample_3_address0, port, offset, </column>
                    <column name="real_sample">real_sample_3_ce0, port, , </column>
                    <column name="real_sample">real_sample_3_d0, port, , </column>
                    <column name="real_sample">real_sample_3_q0, port, , </column>
                    <column name="real_sample">real_sample_3_we0, port, , </column>
                    <column name="real_sample">real_sample_3_address1, port, offset, </column>
                    <column name="real_sample">real_sample_3_ce1, port, , </column>
                    <column name="real_sample">real_sample_3_d1, port, , </column>
                    <column name="real_sample">real_sample_3_q1, port, , </column>
                    <column name="real_sample">real_sample_3_we1, port, , </column>
                    <column name="real_sample">real_sample_4_address0, port, offset, </column>
                    <column name="real_sample">real_sample_4_ce0, port, , </column>
                    <column name="real_sample">real_sample_4_d0, port, , </column>
                    <column name="real_sample">real_sample_4_q0, port, , </column>
                    <column name="real_sample">real_sample_4_we0, port, , </column>
                    <column name="real_sample">real_sample_4_address1, port, offset, </column>
                    <column name="real_sample">real_sample_4_ce1, port, , </column>
                    <column name="real_sample">real_sample_4_d1, port, , </column>
                    <column name="real_sample">real_sample_4_q1, port, , </column>
                    <column name="real_sample">real_sample_4_we1, port, , </column>
                    <column name="real_sample">real_sample_5_address0, port, offset, </column>
                    <column name="real_sample">real_sample_5_ce0, port, , </column>
                    <column name="real_sample">real_sample_5_d0, port, , </column>
                    <column name="real_sample">real_sample_5_q0, port, , </column>
                    <column name="real_sample">real_sample_5_we0, port, , </column>
                    <column name="real_sample">real_sample_5_address1, port, offset, </column>
                    <column name="real_sample">real_sample_5_ce1, port, , </column>
                    <column name="real_sample">real_sample_5_d1, port, , </column>
                    <column name="real_sample">real_sample_5_q1, port, , </column>
                    <column name="real_sample">real_sample_5_we1, port, , </column>
                    <column name="real_sample">real_sample_6_address0, port, offset, </column>
                    <column name="real_sample">real_sample_6_ce0, port, , </column>
                    <column name="real_sample">real_sample_6_d0, port, , </column>
                    <column name="real_sample">real_sample_6_q0, port, , </column>
                    <column name="real_sample">real_sample_6_we0, port, , </column>
                    <column name="real_sample">real_sample_6_address1, port, offset, </column>
                    <column name="real_sample">real_sample_6_ce1, port, , </column>
                    <column name="real_sample">real_sample_6_d1, port, , </column>
                    <column name="real_sample">real_sample_6_q1, port, , </column>
                    <column name="real_sample">real_sample_6_we1, port, , </column>
                    <column name="real_sample">real_sample_7_address0, port, offset, </column>
                    <column name="real_sample">real_sample_7_ce0, port, , </column>
                    <column name="real_sample">real_sample_7_d0, port, , </column>
                    <column name="real_sample">real_sample_7_q0, port, , </column>
                    <column name="real_sample">real_sample_7_we0, port, , </column>
                    <column name="real_sample">real_sample_7_address1, port, offset, </column>
                    <column name="real_sample">real_sample_7_ce1, port, , </column>
                    <column name="real_sample">real_sample_7_d1, port, , </column>
                    <column name="real_sample">real_sample_7_q1, port, , </column>
                    <column name="real_sample">real_sample_7_we1, port, , </column>
                    <column name="real_sample">real_sample_8_address0, port, offset, </column>
                    <column name="real_sample">real_sample_8_ce0, port, , </column>
                    <column name="real_sample">real_sample_8_d0, port, , </column>
                    <column name="real_sample">real_sample_8_q0, port, , </column>
                    <column name="real_sample">real_sample_8_we0, port, , </column>
                    <column name="real_sample">real_sample_8_address1, port, offset, </column>
                    <column name="real_sample">real_sample_8_ce1, port, , </column>
                    <column name="real_sample">real_sample_8_d1, port, , </column>
                    <column name="real_sample">real_sample_8_q1, port, , </column>
                    <column name="real_sample">real_sample_8_we1, port, , </column>
                    <column name="real_sample">real_sample_9_address0, port, offset, </column>
                    <column name="real_sample">real_sample_9_ce0, port, , </column>
                    <column name="real_sample">real_sample_9_d0, port, , </column>
                    <column name="real_sample">real_sample_9_q0, port, , </column>
                    <column name="real_sample">real_sample_9_we0, port, , </column>
                    <column name="real_sample">real_sample_9_address1, port, offset, </column>
                    <column name="real_sample">real_sample_9_ce1, port, , </column>
                    <column name="real_sample">real_sample_9_d1, port, , </column>
                    <column name="real_sample">real_sample_9_q1, port, , </column>
                    <column name="real_sample">real_sample_9_we1, port, , </column>
                    <column name="real_sample">real_sample_10_address0, port, offset, </column>
                    <column name="real_sample">real_sample_10_ce0, port, , </column>
                    <column name="real_sample">real_sample_10_d0, port, , </column>
                    <column name="real_sample">real_sample_10_q0, port, , </column>
                    <column name="real_sample">real_sample_10_we0, port, , </column>
                    <column name="real_sample">real_sample_10_address1, port, offset, </column>
                    <column name="real_sample">real_sample_10_ce1, port, , </column>
                    <column name="real_sample">real_sample_10_d1, port, , </column>
                    <column name="real_sample">real_sample_10_q1, port, , </column>
                    <column name="real_sample">real_sample_10_we1, port, , </column>
                    <column name="real_sample">real_sample_11_address0, port, offset, </column>
                    <column name="real_sample">real_sample_11_ce0, port, , </column>
                    <column name="real_sample">real_sample_11_d0, port, , </column>
                    <column name="real_sample">real_sample_11_q0, port, , </column>
                    <column name="real_sample">real_sample_11_we0, port, , </column>
                    <column name="real_sample">real_sample_11_address1, port, offset, </column>
                    <column name="real_sample">real_sample_11_ce1, port, , </column>
                    <column name="real_sample">real_sample_11_d1, port, , </column>
                    <column name="real_sample">real_sample_11_q1, port, , </column>
                    <column name="real_sample">real_sample_11_we1, port, , </column>
                    <column name="real_sample">real_sample_12_address0, port, offset, </column>
                    <column name="real_sample">real_sample_12_ce0, port, , </column>
                    <column name="real_sample">real_sample_12_d0, port, , </column>
                    <column name="real_sample">real_sample_12_q0, port, , </column>
                    <column name="real_sample">real_sample_12_we0, port, , </column>
                    <column name="real_sample">real_sample_12_address1, port, offset, </column>
                    <column name="real_sample">real_sample_12_ce1, port, , </column>
                    <column name="real_sample">real_sample_12_d1, port, , </column>
                    <column name="real_sample">real_sample_12_q1, port, , </column>
                    <column name="real_sample">real_sample_12_we1, port, , </column>
                    <column name="real_sample">real_sample_13_address0, port, offset, </column>
                    <column name="real_sample">real_sample_13_ce0, port, , </column>
                    <column name="real_sample">real_sample_13_d0, port, , </column>
                    <column name="real_sample">real_sample_13_q0, port, , </column>
                    <column name="real_sample">real_sample_13_we0, port, , </column>
                    <column name="real_sample">real_sample_13_address1, port, offset, </column>
                    <column name="real_sample">real_sample_13_ce1, port, , </column>
                    <column name="real_sample">real_sample_13_d1, port, , </column>
                    <column name="real_sample">real_sample_13_q1, port, , </column>
                    <column name="real_sample">real_sample_13_we1, port, , </column>
                    <column name="real_sample">real_sample_14_address0, port, offset, </column>
                    <column name="real_sample">real_sample_14_ce0, port, , </column>
                    <column name="real_sample">real_sample_14_d0, port, , </column>
                    <column name="real_sample">real_sample_14_q0, port, , </column>
                    <column name="real_sample">real_sample_14_we0, port, , </column>
                    <column name="real_sample">real_sample_14_address1, port, offset, </column>
                    <column name="real_sample">real_sample_14_ce1, port, , </column>
                    <column name="real_sample">real_sample_14_d1, port, , </column>
                    <column name="real_sample">real_sample_14_q1, port, , </column>
                    <column name="real_sample">real_sample_14_we1, port, , </column>
                    <column name="real_sample">real_sample_15_address0, port, offset, </column>
                    <column name="real_sample">real_sample_15_ce0, port, , </column>
                    <column name="real_sample">real_sample_15_d0, port, , </column>
                    <column name="real_sample">real_sample_15_q0, port, , </column>
                    <column name="real_sample">real_sample_15_we0, port, , </column>
                    <column name="real_sample">real_sample_15_address1, port, offset, </column>
                    <column name="real_sample">real_sample_15_ce1, port, , </column>
                    <column name="real_sample">real_sample_15_d1, port, , </column>
                    <column name="real_sample">real_sample_15_q1, port, , </column>
                    <column name="real_sample">real_sample_15_we1, port, , </column>
                    <column name="imag_sample">imag_sample_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_d0, port, , </column>
                    <column name="imag_sample">imag_sample_q0, port, , </column>
                    <column name="imag_sample">imag_sample_we0, port, , </column>
                    <column name="sum_r">sum_r_address0, port, offset, </column>
                    <column name="sum_r">sum_r_ce0, port, , </column>
                    <column name="sum_r">sum_r_d0, port, , </column>
                    <column name="sum_r">sum_r_q0, port, , </column>
                    <column name="sum_r">sum_r_we0, port, , </column>
                    <column name="sum_r">sum_r_address1, port, offset, </column>
                    <column name="sum_r">sum_r_ce1, port, , </column>
                    <column name="sum_r">sum_r_d1, port, , </column>
                    <column name="sum_r">sum_r_q1, port, , </column>
                    <column name="sum_r">sum_r_we1, port, , </column>
                    <column name="sum_i">sum_i_address0, port, offset, </column>
                    <column name="sum_i">sum_i_ce0, port, , </column>
                    <column name="sum_i">sum_i_d0, port, , </column>
                    <column name="sum_i">sum_i_q0, port, , </column>
                    <column name="sum_i">sum_i_we0, port, , </column>
                    <column name="sum_i">sum_i_address1, port, offset, </column>
                    <column name="sum_i">sum_i_ce1, port, , </column>
                    <column name="sum_i">sum_i_d1, port, , </column>
                    <column name="sum_i">sum_i_q1, port, , </column>
                    <column name="sum_i">sum_i_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="dataflow" location="dft.cpp:8" status="warning" parentFunction="dft" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="loop_flatten" location="dft.cpp:17" status="valid" parentFunction="dft" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="dft.cpp:18" status="valid" parentFunction="dft" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="dft.cpp:19" status="valid" parentFunction="dft" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="array_partition" location="hls/solution4/directives.tcl:7" status="valid" parentFunction="dft" variable="real_sample" isDirective="1" options="variable=real_sample cyclic factor=16 dim=1"/>
        <Pragma type="interface" location="hls/solution4/directives.tcl:8" status="invalid" parentFunction="dft" variable="real_sample" isDirective="1" options="ap_none port=real_sample">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface ap_none'"/>
        </Pragma>
        <Pragma type="stream" location="hls/solution4/directives.tcl:9" status="warning" parentFunction="dft" variable="real_sample" isDirective="1" options="variable=real_sample depth=256 type=fifo">
            <Msg msg_id="214-191" msg_severity="WARNING" msg_body="The stream pragma on function argument, in 'call' is unsupported"/>
        </Pragma>
    </PragmaReport>
</profile>

