--Top level - Lab2


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
 
 
entity top_level is 
			port( clk            : in std_logic
					reset				: in std_logic
					--outputs and other inputs);
end;

architecture synth of top_level is
	begin
	
	--components
	--signals
	--port maps
	--process
	
	
	
end;