{"vcs1":{"timestamp_begin":1682293416.058255291, "rt":0.76, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682293416.852076148, "rt":0.97, "ut":0.23, "st":0.26}}
{"link":{"timestamp_begin":1682293417.844789649, "rt":1.55, "ut":0.06, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293415.761191856}
{"VCS_COMP_START_TIME": 1682293415.761191856}
{"VCS_COMP_END_TIME": 1682293420.012575391}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340712}}
{"stitch_vcselab": {"peak_mem": 238988}}
