

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_row_loop_col_loop'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   131075|   131075|  1.311 ms|  1.311 ms|  131074|  131074|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- row_loop_col_loop  |   131073|   131073|         4|          2|          1|  65536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    967|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     54|    -|
|Memory           |       90|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    142|    -|
|Register         |        -|    -|     500|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       90|    6|     500|   1163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_39s_24ns_63_1_1_U3  |mul_39s_24ns_63_1_1  |        0|   3|  0|  27|    0|
    |mul_39s_26ns_65_1_1_U4  |mul_39s_26ns_65_1_1  |        0|   3|  0|  27|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   6|  0|  54|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |                             Module                             | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |line_buf_1_U  |top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   24|     1|         6144|
    |line_buf_U    |top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   24|     1|         6144|
    |mem_B_U       |top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W       |       88|  0|   0|    0|  65536|   24|     1|      1572864|
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                                                                |       90|  0|   0|    0|  66048|   72|     3|      1585152|
    +--------------+----------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln110_1_fu_281_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln110_fu_293_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln111_fu_477_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln135_fu_407_p2        |         +|   0|  0|  16|           9|           2|
    |add_ln137_1_fu_431_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln137_fu_527_p2        |         +|   0|  0|  33|          26|          26|
    |add_ln140_1_fu_575_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln140_fu_585_p2        |         +|   0|  0|  33|          26|          26|
    |add_ln145_1_fu_682_p2      |         +|   0|  0|  66|          66|          66|
    |add_ln145_fu_668_p2        |         +|   0|  0|  66|          66|          66|
    |add_ln147_fu_876_p2        |         +|   0|  0|  31|          24|          24|
    |add_ln148_fu_417_p2        |         +|   0|  0|  23|          16|          16|
    |add_ln155_fu_373_p2        |         +|   0|  0|  23|          16|          16|
    |empty_12_fu_349_p2         |         +|   0|  0|  15|           8|           2|
    |out_1_fu_725_p2            |         +|   0|  0|  46|          39|          39|
    |sum_axis_fu_557_p2         |         +|   0|  0|  46|          39|          39|
    |sum_diag_fu_615_p2         |         +|   0|  0|  46|          39|          39|
    |and_ln133_fu_401_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln145_1_fu_787_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln145_2_fu_793_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln145_3_fu_811_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln145_fu_749_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln147_1_fu_964_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln147_2_fu_978_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln147_3_fu_996_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln147_4_fu_1002_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln147_5_fu_1020_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln147_fu_896_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_fu_343_p2             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln110_fu_275_p2       |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln111_fu_299_p2       |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln133_fu_395_p2       |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln147_1_fu_938_p2     |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln147_2_fu_944_p2     |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln147_fu_932_p2       |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln75_1_fu_443_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln75_2_fu_459_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln75_3_fu_465_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln75_fu_437_p2        |      icmp|   0|  0|  15|           8|           2|
    |or_ln145_1_fu_824_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln145_2_fu_759_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln145_3_fu_799_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln145_fu_781_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln147_1_fu_1034_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln147_2_fu_1008_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln147_fu_990_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln75_1_fu_471_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln75_fu_449_p2          |        or|   0|  0|   2|           1|           1|
    |empty_13_fu_501_p3         |    select|   0|  0|  24|           1|          24|
    |out_2_fu_830_p3            |    select|   0|  0|  40|           1|          40|
    |select_ln110_1_fu_313_p3   |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_305_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln145_fu_816_p3     |    select|   0|  0|  41|           1|          39|
    |select_ln147_1_fu_970_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln147_2_fu_1026_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln147_3_fu_1040_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln147_fu_950_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_1_fu_754_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_2_fu_765_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln145_3_fu_775_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_4_fu_770_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln145_5_fu_805_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_fu_743_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_1_fu_902_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_2_fu_958_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_3_fu_984_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_4_fu_1014_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_890_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 967|         585|         659|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |i_fu_132                          |   9|          2|    9|         18|
    |indvar_flatten6_fu_136            |   9|          2|   17|         34|
    |j_fu_128                          |   9|          2|    9|         18|
    |line_buf_1_address0_local         |  14|          3|    8|         24|
    |line_buf_address0_local           |  14|          3|    8|         24|
    |mem_A_address0_local              |  14|          3|   16|         48|
    |mem_B_address0_local              |  14|          3|   16|         48|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 142|         31|   89|        227|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln137_1_reg_1157              |  25|   0|   25|          0|
    |add_ln148_reg_1152                |  16|   0|   16|          0|
    |add_ln148_reg_1152_pp0_iter1_reg  |  16|   0|   16|          0|
    |and_ln133_reg_1148                |   1|   0|    1|          0|
    |and_ln133_reg_1148_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_132                          |   9|   0|    9|          0|
    |icmp_ln110_reg_1122               |   1|   0|    1|          0|
    |indvar_flatten6_fu_136            |  17|   0|   17|          0|
    |j_fu_128                          |   9|   0|    9|          0|
    |line_buf_1_addr_reg_1143          |   8|   0|    8|          0|
    |line_buf_addr_reg_1138            |   8|   0|    8|          0|
    |mem_A_addr_reg_1126               |  16|   0|   16|          0|
    |mem_B_addr_reg_1132               |  16|   0|   16|          0|
    |mul_ln145_reg_1180                |  65|   0|   65|          0|
    |or_ln75_1_reg_1166                |   1|   0|    1|          0|
    |or_ln75_reg_1162                  |   1|   0|    1|          0|
    |out_reg_1194                      |  38|   0|   38|          0|
    |p_0_0_012991511_fu_116            |  24|   0|   24|          0|
    |p_0_0_012991512_fu_140            |  24|   0|   24|          0|
    |p_0_0_012991512_load_reg_1112     |  24|   0|   24|          0|
    |p_0_0_01299_11513_fu_120          |  24|   0|   24|          0|
    |p_0_0_01299_11514_fu_144          |  24|   0|   24|          0|
    |p_0_0_01299_11514_load_reg_1170   |  24|   0|   24|          0|
    |p_0_0_01299_21515_fu_124          |  24|   0|   24|          0|
    |p_0_0_01299_21516_fu_148          |  24|   0|   24|          0|
    |p_0_0_01299_21516_load_reg_1117   |  24|   0|   24|          0|
    |sum_diag_reg_1175                 |  27|   0|   39|         12|
    |tmp_4_reg_1185                    |   1|   0|    1|          0|
    |tmp_5_reg_1199                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 500|   0|  512|         12|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_row_loop_col_loop|  return value|
|empty           |   in|    1|     ap_none|                                  empty|        scalar|
|mem_A_address0  |  out|   16|   ap_memory|                                  mem_A|         array|
|mem_A_ce0       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_we0       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_d0        |  out|   24|   ap_memory|                                  mem_A|         array|
|mem_A_q0        |   in|   24|   ap_memory|                                  mem_A|         array|
|mem_A_address1  |  out|   16|   ap_memory|                                  mem_A|         array|
|mem_A_ce1       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_we1       |  out|    1|   ap_memory|                                  mem_A|         array|
|mem_A_d1        |  out|   24|   ap_memory|                                  mem_A|         array|
+----------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_012991511 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_012991511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_01299_11513 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_01299_11513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_01299_21515 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_01299_21515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:111]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:110]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_012991512 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_012991512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_01299_11514 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_01299_11514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_01299_21516 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_01299_21516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "%line_buf_1 = alloca i64 1" [top.cpp:101]   --->   Operation 17 'alloca' 'line_buf_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "%line_buf = alloca i64 1" [top.cpp:101]   --->   Operation 18 'alloca' 'line_buf' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten6"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln110 = store i9 0, i9 %i" [top.cpp:110]   --->   Operation 20 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln111 = store i9 0, i9 %j" [top.cpp:111]   --->   Operation 21 'store' 'store_ln111' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body28" [top.cpp:110]   --->   Operation 22 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i17 %indvar_flatten6" [top.cpp:110]   --->   Operation 23 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_012991512_load = load i24 %p_0_0_012991512" [top.cpp:137]   --->   Operation 24 'load' 'p_0_0_012991512_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_01299_21516_load = load i24 %p_0_0_01299_21516"   --->   Operation 25 'load' 'p_0_0_01299_21516_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%icmp_ln110 = icmp_eq  i17 %indvar_flatten6_load, i17 65536" [top.cpp:110]   --->   Operation 26 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%add_ln110_1 = add i17 %indvar_flatten6_load, i17 1" [top.cpp:110]   --->   Operation 27 'add' 'add_ln110_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc152, void %for.inc155.exitStub" [top.cpp:110]   --->   Operation 28 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [top.cpp:111]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:110]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.92ns)   --->   "%add_ln110 = add i9 %i_load, i9 1" [top.cpp:110]   --->   Operation 31 'add' 'add_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%icmp_ln111 = icmp_eq  i9 %j_load, i9 256" [top.cpp:111]   --->   Operation 32 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.45ns)   --->   "%select_ln110 = select i1 %icmp_ln111, i9 0, i9 %j_load" [top.cpp:110]   --->   Operation 33 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.45ns)   --->   "%select_ln110_1 = select i1 %icmp_ln111, i9 %add_ln110, i9 %i_load" [top.cpp:110]   --->   Operation 34 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i9 %select_ln110_1" [top.cpp:155]   --->   Operation 35 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln155, i8 0" [top.cpp:155]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln110_1, i32 1, i32 8" [top.cpp:110]   --->   Operation 37 'partselect' 'tmp_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "%icmp = icmp_ne  i8 %tmp_1, i8 0" [top.cpp:110]   --->   Operation 38 'icmp' 'icmp' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%empty_12 = add i8 %trunc_ln155, i8 255" [top.cpp:155]   --->   Operation 39 'add' 'empty_12' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_12, i8 0" [top.cpp:148]   --->   Operation 40 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i9 %select_ln110" [top.cpp:111]   --->   Operation 41 'zext' 'zext_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i9 %select_ln110" [top.cpp:155]   --->   Operation 42 'zext' 'zext_ln155' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.01ns)   --->   "%add_ln155 = add i16 %tmp_6, i16 %zext_ln155" [top.cpp:155]   --->   Operation 43 'add' 'add_ln155' <Predicate = (!icmp_ln110)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i16 %add_ln155" [top.cpp:155]   --->   Operation 44 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mem_A_addr = getelementptr i24 %mem_A, i64 0, i64 %zext_ln155_1" [top.cpp:155]   --->   Operation 45 'getelementptr' 'mem_A_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%mem_B_addr = getelementptr i24 %mem_B, i64 0, i64 %zext_ln155_1" [top.cpp:155]   --->   Operation 46 'getelementptr' 'mem_B_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.35ns)   --->   "%mem_A_load = load i16 %mem_A_addr" [top.cpp:155]   --->   Operation 47 'load' 'mem_A_load' <Predicate = (!icmp_ln110 & !tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%mem_B_load = load i16 %mem_B_addr" [top.cpp:155]   --->   Operation 48 'load' 'mem_B_load' <Predicate = (!icmp_ln110 & tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln111" [top.cpp:123]   --->   Operation 49 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:123]   --->   Operation 50 'load' 'line_buf_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr i24 %line_buf_1, i64 0, i64 %zext_ln111" [top.cpp:124]   --->   Operation 51 'getelementptr' 'line_buf_1_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.35ns)   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:124]   --->   Operation 52 'load' 'line_buf_1_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln110, i32 1, i32 8" [top.cpp:133]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "%icmp_ln133 = icmp_ne  i8 %tmp_2, i8 0" [top.cpp:133]   --->   Operation 54 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.33ns)   --->   "%and_ln133 = and i1 %icmp, i1 %icmp_ln133" [top.cpp:133]   --->   Operation 55 'and' 'and_ln133' <Predicate = (!icmp_ln110)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %and_ln133, void %if.end129, void %if.then" [top.cpp:133]   --->   Operation 56 'br' 'br_ln133' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.92ns)   --->   "%add_ln135 = add i9 %select_ln110, i9 511" [top.cpp:135]   --->   Operation 57 'add' 'add_ln135' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i9 %add_ln135" [top.cpp:148]   --->   Operation 58 'zext' 'zext_ln148' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln148 = add i16 %tmp_9, i16 %zext_ln148" [top.cpp:148]   --->   Operation 59 'add' 'add_ln148' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_01299_21516_cast = sext i24 %p_0_0_01299_21516_load"   --->   Operation 60 'sext' 'p_0_0_01299_21516_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i24 %p_0_0_012991512_load" [top.cpp:137]   --->   Operation 61 'sext' 'sext_ln137' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.10ns)   --->   "%add_ln137_1 = add i25 %p_0_0_01299_21516_cast, i25 %sext_ln137" [top.cpp:137]   --->   Operation 62 'add' 'add_ln137_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp, void %if.then118, void %if.else" [top.cpp:147]   --->   Operation 63 'br' 'br_ln147' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end129" [top.cpp:149]   --->   Operation 64 'br' 'br_ln149' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.90ns)   --->   "%icmp_ln75 = icmp_eq  i8 %trunc_ln155, i8 255" [top.cpp:75]   --->   Operation 65 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.90ns)   --->   "%icmp_ln75_1 = icmp_eq  i8 %trunc_ln155, i8 0" [top.cpp:75]   --->   Operation 66 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.33ns)   --->   "%or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75" [top.cpp:75]   --->   Operation 67 'or' 'or_ln75' <Predicate = (!icmp_ln110)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %or_ln75, void %lor.lhs.false132, void %if.then136" [top.cpp:75]   --->   Operation 68 'br' 'br_ln75' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i9 %select_ln110" [top.cpp:153]   --->   Operation 69 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.90ns)   --->   "%icmp_ln75_2 = icmp_eq  i8 %trunc_ln153, i8 255" [top.cpp:75]   --->   Operation 70 'icmp' 'icmp_ln75_2' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.90ns)   --->   "%icmp_ln75_3 = icmp_eq  i8 %trunc_ln153, i8 0" [top.cpp:75]   --->   Operation 71 'icmp' 'icmp_ln75_3' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.33ns)   --->   "%or_ln75_1 = or i1 %icmp_ln75_3, i1 %icmp_ln75_2" [top.cpp:75]   --->   Operation 72 'or' 'or_ln75_1' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %or_ln75_1, void %for.inc149, void %if.then136" [top.cpp:75]   --->   Operation 73 'br' 'br_ln75' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp, void %if.then137, void %if.else142" [top.cpp:154]   --->   Operation 74 'br' 'br_ln154' <Predicate = (!icmp_ln110 & or_ln75_1) | (!icmp_ln110 & or_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc149" [top.cpp:156]   --->   Operation 75 'br' 'br_ln156' <Predicate = (!icmp_ln110 & or_ln75_1) | (!icmp_ln110 & or_ln75)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.92ns)   --->   "%add_ln111 = add i9 %select_ln110, i9 1" [top.cpp:111]   --->   Operation 76 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln110 = store i17 %add_ln110_1, i17 %indvar_flatten6" [top.cpp:110]   --->   Operation 77 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.48>
ST_2 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln110 = store i9 %select_ln110_1, i9 %i" [top.cpp:110]   --->   Operation 78 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.48>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln111 = store i9 %add_ln111, i9 %j" [top.cpp:111]   --->   Operation 79 'store' 'store_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_0_0_01299_11514_load = load i24 %p_0_0_01299_11514" [top.cpp:145]   --->   Operation 80 'load' 'p_0_0_01299_11514_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:112]   --->   Operation 83 'specpipeline' 'specpipeline_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 84 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mem_A_load = load i16 %mem_A_addr" [top.cpp:155]   --->   Operation 84 'load' 'mem_A_load' <Predicate = (!icmp_ln110 & !tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 85 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mem_B_load = load i16 %mem_B_addr" [top.cpp:155]   --->   Operation 85 'load' 'mem_B_load' <Predicate = (!icmp_ln110 & tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 86 [1/1] (0.43ns)   --->   "%empty_13 = select i1 %tmp, i24 %mem_B_load, i24 %mem_A_load" [top.cpp:155]   --->   Operation 86 'select' 'empty_13' <Predicate = (!icmp_ln110)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:123]   --->   Operation 87 'load' 'line_buf_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 88 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:124]   --->   Operation 88 'load' 'line_buf_1_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 89 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln128 = store i24 %line_buf_1_load, i8 %line_buf_addr" [top.cpp:128]   --->   Operation 89 'store' 'store_ln128' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 90 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln129 = store i24 %empty_13, i8 %line_buf_1_addr" [top.cpp:129]   --->   Operation 90 'store' 'store_ln129' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_012991511_load = load i24 %p_0_0_012991511"   --->   Operation 91 'load' 'p_0_0_012991511_load' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_0_01299_11513_load = load i24 %p_0_0_01299_11513"   --->   Operation 92 'load' 'p_0_0_01299_11513_load' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_01299_21515_load = load i24 %p_0_0_01299_21515"   --->   Operation 93 'load' 'p_0_0_01299_21515_load' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_01299_11513_cast = sext i24 %p_0_0_01299_11513_load"   --->   Operation 94 'sext' 'p_0_0_01299_11513_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i25 %add_ln137_1" [top.cpp:137]   --->   Operation 95 'sext' 'sext_ln137_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.12ns)   --->   "%add_ln137 = add i26 %sext_ln137_1, i26 %p_0_0_01299_11513_cast" [top.cpp:137]   --->   Operation 96 'add' 'add_ln137' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln137, i12 0" [top.cpp:137]   --->   Operation 97 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i38 %tmp_s" [top.cpp:138]   --->   Operation 98 'sext' 'sext_ln138' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %line_buf_1_load, i12 0" [top.cpp:138]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i36 %shl_ln" [top.cpp:138]   --->   Operation 100 'sext' 'sext_ln138_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.22ns)   --->   "%sum_axis = add i39 %sext_ln138_1, i39 %sext_ln138" [top.cpp:138]   --->   Operation 101 'add' 'sum_axis' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_0_0_01299_21515_cast = sext i24 %p_0_0_01299_21515_load"   --->   Operation 102 'sext' 'p_0_0_01299_21515_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_0_012991511_cast = sext i24 %p_0_0_012991511_load"   --->   Operation 103 'sext' 'p_0_0_012991511_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i24 %line_buf_load" [top.cpp:140]   --->   Operation 104 'sext' 'sext_ln140' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.10ns)   --->   "%add_ln140_1 = add i25 %p_0_0_01299_21515_cast, i25 %sext_ln140" [top.cpp:140]   --->   Operation 105 'add' 'add_ln140_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i25 %add_ln140_1" [top.cpp:140]   --->   Operation 106 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.12ns)   --->   "%add_ln140 = add i26 %sext_ln140_1, i26 %p_0_0_012991511_cast" [top.cpp:140]   --->   Operation 107 'add' 'add_ln140' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln140, i12 0" [top.cpp:140]   --->   Operation 108 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i38 %tmp_3" [top.cpp:141]   --->   Operation 109 'sext' 'sext_ln141' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %empty_13, i12 0" [top.cpp:141]   --->   Operation 110 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i36 %shl_ln1" [top.cpp:141]   --->   Operation 111 'sext' 'sext_ln141_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.22ns)   --->   "%sum_diag = add i39 %sext_ln141, i39 %sext_ln141_1" [top.cpp:141]   --->   Operation 112 'add' 'sum_diag' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i39 %sum_axis" [top.cpp:145]   --->   Operation 113 'sext' 'sext_ln145' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.92ns)   --->   "%mul_ln145 = mul i65 %sext_ln145, i65 26845184" [top.cpp:145]   --->   Operation 114 'mul' 'mul_ln145' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln154 = store i24 %empty_13, i16 %mem_B_addr" [top.cpp:154]   --->   Operation 115 'store' 'store_ln154' <Predicate = (!icmp_ln110 & !tmp & or_ln75_1) | (!icmp_ln110 & !tmp & or_ln75)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end147" [top.cpp:154]   --->   Operation 116 'br' 'br_ln154' <Predicate = (!icmp_ln110 & !tmp & or_ln75_1) | (!icmp_ln110 & !tmp & or_ln75)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln155 = store i24 %empty_13, i16 %mem_A_addr" [top.cpp:155]   --->   Operation 117 'store' 'store_ln155' <Predicate = (!icmp_ln110 & tmp & or_ln75_1) | (!icmp_ln110 & tmp & or_ln75)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end147"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln110 & tmp & or_ln75_1) | (!icmp_ln110 & tmp & or_ln75)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln155 = store i24 %empty_13, i24 %p_0_0_01299_21516" [top.cpp:155]   --->   Operation 119 'store' 'store_ln155' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln124 = store i24 %line_buf_1_load, i24 %p_0_0_01299_11514" [top.cpp:124]   --->   Operation 120 'store' 'store_ln124' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln123 = store i24 %line_buf_load, i24 %p_0_0_012991512" [top.cpp:123]   --->   Operation 121 'store' 'store_ln123' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln0 = store i24 %p_0_0_01299_21516_load, i24 %p_0_0_01299_21515"   --->   Operation 122 'store' 'store_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln145 = store i24 %p_0_0_01299_11514_load, i24 %p_0_0_01299_11513" [top.cpp:145]   --->   Operation 123 'store' 'store_ln145' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln137 = store i24 %p_0_0_012991512_load, i24 %p_0_0_012991511" [top.cpp:137]   --->   Operation 124 'store' 'store_ln137' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body28" [top.cpp:111]   --->   Operation 125 'br' 'br_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 196 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 4.94>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i24.i39, i24 %p_0_0_01299_11514_load, i39 0" [top.cpp:145]   --->   Operation 126 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln145_1 = sext i63 %shl_ln2" [top.cpp:145]   --->   Operation 127 'sext' 'sext_ln145_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln145_2 = sext i65 %mul_ln145" [top.cpp:145]   --->   Operation 128 'sext' 'sext_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145 = add i66 %sext_ln145_2, i66 %sext_ln145_1" [top.cpp:145]   --->   Operation 129 'add' 'add_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln145_3 = sext i39 %sum_diag" [top.cpp:145]   --->   Operation 130 'sext' 'sext_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.92ns)   --->   "%mul_ln145_1 = mul i63 %sext_ln145_3, i63 6709248" [top.cpp:145]   --->   Operation 131 'mul' 'mul_ln145_1' <Predicate = (and_ln133)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln145_4 = sext i63 %mul_ln145_1" [top.cpp:145]   --->   Operation 132 'sext' 'sext_ln145_4' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.01ns) (root node of TernaryAdder)   --->   "%add_ln145_1 = add i66 %add_ln145, i66 %sext_ln145_4" [top.cpp:145]   --->   Operation 133 'add' 'add_ln145_1' <Predicate = (and_ln133)> <Delay = 1.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln145_1, i32 65" [top.cpp:145]   --->   Operation 134 'bitselect' 'tmp_4' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%out = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln145_1, i32 28, i32 65" [top.cpp:145]   --->   Operation 135 'partselect' 'out' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln145_1, i32 27" [top.cpp:145]   --->   Operation 136 'bitselect' 'tmp_5' <Predicate = (and_ln133)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.14>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i16 %add_ln148" [top.cpp:148]   --->   Operation 137 'zext' 'zext_ln148_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%mem_A_addr_1 = getelementptr i24 %mem_A, i64 0, i64 %zext_ln148_1" [top.cpp:148]   --->   Operation 138 'getelementptr' 'mem_A_addr_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%mem_B_addr_1 = getelementptr i24 %mem_B, i64 0, i64 %zext_ln148_1" [top.cpp:147]   --->   Operation 139 'getelementptr' 'mem_B_addr_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln145_5 = sext i38 %out" [top.cpp:145]   --->   Operation 140 'sext' 'sext_ln145_5' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i1 %tmp_5" [top.cpp:145]   --->   Operation 141 'zext' 'zext_ln145' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (1.22ns)   --->   "%out_1 = add i39 %sext_ln145_5, i39 %zext_ln145" [top.cpp:145]   --->   Operation 142 'add' 'out_1' <Predicate = (and_ln133)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln145_6 = sext i39 %out_1" [top.cpp:145]   --->   Operation 143 'sext' 'sext_ln145_6' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln145_6, i32 39" [top.cpp:145]   --->   Operation 144 'bitselect' 'tmp_7' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%xor_ln145 = xor i1 %tmp_7, i1 1" [top.cpp:145]   --->   Operation 145 'xor' 'xor_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln145 = and i1 %tmp_4, i1 %xor_ln145" [top.cpp:145]   --->   Operation 146 'and' 'and_ln145' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.33ns)   --->   "%xor_ln145_1 = xor i1 %tmp_4, i1 1" [top.cpp:145]   --->   Operation 147 'xor' 'xor_ln145_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%or_ln145_2 = or i1 %tmp_7, i1 %xor_ln145_1" [top.cpp:145]   --->   Operation 148 'or' 'or_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%xor_ln145_2 = xor i1 %tmp_4, i1 %or_ln145_2" [top.cpp:145]   --->   Operation 149 'xor' 'xor_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%xor_ln145_4 = xor i1 %and_ln145, i1 %tmp_4" [top.cpp:145]   --->   Operation 150 'xor' 'xor_ln145_4' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%xor_ln145_3 = xor i1 %xor_ln145_2, i1 1" [top.cpp:145]   --->   Operation 151 'xor' 'xor_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%or_ln145 = or i1 %tmp_7, i1 %xor_ln145_3" [top.cpp:145]   --->   Operation 152 'or' 'or_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln145_1 = and i1 %or_ln145, i1 %xor_ln145_1" [top.cpp:145]   --->   Operation 153 'and' 'and_ln145_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%and_ln145_2 = and i1 %tmp_7, i1 %xor_ln145_4" [top.cpp:145]   --->   Operation 154 'and' 'and_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%or_ln145_3 = or i1 %and_ln145, i1 %and_ln145_2" [top.cpp:145]   --->   Operation 155 'or' 'or_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%xor_ln145_5 = xor i1 %or_ln145_3, i1 1" [top.cpp:145]   --->   Operation 156 'xor' 'xor_ln145_5' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%and_ln145_3 = and i1 %tmp_4, i1 %xor_ln145_5" [top.cpp:145]   --->   Operation 157 'and' 'and_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node out_2)   --->   "%select_ln145 = select i1 %and_ln145_1, i40 549755813887, i40 549755813888" [top.cpp:145]   --->   Operation 158 'select' 'select_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln145_1 = or i1 %and_ln145_1, i1 %and_ln145_3" [top.cpp:145]   --->   Operation 159 'or' 'or_ln145_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.36ns) (out node of the LUT)   --->   "%out_2 = select i1 %or_ln145_1, i40 %select_ln145, i40 %sext_ln145_6" [top.cpp:145]   --->   Operation 160 'select' 'out_2' <Predicate = (and_ln133)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %out_2, i32 12, i32 35" [top.cpp:147]   --->   Operation 161 'partselect' 'trunc_ln3' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 39" [top.cpp:147]   --->   Operation 162 'bitselect' 'tmp_8' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 11" [top.cpp:147]   --->   Operation 163 'bitselect' 'tmp_10' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 35" [top.cpp:147]   --->   Operation 164 'bitselect' 'tmp_11' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i1 %tmp_10" [top.cpp:147]   --->   Operation 165 'zext' 'zext_ln147' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.10ns)   --->   "%add_ln147 = add i24 %trunc_ln3, i24 %zext_ln147" [top.cpp:147]   --->   Operation 166 'add' 'add_ln147' <Predicate = (and_ln133)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln147, i32 23" [top.cpp:147]   --->   Operation 167 'bitselect' 'tmp_12' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%xor_ln147 = xor i1 %tmp_12, i1 1" [top.cpp:147]   --->   Operation 168 'xor' 'xor_ln147' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147 = and i1 %tmp_11, i1 %xor_ln147" [top.cpp:147]   --->   Operation 169 'and' 'and_ln147' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%xor_ln147_1 = xor i1 %tmp_8, i1 1" [top.cpp:147]   --->   Operation 170 'xor' 'xor_ln147_1' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 36" [top.cpp:147]   --->   Operation 171 'bitselect' 'tmp_13' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32, i40 %out_2, i32 37" [top.cpp:147]   --->   Operation 172 'partselect' 'tmp_14' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32, i40 %out_2, i32 36" [top.cpp:147]   --->   Operation 173 'partselect' 'tmp_15' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.74ns)   --->   "%icmp_ln147 = icmp_eq  i3 %tmp_14, i3 7" [top.cpp:147]   --->   Operation 174 'icmp' 'icmp_ln147' <Predicate = (and_ln133)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.86ns)   --->   "%icmp_ln147_1 = icmp_eq  i4 %tmp_15, i4 15" [top.cpp:147]   --->   Operation 175 'icmp' 'icmp_ln147_1' <Predicate = (and_ln133)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.86ns)   --->   "%icmp_ln147_2 = icmp_eq  i4 %tmp_15, i4 0" [top.cpp:147]   --->   Operation 176 'icmp' 'icmp_ln147_2' <Predicate = (and_ln133)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%select_ln147 = select i1 %and_ln147, i1 %icmp_ln147_1, i1 %icmp_ln147_2" [top.cpp:147]   --->   Operation 177 'select' 'select_ln147' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%xor_ln147_2 = xor i1 %tmp_13, i1 1" [top.cpp:147]   --->   Operation 178 'xor' 'xor_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%and_ln147_1 = and i1 %icmp_ln147, i1 %xor_ln147_2" [top.cpp:147]   --->   Operation 179 'and' 'and_ln147_1' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%select_ln147_1 = select i1 %and_ln147, i1 %and_ln147_1, i1 %icmp_ln147_1" [top.cpp:147]   --->   Operation 180 'select' 'select_ln147_1' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%and_ln147_2 = and i1 %and_ln147, i1 %icmp_ln147_1" [top.cpp:147]   --->   Operation 181 'and' 'and_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%xor_ln147_3 = xor i1 %select_ln147, i1 1" [top.cpp:147]   --->   Operation 182 'xor' 'xor_ln147_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%or_ln147 = or i1 %tmp_12, i1 %xor_ln147_3" [top.cpp:147]   --->   Operation 183 'or' 'or_ln147' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147_3 = and i1 %or_ln147, i1 %xor_ln147_1" [top.cpp:147]   --->   Operation 184 'and' 'and_ln147_3' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147_4 = and i1 %tmp_12, i1 %select_ln147_1" [top.cpp:147]   --->   Operation 185 'and' 'and_ln147_4' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%or_ln147_2 = or i1 %and_ln147_2, i1 %and_ln147_4" [top.cpp:147]   --->   Operation 186 'or' 'or_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%xor_ln147_4 = xor i1 %or_ln147_2, i1 1" [top.cpp:147]   --->   Operation 187 'xor' 'xor_ln147_4' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%and_ln147_5 = and i1 %tmp_8, i1 %xor_ln147_4" [top.cpp:147]   --->   Operation 188 'and' 'and_ln147_5' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln147_3)   --->   "%select_ln147_2 = select i1 %and_ln147_3, i24 8388607, i24 8388608" [top.cpp:147]   --->   Operation 189 'select' 'select_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln147_1 = or i1 %and_ln147_3, i1 %and_ln147_5" [top.cpp:147]   --->   Operation 190 'or' 'or_ln147_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln147_3 = select i1 %or_ln147_1, i24 %select_ln147_2, i24 %add_ln147" [top.cpp:147]   --->   Operation 191 'select' 'select_ln147_3' <Predicate = (and_ln133)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln147 = store i24 %select_ln147_3, i16 %mem_B_addr_1" [top.cpp:147]   --->   Operation 192 'store' 'store_ln147' <Predicate = (and_ln133 & !tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln147 = br void %if.end" [top.cpp:147]   --->   Operation 193 'br' 'br_ln147' <Predicate = (and_ln133 & !tmp)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln148 = store i24 %select_ln147_3, i16 %mem_A_addr_1" [top.cpp:148]   --->   Operation 194 'store' 'store_ln148' <Predicate = (and_ln133 & tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 195 'br' 'br_ln0' <Predicate = (and_ln133 & tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mem_B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ mem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_012991511        (alloca           ) [ 011100]
p_0_0_01299_11513      (alloca           ) [ 011100]
p_0_0_01299_21515      (alloca           ) [ 011100]
j                      (alloca           ) [ 011000]
i                      (alloca           ) [ 011000]
indvar_flatten6        (alloca           ) [ 011000]
p_0_0_012991512        (alloca           ) [ 011100]
p_0_0_01299_11514      (alloca           ) [ 011100]
p_0_0_01299_21516      (alloca           ) [ 011100]
tmp                    (read             ) [ 011111]
line_buf_1             (alloca           ) [ 001000]
line_buf               (alloca           ) [ 001000]
store_ln0              (store            ) [ 000000]
store_ln110            (store            ) [ 000000]
store_ln111            (store            ) [ 000000]
br_ln110               (br               ) [ 000000]
indvar_flatten6_load   (load             ) [ 000000]
p_0_0_012991512_load   (load             ) [ 010100]
p_0_0_01299_21516_load (load             ) [ 010100]
icmp_ln110             (icmp             ) [ 011100]
add_ln110_1            (add              ) [ 000000]
br_ln110               (br               ) [ 000000]
j_load                 (load             ) [ 000000]
i_load                 (load             ) [ 000000]
add_ln110              (add              ) [ 000000]
icmp_ln111             (icmp             ) [ 000000]
select_ln110           (select           ) [ 000000]
select_ln110_1         (select           ) [ 000000]
trunc_ln155            (trunc            ) [ 000000]
tmp_6                  (bitconcatenate   ) [ 000000]
tmp_1                  (partselect       ) [ 000000]
icmp                   (icmp             ) [ 000000]
empty_12               (add              ) [ 000000]
tmp_9                  (bitconcatenate   ) [ 000000]
zext_ln111             (zext             ) [ 000000]
zext_ln155             (zext             ) [ 000000]
add_ln155              (add              ) [ 000000]
zext_ln155_1           (zext             ) [ 000000]
mem_A_addr             (getelementptr    ) [ 010100]
mem_B_addr             (getelementptr    ) [ 010100]
line_buf_addr          (getelementptr    ) [ 010100]
line_buf_1_addr        (getelementptr    ) [ 010100]
tmp_2                  (partselect       ) [ 000000]
icmp_ln133             (icmp             ) [ 000000]
and_ln133              (and              ) [ 011111]
br_ln133               (br               ) [ 000000]
add_ln135              (add              ) [ 000000]
zext_ln148             (zext             ) [ 000000]
add_ln148              (add              ) [ 011111]
p_0_0_01299_21516_cast (sext             ) [ 000000]
sext_ln137             (sext             ) [ 000000]
add_ln137_1            (add              ) [ 010100]
br_ln147               (br               ) [ 000000]
br_ln149               (br               ) [ 000000]
icmp_ln75              (icmp             ) [ 000000]
icmp_ln75_1            (icmp             ) [ 000000]
or_ln75                (or               ) [ 011100]
br_ln75                (br               ) [ 000000]
trunc_ln153            (trunc            ) [ 000000]
icmp_ln75_2            (icmp             ) [ 000000]
icmp_ln75_3            (icmp             ) [ 000000]
or_ln75_1              (or               ) [ 011100]
br_ln75                (br               ) [ 000000]
br_ln154               (br               ) [ 000000]
br_ln156               (br               ) [ 000000]
add_ln111              (add              ) [ 000000]
store_ln110            (store            ) [ 000000]
store_ln110            (store            ) [ 000000]
store_ln111            (store            ) [ 000000]
p_0_0_01299_11514_load (load             ) [ 001010]
specloopname_ln0       (specloopname     ) [ 000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000]
specpipeline_ln112     (specpipeline     ) [ 000000]
mem_A_load             (load             ) [ 000000]
mem_B_load             (load             ) [ 000000]
empty_13               (select           ) [ 000000]
line_buf_load          (load             ) [ 000000]
line_buf_1_load        (load             ) [ 000000]
store_ln128            (store            ) [ 000000]
store_ln129            (store            ) [ 000000]
p_0_0_012991511_load   (load             ) [ 000000]
p_0_0_01299_11513_load (load             ) [ 000000]
p_0_0_01299_21515_load (load             ) [ 000000]
p_0_0_01299_11513_cast (sext             ) [ 000000]
sext_ln137_1           (sext             ) [ 000000]
add_ln137              (add              ) [ 000000]
tmp_s                  (bitconcatenate   ) [ 000000]
sext_ln138             (sext             ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
sext_ln138_1           (sext             ) [ 000000]
sum_axis               (add              ) [ 000000]
p_0_0_01299_21515_cast (sext             ) [ 000000]
p_0_0_012991511_cast   (sext             ) [ 000000]
sext_ln140             (sext             ) [ 000000]
add_ln140_1            (add              ) [ 000000]
sext_ln140_1           (sext             ) [ 000000]
add_ln140              (add              ) [ 000000]
tmp_3                  (bitconcatenate   ) [ 000000]
sext_ln141             (sext             ) [ 000000]
shl_ln1                (bitconcatenate   ) [ 000000]
sext_ln141_1           (sext             ) [ 000000]
sum_diag               (add              ) [ 001010]
sext_ln145             (sext             ) [ 000000]
mul_ln145              (mul              ) [ 001010]
store_ln154            (store            ) [ 000000]
br_ln154               (br               ) [ 000000]
store_ln155            (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
store_ln155            (store            ) [ 000000]
store_ln124            (store            ) [ 000000]
store_ln123            (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln145            (store            ) [ 000000]
store_ln137            (store            ) [ 000000]
br_ln111               (br               ) [ 000000]
shl_ln2                (bitconcatenate   ) [ 000000]
sext_ln145_1           (sext             ) [ 000000]
sext_ln145_2           (sext             ) [ 000000]
add_ln145              (add              ) [ 000000]
sext_ln145_3           (sext             ) [ 000000]
mul_ln145_1            (mul              ) [ 000000]
sext_ln145_4           (sext             ) [ 000000]
add_ln145_1            (add              ) [ 000000]
tmp_4                  (bitselect        ) [ 010001]
out                    (partselect       ) [ 010001]
tmp_5                  (bitselect        ) [ 010001]
zext_ln148_1           (zext             ) [ 000000]
mem_A_addr_1           (getelementptr    ) [ 000000]
mem_B_addr_1           (getelementptr    ) [ 000000]
sext_ln145_5           (sext             ) [ 000000]
zext_ln145             (zext             ) [ 000000]
out_1                  (add              ) [ 000000]
sext_ln145_6           (sext             ) [ 000000]
tmp_7                  (bitselect        ) [ 000000]
xor_ln145              (xor              ) [ 000000]
and_ln145              (and              ) [ 000000]
xor_ln145_1            (xor              ) [ 000000]
or_ln145_2             (or               ) [ 000000]
xor_ln145_2            (xor              ) [ 000000]
xor_ln145_4            (xor              ) [ 000000]
xor_ln145_3            (xor              ) [ 000000]
or_ln145               (or               ) [ 000000]
and_ln145_1            (and              ) [ 000000]
and_ln145_2            (and              ) [ 000000]
or_ln145_3             (or               ) [ 000000]
xor_ln145_5            (xor              ) [ 000000]
and_ln145_3            (and              ) [ 000000]
select_ln145           (select           ) [ 000000]
or_ln145_1             (or               ) [ 000000]
out_2                  (select           ) [ 000000]
trunc_ln3              (partselect       ) [ 000000]
tmp_8                  (bitselect        ) [ 000000]
tmp_10                 (bitselect        ) [ 000000]
tmp_11                 (bitselect        ) [ 000000]
zext_ln147             (zext             ) [ 000000]
add_ln147              (add              ) [ 000000]
tmp_12                 (bitselect        ) [ 000000]
xor_ln147              (xor              ) [ 000000]
and_ln147              (and              ) [ 000000]
xor_ln147_1            (xor              ) [ 000000]
tmp_13                 (bitselect        ) [ 000000]
tmp_14                 (partselect       ) [ 000000]
tmp_15                 (partselect       ) [ 000000]
icmp_ln147             (icmp             ) [ 000000]
icmp_ln147_1           (icmp             ) [ 000000]
icmp_ln147_2           (icmp             ) [ 000000]
select_ln147           (select           ) [ 000000]
xor_ln147_2            (xor              ) [ 000000]
and_ln147_1            (and              ) [ 000000]
select_ln147_1         (select           ) [ 000000]
and_ln147_2            (and              ) [ 000000]
xor_ln147_3            (xor              ) [ 000000]
or_ln147               (or               ) [ 000000]
and_ln147_3            (and              ) [ 000000]
and_ln147_4            (and              ) [ 000000]
or_ln147_2             (or               ) [ 000000]
xor_ln147_4            (xor              ) [ 000000]
and_ln147_5            (and              ) [ 000000]
select_ln147_2         (select           ) [ 000000]
or_ln147_1             (or               ) [ 000000]
select_ln147_3         (select           ) [ 000000]
store_ln147            (store            ) [ 000000]
br_ln147               (br               ) [ 000000]
store_ln148            (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_B"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mem_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_loop_col_loop_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i26.i12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i24.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i24.i39"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i66.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="p_0_0_012991511_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_012991511/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_0_0_01299_11513_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_01299_11513/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_0_0_01299_21515_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_01299_21515/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_0_0_012991512_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_012991512/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_0_0_01299_11514_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_01299_11514/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_0_0_01299_21516_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_01299_21516/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="line_buf_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="line_buf_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mem_A_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_A_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mem_B_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="24" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="16" slack="0"/>
<pin id="177" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_B_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="1"/>
<pin id="221" dir="0" index="4" bw="16" slack="0"/>
<pin id="222" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="24" slack="0"/>
<pin id="224" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="mem_A_load/2 store_ln155/3 store_ln148/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="1"/>
<pin id="217" dir="0" index="4" bw="16" slack="0"/>
<pin id="218" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="24" slack="0"/>
<pin id="220" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="mem_B_load/2 store_ln154/3 store_ln147/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="line_buf_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_load/2 store_ln128/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="line_buf_1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buf_1_load/2 store_ln129/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="mem_A_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="16" slack="0"/>
<pin id="229" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_A_addr_1/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mem_B_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="16" slack="0"/>
<pin id="236" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_B_addr_1/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mul_ln145_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="39" slack="0"/>
<pin id="243" dir="0" index="1" bw="24" slack="0"/>
<pin id="244" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln145_1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mul_ln145_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="39" slack="0"/>
<pin id="248" dir="0" index="1" bw="26" slack="0"/>
<pin id="249" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln145/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="17" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln110_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="9" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln111_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvar_flatten6_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="1"/>
<pin id="268" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_0_0_012991512_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="1"/>
<pin id="271" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_012991512_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_0_0_01299_21516_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="24" slack="1"/>
<pin id="274" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_01299_21516_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln110_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="0"/>
<pin id="277" dir="0" index="1" bw="17" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln110_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="17" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="j_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="1"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="1"/>
<pin id="292" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln110_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln111_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="0" index="1" bw="9" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln110_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="9" slack="0"/>
<pin id="308" dir="0" index="2" bw="9" slack="0"/>
<pin id="309" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln110_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="0" index="2" bw="9" slack="0"/>
<pin id="317" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln155_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="5" slack="0"/>
<pin id="338" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="empty_12_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_12/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_9_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln111_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln155_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln155_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln155_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="0" index="3" bw="5" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln133_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln133_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln135_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln148_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln148_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="0"/>
<pin id="420" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_0_0_01299_21516_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="24" slack="0"/>
<pin id="425" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_01299_21516_cast/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln137_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln137_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="24" slack="0"/>
<pin id="434" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln75_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln75_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln75_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln153_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln75_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln75_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln75_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln111_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln110_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="17" slack="0"/>
<pin id="485" dir="0" index="1" bw="17" slack="1"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln110_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="0" index="1" bw="9" slack="1"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln111_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="9" slack="1"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_0_0_01299_11514_load_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="24" slack="2"/>
<pin id="500" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_01299_11514_load/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="empty_13_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="2"/>
<pin id="503" dir="0" index="1" bw="24" slack="0"/>
<pin id="504" dir="0" index="2" bw="24" slack="0"/>
<pin id="505" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_13/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_0_0_012991511_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="24" slack="2"/>
<pin id="513" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_012991511_load/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_0_0_01299_11513_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="2"/>
<pin id="516" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_01299_11513_load/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_0_0_01299_21515_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="24" slack="2"/>
<pin id="519" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_01299_21515_load/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_0_0_01299_11513_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="24" slack="0"/>
<pin id="522" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_01299_11513_cast/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln137_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="25" slack="1"/>
<pin id="526" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_1/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln137_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="25" slack="0"/>
<pin id="529" dir="0" index="1" bw="24" slack="0"/>
<pin id="530" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_s_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="38" slack="0"/>
<pin id="535" dir="0" index="1" bw="26" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln138_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="38" slack="0"/>
<pin id="543" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="shl_ln_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="36" slack="0"/>
<pin id="547" dir="0" index="1" bw="24" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln138_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="36" slack="0"/>
<pin id="555" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138_1/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sum_axis_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="36" slack="0"/>
<pin id="559" dir="0" index="1" bw="38" slack="0"/>
<pin id="560" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_axis/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_0_0_01299_21515_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="24" slack="0"/>
<pin id="565" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_01299_21515_cast/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_0_0_012991511_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="24" slack="0"/>
<pin id="569" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0_0_012991511_cast/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln140_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="24" slack="0"/>
<pin id="573" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln140_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="24" slack="0"/>
<pin id="577" dir="0" index="1" bw="24" slack="0"/>
<pin id="578" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln140_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="25" slack="0"/>
<pin id="583" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln140_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="25" slack="0"/>
<pin id="587" dir="0" index="1" bw="24" slack="0"/>
<pin id="588" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_3_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="38" slack="0"/>
<pin id="593" dir="0" index="1" bw="26" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln141_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="38" slack="0"/>
<pin id="601" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shl_ln1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="36" slack="0"/>
<pin id="605" dir="0" index="1" bw="24" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln141_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="36" slack="0"/>
<pin id="613" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_1/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sum_diag_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="38" slack="0"/>
<pin id="617" dir="0" index="1" bw="36" slack="0"/>
<pin id="618" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_diag/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln145_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="39" slack="0"/>
<pin id="623" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln155_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="24" slack="0"/>
<pin id="628" dir="0" index="1" bw="24" slack="2"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln124_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="24" slack="0"/>
<pin id="633" dir="0" index="1" bw="24" slack="2"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln123_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="24" slack="0"/>
<pin id="638" dir="0" index="1" bw="24" slack="2"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln0_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="24" slack="1"/>
<pin id="643" dir="0" index="1" bw="24" slack="2"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln145_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="24" slack="0"/>
<pin id="647" dir="0" index="1" bw="24" slack="2"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln137_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="24" slack="1"/>
<pin id="652" dir="0" index="1" bw="24" slack="2"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="shl_ln2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="63" slack="0"/>
<pin id="656" dir="0" index="1" bw="24" slack="1"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln145_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="63" slack="0"/>
<pin id="663" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_1/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln145_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="65" slack="1"/>
<pin id="667" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_2/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln145_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="65" slack="0"/>
<pin id="670" dir="0" index="1" bw="63" slack="0"/>
<pin id="671" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln145_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="39" slack="1"/>
<pin id="676" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_3/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln145_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="63" slack="0"/>
<pin id="680" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_4/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln145_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="66" slack="0"/>
<pin id="684" dir="0" index="1" bw="63" slack="0"/>
<pin id="685" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145_1/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="66" slack="0"/>
<pin id="691" dir="0" index="2" bw="8" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="out_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="38" slack="0"/>
<pin id="698" dir="0" index="1" bw="66" slack="0"/>
<pin id="699" dir="0" index="2" bw="6" slack="0"/>
<pin id="700" dir="0" index="3" bw="8" slack="0"/>
<pin id="701" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_5_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="66" slack="0"/>
<pin id="709" dir="0" index="2" bw="6" slack="0"/>
<pin id="710" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln148_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="3"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_1/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln145_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="38" slack="1"/>
<pin id="721" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_5/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln145_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="out_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="38" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_1/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sext_ln145_6_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="39" slack="0"/>
<pin id="733" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145_6/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_7_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="39" slack="0"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="xor_ln145_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="and_ln145_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="xor_ln145_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_1/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln145_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln145_2/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="xor_ln145_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_2/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="xor_ln145_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="1"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_4/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln145_3_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_3/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln145_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln145/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="and_ln145_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_1/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="and_ln145_2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_2/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="or_ln145_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln145_3/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="xor_ln145_5_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_5/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="and_ln145_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_3/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln145_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="40" slack="0"/>
<pin id="819" dir="0" index="2" bw="40" slack="0"/>
<pin id="820" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="or_ln145_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln145_1/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="out_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="40" slack="0"/>
<pin id="833" dir="0" index="2" bw="40" slack="0"/>
<pin id="834" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_2/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="24" slack="0"/>
<pin id="840" dir="0" index="1" bw="40" slack="0"/>
<pin id="841" dir="0" index="2" bw="5" slack="0"/>
<pin id="842" dir="0" index="3" bw="7" slack="0"/>
<pin id="843" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_8_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="40" slack="0"/>
<pin id="851" dir="0" index="2" bw="7" slack="0"/>
<pin id="852" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_10_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="40" slack="0"/>
<pin id="859" dir="0" index="2" bw="5" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_11_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="40" slack="0"/>
<pin id="867" dir="0" index="2" bw="7" slack="0"/>
<pin id="868" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln147_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln147_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="24" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_12_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="24" slack="0"/>
<pin id="885" dir="0" index="2" bw="6" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="xor_ln147_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="and_ln147_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="xor_ln147_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_1/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_13_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="40" slack="0"/>
<pin id="911" dir="0" index="2" bw="7" slack="0"/>
<pin id="912" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_14_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="0"/>
<pin id="918" dir="0" index="1" bw="40" slack="0"/>
<pin id="919" dir="0" index="2" bw="7" slack="0"/>
<pin id="920" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_15_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="0" index="1" bw="40" slack="0"/>
<pin id="927" dir="0" index="2" bw="7" slack="0"/>
<pin id="928" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln147_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="0" index="1" bw="3" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="icmp_ln147_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="4" slack="0"/>
<pin id="940" dir="0" index="1" bw="4" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147_1/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="icmp_ln147_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="0"/>
<pin id="946" dir="0" index="1" bw="4" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147_2/5 "/>
</bind>
</comp>

<comp id="950" class="1004" name="select_ln147_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="xor_ln147_2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_2/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="and_ln147_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147_1/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="select_ln147_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147_1/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="and_ln147_2_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147_2/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="xor_ln147_3_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_3/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="or_ln147_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="and_ln147_3_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147_3/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="and_ln147_4_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147_4/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="or_ln147_2_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_2/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="xor_ln147_4_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_4/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="and_ln147_5_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147_5/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="select_ln147_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="24" slack="0"/>
<pin id="1029" dir="0" index="2" bw="24" slack="0"/>
<pin id="1030" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147_2/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="or_ln147_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_1/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="select_ln147_3_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="24" slack="0"/>
<pin id="1043" dir="0" index="2" bw="24" slack="0"/>
<pin id="1044" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147_3/5 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_0_0_012991511_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="24" slack="2"/>
<pin id="1052" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_012991511 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="p_0_0_01299_11513_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="24" slack="2"/>
<pin id="1058" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_01299_11513 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="p_0_0_01299_21515_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="24" slack="2"/>
<pin id="1064" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_01299_21515 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="j_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="9" slack="0"/>
<pin id="1070" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1075" class="1005" name="i_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="0"/>
<pin id="1077" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1082" class="1005" name="indvar_flatten6_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="17" slack="0"/>
<pin id="1084" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="p_0_0_012991512_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="24" slack="1"/>
<pin id="1091" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_012991512 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="p_0_0_01299_11514_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="24" slack="2"/>
<pin id="1097" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_01299_11514 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="p_0_0_01299_21516_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="24" slack="1"/>
<pin id="1103" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_01299_21516 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1112" class="1005" name="p_0_0_012991512_load_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="24" slack="1"/>
<pin id="1114" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_012991512_load "/>
</bind>
</comp>

<comp id="1117" class="1005" name="p_0_0_01299_21516_load_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="24" slack="1"/>
<pin id="1119" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_01299_21516_load "/>
</bind>
</comp>

<comp id="1122" class="1005" name="icmp_ln110_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="mem_A_addr_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="1"/>
<pin id="1128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_A_addr "/>
</bind>
</comp>

<comp id="1132" class="1005" name="mem_B_addr_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="1"/>
<pin id="1134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_B_addr "/>
</bind>
</comp>

<comp id="1138" class="1005" name="line_buf_addr_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="1"/>
<pin id="1140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_addr "/>
</bind>
</comp>

<comp id="1143" class="1005" name="line_buf_1_addr_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="1"/>
<pin id="1145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_addr "/>
</bind>
</comp>

<comp id="1148" class="1005" name="and_ln133_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln133 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="add_ln148_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="3"/>
<pin id="1154" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln148 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="add_ln137_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="25" slack="1"/>
<pin id="1159" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln137_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="or_ln75_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln75 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="or_ln75_1_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln75_1 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="p_0_0_01299_11514_load_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="24" slack="1"/>
<pin id="1172" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_01299_11514_load "/>
</bind>
</comp>

<comp id="1175" class="1005" name="sum_diag_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="39" slack="1"/>
<pin id="1177" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="sum_diag "/>
</bind>
</comp>

<comp id="1180" class="1005" name="mul_ln145_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="65" slack="1"/>
<pin id="1182" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln145 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_4_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="1"/>
<pin id="1187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="out_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="38" slack="1"/>
<pin id="1196" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_5_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="166" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="173" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="210" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="240"><net_src comp="225" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="279"><net_src comp="266" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="266" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="287" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="299" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="293" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="290" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="313" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="6" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="333" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="321" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="305" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="372"><net_src comp="305" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="325" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="305" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="6" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="30" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="399"><net_src comp="385" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="343" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="305" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="355" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="272" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="269" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="423" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="321" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="321" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="26" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="305" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="455" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="459" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="305" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="20" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="281" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="313" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="477" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="506"><net_src comp="186" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="180" pin="3"/><net_sink comp="501" pin=2"/></net>

<net id="508"><net_src comp="501" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="509"><net_src comp="501" pin="3"/><net_sink comp="186" pin=4"/></net>

<net id="510"><net_src comp="501" pin="3"/><net_sink comp="180" pin=4"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="520" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="52" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="54" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="56" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="210" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="54" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="541" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="517" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="511" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="198" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="563" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="567" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="52" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="54" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="56" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="501" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="54" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="599" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="557" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="630"><net_src comp="501" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="210" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="198" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="649"><net_src comp="498" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="659"><net_src comp="60" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="62" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="664"><net_src comp="654" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="661" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="681"><net_src comp="241" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="668" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="68" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="702"><net_src comp="70" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="682" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="72" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="68" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="711"><net_src comp="66" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="682" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="74" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="729"><net_src comp="719" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="76" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="78" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="80" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="80" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="735" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="774"><net_src comp="749" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="765" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="80" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="735" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="754" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="735" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="770" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="749" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="80" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="787" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="82" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="84" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="787" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="811" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="816" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="731" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="844"><net_src comp="86" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="830" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="88" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="90" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="853"><net_src comp="76" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="830" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="78" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="76" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="830" pin="3"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="92" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="869"><net_src comp="76" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="830" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="90" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="875"><net_src comp="856" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="838" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="94" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="876" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="96" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="80" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="864" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="848" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="80" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="913"><net_src comp="76" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="830" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="98" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="921"><net_src comp="100" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="830" pin="3"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="102" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="929"><net_src comp="104" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="830" pin="3"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="98" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="936"><net_src comp="916" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="106" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="924" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="108" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="924" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="110" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="955"><net_src comp="896" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="938" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="944" pin="2"/><net_sink comp="950" pin=2"/></net>

<net id="962"><net_src comp="908" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="80" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="932" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="958" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="975"><net_src comp="896" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="964" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="938" pin="2"/><net_sink comp="970" pin=2"/></net>

<net id="982"><net_src comp="896" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="938" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="950" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="80" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="882" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="984" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="902" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="882" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="970" pin="3"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="978" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="80" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="848" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1031"><net_src comp="996" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="112" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="114" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1038"><net_src comp="996" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1020" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1045"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="1026" pin="3"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="876" pin="2"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="1049"><net_src comp="1040" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="1053"><net_src comp="116" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1059"><net_src comp="120" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1065"><net_src comp="124" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1071"><net_src comp="128" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1074"><net_src comp="1068" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1078"><net_src comp="132" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1085"><net_src comp="136" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="1092"><net_src comp="140" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1098"><net_src comp="144" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1104"><net_src comp="148" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1110"><net_src comp="160" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1115"><net_src comp="269" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1120"><net_src comp="272" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1125"><net_src comp="275" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="166" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1135"><net_src comp="173" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1141"><net_src comp="192" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1146"><net_src comp="204" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1151"><net_src comp="401" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="417" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1160"><net_src comp="431" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1165"><net_src comp="449" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="471" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="498" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1178"><net_src comp="615" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1183"><net_src comp="246" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1188"><net_src comp="688" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1192"><net_src comp="1185" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1193"><net_src comp="1185" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1197"><net_src comp="696" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1202"><net_src comp="706" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="722" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem_B | {3 5 }
	Port: mem_A | {3 5 }
 - Input state : 
	Port: top_kernel_Pipeline_row_loop_col_loop : empty | {1 }
	Port: top_kernel_Pipeline_row_loop_col_loop : mem_B | {2 3 }
	Port: top_kernel_Pipeline_row_loop_col_loop : mem_A | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln110 : 1
		store_ln111 : 1
	State 2
		icmp_ln110 : 1
		add_ln110_1 : 1
		br_ln110 : 2
		add_ln110 : 1
		icmp_ln111 : 1
		select_ln110 : 2
		select_ln110_1 : 2
		trunc_ln155 : 3
		tmp_6 : 4
		tmp_1 : 3
		icmp : 4
		empty_12 : 4
		tmp_9 : 5
		zext_ln111 : 3
		zext_ln155 : 3
		add_ln155 : 5
		zext_ln155_1 : 6
		mem_A_addr : 7
		mem_B_addr : 7
		mem_A_load : 8
		mem_B_load : 8
		line_buf_addr : 4
		line_buf_load : 5
		line_buf_1_addr : 4
		line_buf_1_load : 5
		tmp_2 : 3
		icmp_ln133 : 4
		and_ln133 : 5
		br_ln133 : 5
		add_ln135 : 3
		zext_ln148 : 4
		add_ln148 : 6
		p_0_0_01299_21516_cast : 1
		sext_ln137 : 1
		add_ln137_1 : 2
		icmp_ln75 : 4
		icmp_ln75_1 : 4
		or_ln75 : 5
		br_ln75 : 5
		trunc_ln153 : 3
		icmp_ln75_2 : 4
		icmp_ln75_3 : 4
		or_ln75_1 : 5
		br_ln75 : 5
		add_ln111 : 3
		store_ln110 : 2
		store_ln110 : 3
		store_ln111 : 4
	State 3
		empty_13 : 1
		store_ln128 : 1
		store_ln129 : 2
		p_0_0_01299_11513_cast : 1
		add_ln137 : 2
		tmp_s : 3
		sext_ln138 : 4
		shl_ln : 1
		sext_ln138_1 : 2
		sum_axis : 5
		p_0_0_01299_21515_cast : 1
		p_0_0_012991511_cast : 1
		sext_ln140 : 1
		add_ln140_1 : 2
		sext_ln140_1 : 3
		add_ln140 : 4
		tmp_3 : 5
		sext_ln141 : 6
		shl_ln1 : 2
		sext_ln141_1 : 3
		sum_diag : 7
		sext_ln145 : 6
		mul_ln145 : 7
		store_ln154 : 2
		store_ln155 : 2
		store_ln155 : 2
		store_ln124 : 1
		store_ln123 : 1
		store_ln145 : 1
	State 4
		sext_ln145_1 : 1
		add_ln145 : 2
		mul_ln145_1 : 1
		sext_ln145_4 : 2
		add_ln145_1 : 3
		tmp_4 : 4
		out : 4
		tmp_5 : 4
	State 5
		mem_A_addr_1 : 1
		mem_B_addr_1 : 1
		out_1 : 1
		sext_ln145_6 : 2
		tmp_7 : 3
		xor_ln145 : 4
		and_ln145 : 4
		or_ln145_2 : 4
		xor_ln145_2 : 4
		xor_ln145_4 : 4
		xor_ln145_3 : 4
		or_ln145 : 4
		and_ln145_1 : 4
		and_ln145_2 : 4
		or_ln145_3 : 4
		xor_ln145_5 : 4
		and_ln145_3 : 4
		select_ln145 : 4
		or_ln145_1 : 4
		out_2 : 4
		trunc_ln3 : 5
		tmp_8 : 5
		tmp_10 : 5
		tmp_11 : 5
		zext_ln147 : 6
		add_ln147 : 7
		tmp_12 : 8
		xor_ln147 : 9
		and_ln147 : 9
		xor_ln147_1 : 6
		tmp_13 : 5
		tmp_14 : 5
		tmp_15 : 5
		icmp_ln147 : 6
		icmp_ln147_1 : 6
		icmp_ln147_2 : 6
		select_ln147 : 9
		xor_ln147_2 : 6
		and_ln147_1 : 7
		select_ln147_1 : 9
		and_ln147_2 : 9
		xor_ln147_3 : 10
		or_ln147 : 10
		and_ln147_3 : 10
		and_ln147_4 : 10
		or_ln147_2 : 10
		xor_ln147_4 : 10
		and_ln147_5 : 10
		select_ln147_2 : 10
		or_ln147_1 : 10
		select_ln147_3 : 10
		store_ln147 : 11
		store_ln148 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln110_1_fu_281      |    0    |    0    |    24   |
|          |        add_ln110_fu_293       |    0    |    0    |    16   |
|          |        empty_12_fu_349        |    0    |    0    |    15   |
|          |        add_ln155_fu_373       |    0    |    0    |    23   |
|          |        add_ln135_fu_407       |    0    |    0    |    16   |
|          |        add_ln148_fu_417       |    0    |    0    |    23   |
|          |       add_ln137_1_fu_431      |    0    |    0    |    31   |
|          |        add_ln111_fu_477       |    0    |    0    |    16   |
|    add   |        add_ln137_fu_527       |    0    |    0    |    32   |
|          |        sum_axis_fu_557        |    0    |    0    |    45   |
|          |       add_ln140_1_fu_575      |    0    |    0    |    31   |
|          |        add_ln140_fu_585       |    0    |    0    |    32   |
|          |        sum_diag_fu_615        |    0    |    0    |    45   |
|          |        add_ln145_fu_668       |    0    |    0    |    65   |
|          |       add_ln145_1_fu_682      |    0    |    0    |    66   |
|          |          out_1_fu_725         |    0    |    0    |    45   |
|          |        add_ln147_fu_876       |    0    |    0    |    31   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln110_fu_305      |    0    |    0    |    8    |
|          |     select_ln110_1_fu_313     |    0    |    0    |    8    |
|          |        empty_13_fu_501        |    0    |    0    |    24   |
|          |      select_ln145_fu_816      |    0    |    0    |    40   |
|  select  |          out_2_fu_830         |    0    |    0    |    40   |
|          |      select_ln147_fu_950      |    0    |    0    |    2    |
|          |     select_ln147_1_fu_970     |    0    |    0    |    2    |
|          |     select_ln147_2_fu_1026    |    0    |    0    |    24   |
|          |     select_ln147_3_fu_1040    |    0    |    0    |    24   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln110_fu_275       |    0    |    0    |    24   |
|          |       icmp_ln111_fu_299       |    0    |    0    |    16   |
|          |          icmp_fu_343          |    0    |    0    |    15   |
|          |       icmp_ln133_fu_395       |    0    |    0    |    15   |
|          |        icmp_ln75_fu_437       |    0    |    0    |    15   |
|   icmp   |       icmp_ln75_1_fu_443      |    0    |    0    |    15   |
|          |       icmp_ln75_2_fu_459      |    0    |    0    |    15   |
|          |       icmp_ln75_3_fu_465      |    0    |    0    |    15   |
|          |       icmp_ln147_fu_932       |    0    |    0    |    10   |
|          |      icmp_ln147_1_fu_938      |    0    |    0    |    12   |
|          |      icmp_ln147_2_fu_944      |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |       mul_ln145_1_fu_241      |    3    |    0    |    27   |
|          |        mul_ln145_fu_246       |    3    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln133_fu_401       |    0    |    0    |    2    |
|          |        and_ln145_fu_749       |    0    |    0    |    2    |
|          |       and_ln145_1_fu_787      |    0    |    0    |    2    |
|          |       and_ln145_2_fu_793      |    0    |    0    |    2    |
|          |       and_ln145_3_fu_811      |    0    |    0    |    2    |
|    and   |        and_ln147_fu_896       |    0    |    0    |    2    |
|          |       and_ln147_1_fu_964      |    0    |    0    |    2    |
|          |       and_ln147_2_fu_978      |    0    |    0    |    2    |
|          |       and_ln147_3_fu_996      |    0    |    0    |    2    |
|          |      and_ln147_4_fu_1002      |    0    |    0    |    2    |
|          |      and_ln147_5_fu_1020      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln145_fu_743       |    0    |    0    |    2    |
|          |       xor_ln145_1_fu_754      |    0    |    0    |    2    |
|          |       xor_ln145_2_fu_765      |    0    |    0    |    2    |
|          |       xor_ln145_4_fu_770      |    0    |    0    |    2    |
|          |       xor_ln145_3_fu_775      |    0    |    0    |    2    |
|    xor   |       xor_ln145_5_fu_805      |    0    |    0    |    2    |
|          |        xor_ln147_fu_890       |    0    |    0    |    2    |
|          |       xor_ln147_1_fu_902      |    0    |    0    |    2    |
|          |       xor_ln147_2_fu_958      |    0    |    0    |    2    |
|          |       xor_ln147_3_fu_984      |    0    |    0    |    2    |
|          |      xor_ln147_4_fu_1014      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln75_fu_449        |    0    |    0    |    2    |
|          |        or_ln75_1_fu_471       |    0    |    0    |    2    |
|          |       or_ln145_2_fu_759       |    0    |    0    |    2    |
|          |        or_ln145_fu_781        |    0    |    0    |    2    |
|    or    |       or_ln145_3_fu_799       |    0    |    0    |    2    |
|          |       or_ln145_1_fu_824       |    0    |    0    |    2    |
|          |        or_ln147_fu_990        |    0    |    0    |    2    |
|          |       or_ln147_2_fu_1008      |    0    |    0    |    2    |
|          |       or_ln147_1_fu_1034      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |        tmp_read_fu_160        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln155_fu_321      |    0    |    0    |    0    |
|          |       trunc_ln153_fu_455      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_6_fu_325         |    0    |    0    |    0    |
|          |          tmp_9_fu_355         |    0    |    0    |    0    |
|          |          tmp_s_fu_533         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_545         |    0    |    0    |    0    |
|          |          tmp_3_fu_591         |    0    |    0    |    0    |
|          |         shl_ln1_fu_603        |    0    |    0    |    0    |
|          |         shl_ln2_fu_654        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_333         |    0    |    0    |    0    |
|          |          tmp_2_fu_385         |    0    |    0    |    0    |
|partselect|           out_fu_696          |    0    |    0    |    0    |
|          |        trunc_ln3_fu_838       |    0    |    0    |    0    |
|          |         tmp_14_fu_916         |    0    |    0    |    0    |
|          |         tmp_15_fu_924         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln111_fu_363       |    0    |    0    |    0    |
|          |       zext_ln155_fu_369       |    0    |    0    |    0    |
|          |      zext_ln155_1_fu_379      |    0    |    0    |    0    |
|   zext   |       zext_ln148_fu_413       |    0    |    0    |    0    |
|          |      zext_ln148_1_fu_714      |    0    |    0    |    0    |
|          |       zext_ln145_fu_722       |    0    |    0    |    0    |
|          |       zext_ln147_fu_872       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | p_0_0_01299_21516_cast_fu_423 |    0    |    0    |    0    |
|          |       sext_ln137_fu_427       |    0    |    0    |    0    |
|          | p_0_0_01299_11513_cast_fu_520 |    0    |    0    |    0    |
|          |      sext_ln137_1_fu_524      |    0    |    0    |    0    |
|          |       sext_ln138_fu_541       |    0    |    0    |    0    |
|          |      sext_ln138_1_fu_553      |    0    |    0    |    0    |
|          | p_0_0_01299_21515_cast_fu_563 |    0    |    0    |    0    |
|          |  p_0_0_012991511_cast_fu_567  |    0    |    0    |    0    |
|          |       sext_ln140_fu_571       |    0    |    0    |    0    |
|   sext   |      sext_ln140_1_fu_581      |    0    |    0    |    0    |
|          |       sext_ln141_fu_599       |    0    |    0    |    0    |
|          |      sext_ln141_1_fu_611      |    0    |    0    |    0    |
|          |       sext_ln145_fu_621       |    0    |    0    |    0    |
|          |      sext_ln145_1_fu_661      |    0    |    0    |    0    |
|          |      sext_ln145_2_fu_665      |    0    |    0    |    0    |
|          |      sext_ln145_3_fu_674      |    0    |    0    |    0    |
|          |      sext_ln145_4_fu_678      |    0    |    0    |    0    |
|          |      sext_ln145_5_fu_719      |    0    |    0    |    0    |
|          |      sext_ln145_6_fu_731      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_4_fu_688         |    0    |    0    |    0    |
|          |          tmp_5_fu_706         |    0    |    0    |    0    |
|          |          tmp_7_fu_735         |    0    |    0    |    0    |
| bitselect|          tmp_8_fu_848         |    0    |    0    |    0    |
|          |         tmp_10_fu_856         |    0    |    0    |    0    |
|          |         tmp_11_fu_864         |    0    |    0    |    0    |
|          |         tmp_12_fu_882         |    0    |    0    |    0    |
|          |         tmp_13_fu_908         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |    0    |   1008  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| line_buf |    1   |    0   |    0   |    0   |
|line_buf_1|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln137_1_reg_1157     |   25   |
|       add_ln148_reg_1152      |   16   |
|       and_ln133_reg_1148      |    1   |
|           i_reg_1075          |    9   |
|      icmp_ln110_reg_1122      |    1   |
|    indvar_flatten6_reg_1082   |   17   |
|           j_reg_1068          |    9   |
|    line_buf_1_addr_reg_1143   |    8   |
|     line_buf_addr_reg_1138    |    8   |
|      mem_A_addr_reg_1126      |   16   |
|      mem_B_addr_reg_1132      |   16   |
|       mul_ln145_reg_1180      |   65   |
|       or_ln75_1_reg_1166      |    1   |
|        or_ln75_reg_1162       |    1   |
|          out_reg_1194         |   38   |
|    p_0_0_012991511_reg_1050   |   24   |
| p_0_0_012991512_load_reg_1112 |   24   |
|    p_0_0_012991512_reg_1089   |   24   |
|   p_0_0_01299_11513_reg_1056  |   24   |
|p_0_0_01299_11514_load_reg_1170|   24   |
|   p_0_0_01299_11514_reg_1095  |   24   |
|   p_0_0_01299_21515_reg_1062  |   24   |
|p_0_0_01299_21516_load_reg_1117|   24   |
|   p_0_0_01299_21516_reg_1101  |   24   |
|       sum_diag_reg_1175       |   39   |
|         tmp_4_reg_1185        |    1   |
|         tmp_5_reg_1199        |    1   |
|          tmp_reg_1107         |    1   |
+-------------------------------+--------+
|             Total             |   489  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_180 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_access_fu_186 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_access_fu_198 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_210 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||  2.072  ||    0    ||    46   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |  1008  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    0   |   46   |    -   |
|  Register |    -   |    -   |    -   |   489  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |    2   |   489  |  1054  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
