This code instantiates the main CRAY-1A
CPU block, as well as 128 words of 
RAM and a simple, 64-bit UART. The RAM
is easily adjustable by modifying cray_sys_top.v,
up to the size available in the FPGA.

Cray_sys_top.v is the top-level file.





