#!/bin/sh -h 
PYTHONHOME=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/search/pyh
export PYTHONHOME
PYTHONPATH=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib:/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/pylib27
export LD_LIBRARY_PATH
/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/bin/vcsfind_create_index.exe  -z  "/home1/BPRN08/VegiJ/VLSI_RN/SV_LABS/mini_project/modulo_10_load_up_down_counter/sim/simv.daidir/debug_dump/fsearch/./idents_a9Ve3W.xml.gz" "/home1/BPRN08/VegiJ/VLSI_RN/SV_LABS/mini_project/modulo_10_load_up_down_counter/sim/simv.daidir/debug_dump/fsearch/./idents_tapi.xml.gz" -o "/home1/BPRN08/VegiJ/VLSI_RN/SV_LABS/mini_project/modulo_10_load_up_down_counter/sim/simv.daidir/debug_dump/fsearch/fsearch.db_tmp"
\mv "/home1/BPRN08/VegiJ/VLSI_RN/SV_LABS/mini_project/modulo_10_load_up_down_counter/sim/simv.daidir/debug_dump/fsearch/fsearch.db_tmp" "/home1/BPRN08/VegiJ/VLSI_RN/SV_LABS/mini_project/modulo_10_load_up_down_counter/sim/simv.daidir/debug_dump/fsearch/fsearch.db"
