{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 01:00:14 2019 " "Info: Processing started: Thu Apr 11 01:00:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termproject.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file termproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 termProject " "Info: Found entity 1: termProject" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 bcd_8bit_adder " "Info: Found entity 2: bcd_8bit_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 125 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bcd_8bit_subtractor " "Info: Found entity 3: bcd_8bit_subtractor" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bcd_adder " "Info: Found entity 4: bcd_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 176 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Info: Found entity 5: full_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 194 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nines_complement " "Info: Found entity 6: nines_complement" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 tens_complement " "Info: Found entity 7: tens_complement" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 226 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow termProject.v(234) " "Warning (10236): Verilog HDL Implicit Net warning at termProject.v(234): created implicit net for \"overflow\"" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(138) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(138): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(139) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(139): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 139 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(16): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(162) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(162): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 162 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(163) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(163): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(17): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "termProject " "Info: Elaborating entity \"termProject\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8bit_adder bcd_8bit_adder:comb_3 " "Info: Elaborating entity \"bcd_8bit_adder\" for hierarchy \"bcd_8bit_adder:comb_3\"" {  } { { "termProject.v" "comb_3" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_adder bcd_8bit_adder:comb_3\|bcd_adder:comb_7 " "Info: Elaborating entity \"bcd_adder\" for hierarchy \"bcd_8bit_adder:comb_3\|bcd_adder:comb_7\"" {  } { { "termProject.v" "comb_7" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder bcd_8bit_adder:comb_3\|bcd_adder:comb_7\|full_adder:fulladd1 " "Info: Elaborating entity \"full_adder\" for hierarchy \"bcd_8bit_adder:comb_3\|bcd_adder:comb_7\|full_adder:fulladd1\"" {  } { { "termProject.v" "fulladd1" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8bit_subtractor bcd_8bit_subtractor:comb_4 " "Info: Elaborating entity \"bcd_8bit_subtractor\" for hierarchy \"bcd_8bit_subtractor:comb_4\"" {  } { { "termProject.v" "comb_4" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tens_complement bcd_8bit_subtractor:comb_4\|tens_complement:comb_7 " "Info: Elaborating entity \"tens_complement\" for hierarchy \"bcd_8bit_subtractor:comb_4\|tens_complement:comb_7\"" {  } { { "termProject.v" "comb_7" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nines_complement bcd_8bit_subtractor:comb_4\|tens_complement:comb_7\|nines_complement:_9c1 " "Info: Elaborating entity \"nines_complement\" for hierarchy \"bcd_8bit_subtractor:comb_4\|tens_complement:comb_7\|nines_complement:_9c1\"" {  } { { "termProject.v" "_9c1" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Info: Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Info: Implemented 123 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 01:00:18 2019 " "Info: Processing ended: Thu Apr 11 01:00:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
