# Digital System Design Lab Test-01
## Design a 4 Bit Universal Shift Register that can Perform on :-


| S2 | S1 | S0  | Operations       |
|:---:|:--:|:----:|:----------------|
| 0  |  0  | 0  | Data Hold        |
| 0  |  0  | 1  | Parallel Trasfer |
| 0  |  1  | 1  | Left Shift       |
| 0  |  1  | 1  | Transfer all 0   |
| 1  |  0  | 0  | Data Hold        |
| 1  |  0  | 1  | Transfer all 1   |
| 1  |  1  | 0  | Right Shift      |
| 1  |  1  | 1  | Data Hold        |


*[Swap the Operation of 101 & 100 to Transfer all 1's --> Data Hold]*

## Circuit Diagram on Proteus 
<img width="1755" height="910" alt="image" src="https://github.com/user-attachments/assets/46c3343a-3767-41a5-bb99-a23b1d81f1aa" />
