==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190653
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190653
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190638 ; free virtual = 190645
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:299) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:354) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:172) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:304) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:313) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:320) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:363) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:181) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:225) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:407) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:408) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:524) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:530) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:536) is invalid: it has no data consumer.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190642 ; free virtual = 190649
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:299) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:354) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:172) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:304) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:313) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:320) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:363) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:181) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:225) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:407) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:408) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:272) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:274) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:327) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:370) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:524) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:530) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:536) is invalid: it has no data consumer.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190646 ; free virtual = 190652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:380) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190638 ; free virtual = 190645
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:309) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:364) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:177) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:314) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:323) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:330) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:373) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:186) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:418) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:380) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:539) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:545) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:551) is invalid: it has no data consumer.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/kernel_xilinx.cpp:625:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/kernel_xilinx.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:380) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190644
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:625) in function 'kernel0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:309) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:364) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:177) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:39) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:625) in function 'kernel0' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:314) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:323) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:330) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:373) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:186) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:48) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:91) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:92) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:418) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:284) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:284) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE100' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE100' (src/kernel_xilinx.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:337) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190650
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190650
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:392) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:321) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:376) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:185) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:326) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:335) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:342) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:385) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:194) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:98) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:237) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:429) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:430) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:294) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:296) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:294) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:296) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE97' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE97' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE98' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE98' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE99' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE99' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:328) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:349) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:392) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:550) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:556) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_PE_0_2.V.V' (src/kernel_xilinx.cpp:562) is invalid: it has no data consumer.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:400) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190644
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:329) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:96) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:384) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:193) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:334) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:343) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:350) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:96) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:393) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:202) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:105) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:106) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:245) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:246) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:437) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:438) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:390) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:199) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:302) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:302) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE102' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE102' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE103' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE103' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE104' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE104' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:336) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:357) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:400) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_A_A_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:558) is invalid: it has no data consumer.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:402) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:331) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:386) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:195) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:336) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:345) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:352) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:395) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:204) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:107) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:108) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:247) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:248) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:439) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:440) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:392) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:306) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:304) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:306) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE102' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE102' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE103' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE103' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE104' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE104' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:359) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:402) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_B_B_IO_L2_in_2.V.V' (src/kernel_xilinx.cpp:566) is invalid: it has no data consumer.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:412) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:341) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:248) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:396) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:195) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:346) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:355) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:362) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:248) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:405) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:204) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:107) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:108) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:258) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:449) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:450) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:402) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:314) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:314) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE107' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE107' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE108' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE108' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE109' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE109' (src/kernel_xilinx.cpp:369) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:348) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:369) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:414) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190644
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:343) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:249) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:398) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:196) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:348) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:357) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:364) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:249) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:407) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:205) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:108) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:109) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:259) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:260) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:451) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:452) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:316) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE107' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE107' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE108' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE108' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE109' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE109' (src/kernel_xilinx.cpp:371) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:350) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:371) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190651
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190639 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:416) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190636 ; free virtual = 190643
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:345) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:250) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:400) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:197) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:350) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:359) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:366) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:250) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:98) in function 'A_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:409) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:206) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:109) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:110) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:261) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:262) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:453) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:454) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:318) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:320) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:320) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE107' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE107' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE108' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE108' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE109' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE109' (src/kernel_xilinx.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:352) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:373) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190645 ; free virtual = 190651
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:494) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190637 ; free virtual = 190643
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:423) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:328) in function 'B_IO_L2_in_dummy_collect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:478) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:428) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:437) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:444) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:328) in function 'B_IO_L2_in_dummy_collect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:487) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:339) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:531) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:532) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:484) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:396) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:398) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:396) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE111' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE111' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE112' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE112' (src/kernel_xilinx.cpp:451) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE113' (src/kernel_xilinx.cpp:430) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE113' (src/kernel_xilinx.cpp:451) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190644 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190647
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:555) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:564) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:608) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:609) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE115' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE115' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE116' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE116' (src/kernel_xilinx.cpp:528) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:555) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:564) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:628) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:629) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:678) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:679) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:571) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190641 ; free virtual = 190647
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:764) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:555) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:764) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:564) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:628) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:629) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:678) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:679) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190650
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:607) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190647
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:591) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:600) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:664) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:665) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:714) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:715) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190648 ; free virtual = 190655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190643 ; free virtual = 190649
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:607) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190640 ; free virtual = 190646
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:591) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:800) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:646) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:600) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:664) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:665) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:714) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:715) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190649 ; free virtual = 190655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190642 ; free virtual = 190649
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:633) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190639 ; free virtual = 190646
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:500) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:826) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:672) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:617) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:275) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:505) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:521) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:826) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:672) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:626) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:329) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:284) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:188) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:359) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:360) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:416) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:417) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:690) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:691) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:740) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:741) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:623) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:475) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:473) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:507) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:633) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 190615 ; free virtual = 190621
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:590:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:588:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:585:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:581:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:580:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:590:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:588:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:585:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:581:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:580:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:559:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:557:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:554:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:550:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:549:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:559:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:557:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:554:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:550:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:549:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:484:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:498:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:496:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:493:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:480:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:479:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:854:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:852:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:849:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:848:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:828:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:823:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:822:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:797:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:795:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:792:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:791:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:615:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:648:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:247:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:244:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:243:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:242:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:273:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:271:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:305:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:822:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:615:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:674:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:648:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:690:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:690:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:271:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:331:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:305:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:490:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:523:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:635:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:313:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:336:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 190343 ; free virtual = 190349
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.54 seconds; current allocated memory: 446.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 446.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 446.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 446.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 447.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 447.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 447.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 447.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 447.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 448.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 448.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 448.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 448.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 449.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 449.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 449.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 450.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 450.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 450.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 450.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 451.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 451.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 452.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 453.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 453.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 453.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 454.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 454.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 454.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 454.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 455.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 455.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 455.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 455.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 456.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 456.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 456.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 457.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 457.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 457.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 458.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 458.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 458.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 459.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 459.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 462.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 462.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 463.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 465.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 466.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 467.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 468.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 469.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 471.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 473.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 474.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 475.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 476.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 477.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 479.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 481.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 484.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 485.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 487.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 488.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 490.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 491.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 491.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 492.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 492.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 494.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 495.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 496.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 497.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 498.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 499.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 501.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189908 ; free virtual = 189915
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189908 ; free virtual = 189915
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189901 ; free virtual = 189908
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:629) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189899 ; free virtual = 189906
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:496) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:822) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:668) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:613) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:271) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:501) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:510) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:517) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:822) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:668) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:622) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:280) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:183) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:184) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:355) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:356) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:412) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:413) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:686) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:687) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:736) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:737) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:619) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:469) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:471) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:469) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:471) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:524) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:629) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189764 ; free virtual = 189771
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:586:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:584:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:581:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:577:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:576:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:586:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:584:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:581:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:577:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:576:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:555:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:553:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:550:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:546:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:545:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:555:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:553:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:550:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:546:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:545:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:480:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:494:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:492:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:489:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:476:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:475:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:850:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:848:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:845:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:844:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:824:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:819:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:818:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:793:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:791:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:788:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:787:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:611:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:644:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:243:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:240:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:239:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:238:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:269:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:267:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:301:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:818:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:611:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:670:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:644:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:686:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:686:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:267:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:327:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:301:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:486:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:519:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:631:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:309:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:332:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 189436 ; free virtual = 189442
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.54 seconds; current allocated memory: 446.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 446.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 446.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 447.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 447.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 447.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 447.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 448.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 448.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 448.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 448.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 449.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 449.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 449.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 450.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 450.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 450.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 450.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 451.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 451.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 452.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 452.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 453.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 453.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 453.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 453.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 454.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 454.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 454.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 454.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 455.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 455.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 455.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 455.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 455.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 455.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 456.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 456.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 456.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 457.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 457.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 457.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 457.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 458.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 458.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 458.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 459.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 459.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 461.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 462.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 463.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 465.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 466.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 467.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 468.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 469.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 471.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 473.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 474.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 475.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 476.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 477.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 479.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 481.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 484.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 485.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 487.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 488.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 490.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 490.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 491.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 492.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 492.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 493.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 495.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 496.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 497.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 498.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 499.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 501.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189156 ; free virtual = 189162
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189156 ; free virtual = 189162
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189150 ; free virtual = 189157
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:626) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189147 ; free virtual = 189154
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:493) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:819) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:665) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:610) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:271) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:498) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:507) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:514) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:819) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:665) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:619) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:325) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:280) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:132) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:133) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:183) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:184) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:355) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:356) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:409) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:410) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:683) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:684) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:733) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:734) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:616) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:466) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:468) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:466) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:468) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:500) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:521) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:626) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189123 ; free virtual = 189130
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:583:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:581:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:578:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:574:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:573:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:583:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:581:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:578:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:574:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:573:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:552:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:550:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:547:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:543:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:542:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:552:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:550:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:547:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:543:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:542:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:477:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:491:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:489:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:486:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:473:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:472:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:847:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:845:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:842:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:841:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:821:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:816:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:815:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:790:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:788:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:785:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:784:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:608:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:641:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:243:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:240:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:239:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:238:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:269:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:267:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:301:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:815:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:608:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:667:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:641:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:683:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:683:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:267:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:327:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:301:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:483:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:516:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:628:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:309:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:332:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 188852 ; free virtual = 188859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.89 seconds; current allocated memory: 446.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 446.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 446.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 447.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 447.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 447.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 447.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 447.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 448.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 448.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 448.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 448.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 448.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 449.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 449.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 449.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 449.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 450.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 450.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 451.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 451.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 452.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 453.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 453.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 453.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 454.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 454.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 454.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 454.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 455.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 455.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 455.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 455.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 455.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 456.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 456.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 456.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 457.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 458.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 458.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 458.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 459.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 459.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 461.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 462.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 463.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 465.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 466.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 467.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 468.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 469.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 471.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 473.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 474.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 475.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 476.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 477.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 478.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 481.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 483.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 484.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 487.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 488.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 490.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 490.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 491.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 491.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 492.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 493.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 494.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 496.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 497.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 498.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 499.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 501.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189149 ; free virtual = 189155
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189149 ; free virtual = 189155
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189144 ; free virtual = 189150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189141 ; free virtual = 189147
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189117 ; free virtual = 189124
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1215.816 ; gain = 786.004 ; free physical = 188845 ; free virtual = 188852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.56 seconds; current allocated memory: 445.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 445.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 446.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 446.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 446.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 447.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 447.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 447.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 447.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 448.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 448.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 448.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 449.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 449.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 449.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 449.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 449.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 450.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 450.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 451.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 451.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 452.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 452.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 452.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 452.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 453.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 453.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 453.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 454.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 454.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 454.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 455.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 455.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 456.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 456.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 456.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 457.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 457.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 457.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 458.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 458.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 458.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 461.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 462.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 463.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 465.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 466.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 467.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 468.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 469.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 470.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 472.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 473.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 474.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 475.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 476.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 478.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 480.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 483.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 484.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 486.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 487.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 489.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 490.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 490.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 491.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 491.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 492.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 493.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 495.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 496.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 497.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 497.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 499.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189143 ; free virtual = 189150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189143 ; free virtual = 189150
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189138 ; free virtual = 189145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189135 ; free virtual = 189142
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 959.816 ; gain = 530.004 ; free physical = 189111 ; free virtual = 189118
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.816 ; gain = 786.004 ; free physical = 188839 ; free virtual = 188846
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.8 seconds; current allocated memory: 445.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 445.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 446.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 446.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 446.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 447.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 447.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 447.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 447.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 447.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 448.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 448.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 448.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 449.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 449.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 449.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 449.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 449.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 450.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 451.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 451.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 452.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 452.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 452.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 452.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 453.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 453.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 453.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 453.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 454.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 454.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 454.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 455.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 455.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 455.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 456.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 456.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 457.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 457.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 457.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 457.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 458.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 458.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 458.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 461.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 462.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 463.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 465.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 466.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 467.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 468.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 469.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 470.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 472.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 473.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 474.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 475.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 476.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 478.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 480.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 483.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 484.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 486.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 487.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 489.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 490.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 490.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 491.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 491.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 492.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 493.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 495.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 496.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 497.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 497.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 499.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189119 ; free virtual = 189126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189119 ; free virtual = 189126
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189115 ; free virtual = 189122
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189112 ; free virtual = 189119
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 956.848 ; gain = 527.035 ; free physical = 189088 ; free virtual = 189095
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1212.848 ; gain = 783.035 ; free physical = 188817 ; free virtual = 188823
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.56 seconds; current allocated memory: 445.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 446.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 446.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 446.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 447.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 447.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 447.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 447.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 447.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 448.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 448.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 448.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 448.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 449.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 449.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 449.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 449.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 449.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 450.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 450.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 450.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 450.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 451.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 451.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 452.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 452.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 453.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 453.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 453.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 454.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 454.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 454.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 455.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 455.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 455.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 455.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 455.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 455.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 456.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 456.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 456.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 456.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 457.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 457.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 457.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 457.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 457.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 458.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 458.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 459.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 461.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 462.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 463.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 465.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 466.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 467.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 468.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 469.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 470.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 472.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 473.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 475.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 476.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 476.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 478.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 481.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 483.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 484.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 486.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 487.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 489.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 490.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 490.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 491.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 492.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 493.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 494.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 495.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 496.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 497.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 498.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 499.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel_xilinx.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186742 ; free virtual = 193136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186742 ; free virtual = 193136
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186738 ; free virtual = 193133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>.1' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186735 ; free virtual = 193130
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2.1.1.1' (src/kernel_xilinx.cpp:456) in function 'PE' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/kernel_xilinx.cpp:576) in function 'C_drain_IO_L1_out_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:255) in function 'B_IO_L2_in_intra_trans' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:42) in function 'A_IO_L2_in_intra_trans' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.1' (src/kernel_xilinx.cpp:461) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.2' (src/kernel_xilinx.cpp:470) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1.1.3' (src/kernel_xilinx.cpp:477) in function 'PE' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:773) in function 'C_drain_IO_L2_out_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:637) in function 'C_drain_IO_L1_out_inter_trans_head' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/kernel_xilinx.cpp:585) in function 'C_drain_IO_L1_out_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:315) in function 'B_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:264) in function 'B_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/kernel_xilinx.cpp:102) in function 'A_IO_L2_in_inter_trans_tail' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:51) in function 'A_IO_L2_in_intra_trans' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:120) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (src/kernel_xilinx.cpp:171) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (src/kernel_xilinx.cpp:172) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (src/kernel_xilinx.cpp:381) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (src/kernel_xilinx.cpp:382) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:655) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:656) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_ping.V' (src/kernel_xilinx.cpp:696) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_pong.V' (src/kernel_xilinx.cpp:697) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:582) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_data_split.V' (src/kernel_xilinx.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_A' (src/kernel_xilinx.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_B' (src/kernel_xilinx.cpp:431) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.1' (src/kernel_xilinx.cpp:429) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.1' (src/kernel_xilinx.cpp:431) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE139' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE139' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE140' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE140' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE142' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE142' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<int, ap_uint<32> >' into 'PE' (src/kernel_xilinx.cpp:463) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'PE' (src/kernel_xilinx.cpp:484) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, int>' into 'C_drain_IO_L1_out_intra_trans' (src/kernel_xilinx.cpp:592) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0', detected/extracted 21 process function(s): 
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_tail'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_tail'
	 'PE139'
	 'PE140'
	 'PE_A_dummy141'
	 'PE142'
	 'PE_B_dummy143'
	 'PE'
	 'PE_A_dummy'
	 'PE_B_dummy'
	 'C_drain_IO_L1_out_head144'
	 'C_drain_IO_L1_out145'
	 'C_drain_IO_L1_out_head'
	 'C_drain_IO_L1_out'
	 'C_drain_IO_L2_out_head'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1047.125 ; gain = 523.035 ; free physical = 186713 ; free virtual = 193108
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy143'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:546:28) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:544:26) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:541:24) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:537:22) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:536:20) in function 'PE_B_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy141'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (src/kernel_xilinx.cpp:515:28) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:513:26) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:510:24) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:506:22) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:505:20) in function 'PE_A_dummy'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE142'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE142' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE142'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE140'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE140' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE140'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE139'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE139' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE139'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:440:24) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1.1' (src/kernel_xilinx.cpp:454:28) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (src/kernel_xilinx.cpp:452:26) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (src/kernel_xilinx.cpp:449:24) in function 'PE'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:436:22) in function 'PE' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:435:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:801:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:799:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:796:22) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:795:20) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:775:26) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:770:22) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:769:20) in function 'C_drain_IO_L2_out_head'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:744:26) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:742:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:739:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:738:20) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:574:20) in function 'C_drain_IO_L1_out_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:610:20) in function 'C_drain_IO_L1_out_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:224:26) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:221:24) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:220:22) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:219:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:253:22) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:251:20) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:288:21) in function 'B_IO_L2_in_inter_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (src/kernel_xilinx.cpp:11:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (src/kernel_xilinx.cpp:8:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:7:22) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:6:20) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (src/kernel_xilinx.cpp:40:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:38:20) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/kernel_xilinx.cpp:75:21) in function 'A_IO_L2_in_inter_trans'.
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L2_out_head' to 'C_drain_IO_L2_out_he' (src/kernel_xilinx.cpp:769:39)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_intra_trans' to 'C_drain_IO_L1_out_in' (src/kernel_xilinx.cpp:568:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans_head' to 'C_drain_IO_L1_out_in.1' (src/kernel_xilinx.cpp:634:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_inter_trans' to 'C_drain_IO_L1_out_in.2' (src/kernel_xilinx.cpp:607:33)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head144' to 'C_drain_IO_L1_out_he' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'C_drain_IO_L1_out_head' to 'C_drain_IO_L1_out_he.1' (src/kernel_xilinx.cpp:655:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_intra_trans' to 'B_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:245:35)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans_tail' to 'B_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:317:33)
WARNING: [XFORM 203-631] Renaming function 'B_IO_L2_in_inter_trans' to 'B_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:285:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_intra_trans' to 'A_IO_L2_in_intra_tra' (src/kernel_xilinx.cpp:32:35)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans_tail' to 'A_IO_L2_in_inter_tra' (src/kernel_xilinx.cpp:104:33)
WARNING: [XFORM 203-631] Renaming function 'A_IO_L2_in_inter_trans' to 'A_IO_L2_in_inter_tra.1' (src/kernel_xilinx.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:446:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (src/kernel_xilinx.cpp:479:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0].V' (src/kernel_xilinx.cpp:594:11)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:296:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0].V' (src/kernel_xilinx.cpp:322:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0].V' (src/kernel_xilinx.cpp:109:11)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1303.125 ; gain = 779.035 ; free physical = 186446 ; free virtual = 192841
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0.entry6' to 'kernel0_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'A_IO_L2_in_inter_tra.1' to 'A_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_IO_L2_in_inter_tra.1' to 'B_IO_L2_in_inter_tra_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.1' to 'C_drain_IO_L1_out_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_in.2' to 'C_drain_IO_L1_out_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_he.1' to 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.79 seconds; current allocated memory: 445.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 446.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 446.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 446.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 447.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 447.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 447.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 447.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 447.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 447.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 448.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 448.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 448.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 448.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 448.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 449.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 449.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 449.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 449.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 449.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 450.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 450.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 450.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 450.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 450.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 450.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 451.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 451.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 452.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 452.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 452.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 453.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 453.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 453.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 454.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 454.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 454.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 455.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 455.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 455.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 455.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 455.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 455.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 455.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 455.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 455.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 455.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 456.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 456.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 456.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 456.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 456.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 457.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 457.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 457.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 457.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 457.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 457.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 457.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 458.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 458.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 459.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 461.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_entry6'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 462.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 463.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 465.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 466.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_ping_0_V' to 'A_IO_L2_in_local_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_local_A_pong_0_V' to 'A_IO_L2_in_local_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 467.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 468.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_ping_0_V' to 'A_IO_L2_in_tail_ldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'A_IO_L2_in_tail_local_A_pong_0_V' to 'A_IO_L2_in_tail_leOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 469.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 470.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra_1'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 472.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 473.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_ping_0_V' to 'B_IO_L2_in_local_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_local_B_pong_0_V' to 'B_IO_L2_in_local_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 475.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_tra' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_tra'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 476.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_tail' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_ping_0_V' to 'B_IO_L2_in_tail_lhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'B_IO_L2_in_tail_local_B_pong_0_V' to 'B_IO_L2_in_tail_libs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_tail'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 476.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE139'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 478.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE140'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 481.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy141'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 483.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE142'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 484.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy143'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 486.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 487.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_A_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_A_dummy'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 489.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_B_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_B_dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 490.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 490.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 491.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_ping_0_V' to 'C_drain_IO_L1_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_local_C_pong_0_V' to 'C_drain_IO_L1_outkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 492.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_in_2'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 493.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_ping_0_V' to 'C_drain_IO_L1_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out145_local_C_pong_0_V' to 'C_drain_IO_L1_outmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out145'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 494.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_he_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_ping_0_V' to 'C_drain_IO_L1_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_he_1_local_C_pong_0_V' to 'C_drain_IO_L1_outocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_he_1'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 495.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_ping_0_V' to 'C_drain_IO_L1_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_local_C_pong_0_V' to 'C_drain_IO_L1_outqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 496.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_he' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_he'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 497.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 498.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 499.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A_V', 'B_V' and 'C_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L3_out_U0' to 'start_for_C_drainrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_U0' to 'start_for_A_IO_L2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_A_IO_L2_in_tail_U0' to 'start_for_A_IO_L2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_U0' to 'start_for_B_IO_L2udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_B_IO_L2_in_tail_U0' to 'start_for_B_IO_L2vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_U0' to 'start_for_C_drainwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PE_A_dummy141_U0' to 'start_for_PE_A_duxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_C_drain_IO_L1_out_he_1_U0' to 'start_for_C_drainyd2' due to the length limit 20
INFO: [SYN 201-210]