benchmark_info = {
    "sdc": {
        "sd_bd": [],
        "sd_clock_divider": [],
        "sd_crc_16": [],
        "sd_crc_7": [],
        "sd_controller_wb": [],
        "sd_data_master": [],
        "sd_cmd_master": [],
        "sd_rx_fifo": [],
        "sd_tx_fifo": [],
        "sd_fifo_rx_filler": ["sd_rx_fifo"],
        "sd_fifo_tx_filler": ["sd_tx_fifo"],
        "sd_data_serial_host": ["sd_crc_16"],
        "sd_cmd_serial_host": ["sd_crc_7"],
        "sdc_controller": ["sd_bd", "sd_clock_divider", "sd_controller_wb", "sd_data_master", "sd_cmd_master", "sd_fifo_rx_filler", "sd_fifo_tx_filler", "sd_data_serial_host", "sd_cmd_serial_host"]
    },
    "aes": {
        "aes_sbox": [],
        "aes_rcon": [],
        "aes_inv_sbox": [],
        "aes_key_expand_128": ["aes_sbox", "aes_rcon"],
        "aes_cipher_top": ["aes_key_expand_128", "aes_sbox"],
        "aes_inv_cipher_top": ["aes_key_expand_128", "aes_inv_sbox"],
    },
    "e203_hbirdv2": {
        "e203_biu": ["sirv_gnrl_icb_arbt", "sirv_gnrl_icb_splt", "sirv_gnrl_icb_buffer"],
        "e203_clk_ctrl": ["e203_clkgate", "sirv_gnrl_dffr"],
        "e203_clkgate": [],
        "e203_core": ["e203_ifu", "e203_exu", "e203_lsu", "e203_biu"],
        "e203_cpu": ["e203_reset_ctrl", "e203_clk_ctrl", "e203_irq_sync", "e203_extend_csr", "e203_subsys_nice_core", "e203_core", "e203_itcm_ctrl", "e203_dtcm_ctrl"],
        "e203_cpu_top": ["e203_cpu", "e203_srams"],
        "e203_dtcm_ctrl": ["sirv_gnrl_icb_arbt", "sirv_sram_icb_ctrl"],
        "e203_dtcm_ram": ["sirv_gnrl_ram"],
        "e203_extend_csr": [],
        "e203_exu":["e203_exu_regfile", "e203_exu_decode", "e203_exu_disp", "e203_exu_oitf", "e203_exu_alu", "e203_exu_longpwbck", "e203_exu_wbck", "e203_exu_commit", "e203_exu_csr"],
        "e203_exu_alu": ["e203_exu_nice", "e203_exu_alu_csrctrl", "e203_exu_alu_bjp", "e203_exu_alu_lsuagu", "e203_exu_alu_rglr", "e203_exu_alu_muldiv", "e203_exu_alu_dpath"],
        "e203_exu_alu_bjp": [],
        "e203_exu_alu_csrctrl": [],
        "e203_exu_alu_dpath": ["sirv_gnrl_dffl"],
        "e203_exu_alu_lsuagu": ["sirv_gnrl_dfflr"],
        "e203_exu_alu_muldiv": ["sirv_gnrl_dfflr"],
        "e203_exu_alu_rglr": [],
        "e203_exu_branchslv": [],
        "e203_exu_commit": ["e203_exu_branchslv", "e203_exu_excp"],
        "e203_exu_csr": ["sirv_gnrl_dfflr", "sirv_gnrl_dffr"],
        "e203_exu_decode": [],
        "e203_exu_disp": [],
        "e203_exu_excp": ["sirv_gnrl_dfflr"],
        "e203_exu_longpwbck": [],
        "e203_exu_nice": ["sirv_gnrl_fifo"],
        "e203_exu_oitf": ["sirv_gnrl_dfflr", "sirv_gnrl_dffl"],
        "e203_exu_regfile": ["sirv_gnrl_dffl", "sirv_gnrl_ltch"],
        "e203_exu_wbck": [],
        "e203_ifu": ["e203_ifu_ifetch", "e203_ifu_ift2icb"],
        "e203_ifu_ifetch": ["sirv_gnrl_dffrs", "sirv_gnrl_dfflr", "e203_ifu_minidec", "e203_ifu_litebpu"],
        "e203_ifu_ift2icb": ["sirv_gnrl_bypbuf", "sirv_gnrl_dfflr", "sirv_gnrl_dffl"],
        "e203_ifu_litebpu": ["sirv_gnrl_dfflr"],
        "e203_ifu_minidec": ["e203_exu_decode"],
        "e203_irq_sync": ["sirv_gnrl_sync"],
        "e203_itcm_ctrl": ["sirv_gnrl_icb_n2w", "sirv_gnrl_icb_arbt", "sirv_sram_icb_ctrl", "sirv_gnrl_dfflr"],
        "e203_itcm_ram": ["sirv_gnrl_ram"],
        "e203_lsu": ["e203_lsu_ctrl"],
        "e203_lsu_ctrl": ["sirv_gnrl_icb_arbt", "sirv_gnrl_dfflr", "sirv_gnrl_pipe_stage", "sirv_gnrl_fifo"],
        "e203_reset_ctrl": [],
        "e203_srams": ["e203_itcm_ram", "e203_dtcm_ram"]
    }
}

system_info = {
    "sdc_controller": ["sdc_controller", "sd_bd", "sd_clock_divider", "sd_controller_wb", "sd_data_master", "sd_cmd_master", "sd_fifo_rx_filler", "sd_rx_fifo", "sd_fifo_tx_filler", "sd_tx_fifo", "sd_data_serial_host", "sd_crc_16", "sd_cmd_serial_host", "sd_crc_7"],
    "aes_cipher_top": ["aes_cipher_top", "aes_key_expand_128", "aes_sbox", "aes_rcon"],
    "aes_inv_cipher_top": ["aes_inv_cipher_top", "aes_key_expand_128", "aes_sbox", "aes_rcon", "aes_inv_sbox"],
    "e203_cpu_top": ["e203_cpu_top", "e203_reset_ctrl", "e203_clk_ctrl", "e203_clkgate", "e203_irq_sync", "e203_extend_csr", "e203_core", "e203_ifu", "e203_ifu_ifetch", "e203_ifu_minidec", "e203_exu_decode", "e203_ifu_litebpu", "e203_ifu_ift2icb", "e203_exu", "e203_exu_regfile", "e203_exu_disp", "e203_exu_oitf", "e203_exu_alu", "e203_exu_nice", "e203_exu_alu_csrctrl", "e203_exu_alu_bjp", "e203_exu_alu_lsuagu", "e203_exu_alu_rglr", "e203_exu_alu_muldiv", "e203_exu_alu_dpath", "e203_exu_longpwbck", "e203_exu_wbck", "e203_exu_commit", "e203_exu_branchslv", "e203_exu_excp", "e203_exu_csr", "e203_lsu", "e203_lsu_ctrl", "e203_biu", "e203_itcm_ctrl", "e203_dtcm_ctrl", "e203_srams", "e203_itcm_ram", "e203_dtcm_ram"]
}