{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681624926438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681624926446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 15 23:02:06 2023 " "Processing started: Sat Apr 15 23:02:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681624926446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624926446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624926446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1681624926711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681624926711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681624933509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624933509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nordstrom_returns.sv 0 0 " "Found 0 design units, including 0 entities, in source file nordstrom_returns.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624933510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 0 0 " "Found 0 design units, including 0 entities, in source file seg7.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624933511 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "Freds_House_Returns.sv(69) " "Verilog HDL syntax error at Freds_House_Returns.sv(69): illegal character in binary number" {  } { { "Freds_House_Returns.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/Freds_House_Returns.sv" 69 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Analysis & Synthesis" 0 -1 1681624933512 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Freds_House_Returns Freds_House_Returns.sv(1) " "Ignored design unit \"Freds_House_Returns\" at Freds_House_Returns.sv(1) due to previous errors" {  } { { "Freds_House_Returns.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/Freds_House_Returns.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681624933512 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Discount_Checker Freds_House_Returns.sv(95) " "Ignored design unit \"Discount_Checker\" at Freds_House_Returns.sv(95) due to previous errors" {  } { { "Freds_House_Returns.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/Freds_House_Returns.sv" 95 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681624933512 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Stolen_Checker Freds_House_Returns.sv(103) " "Ignored design unit \"Stolen_Checker\" at Freds_House_Returns.sv(103) due to previous errors" {  } { { "Freds_House_Returns.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/Freds_House_Returns.sv" 103 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681624933512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freds_house_returns.sv 0 0 " "Found 0 design units, including 0 entities, in source file freds_house_returns.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624933512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee-271/lab3a/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee-271/lab3a/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624933525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681624933571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 15 23:02:13 2023 " "Processing ended: Sat Apr 15 23:02:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681624933571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681624933571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681624933571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624933571 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681624934152 ""}
