
../repos/coreutils/src/sha512sum:     file format elf32-littlearm


Disassembly of section .init:

00010d5c <.init>:
   10d5c:	push	{r3, lr}
   10d60:	bl	12360 <dcngettext@plt+0x1338>
   10d64:	pop	{r3, pc}

Disassembly of section .plt:

00010d68 <fdopen@plt-0x14>:
   10d68:	push	{lr}		; (str lr, [sp, #-4]!)
   10d6c:	ldr	lr, [pc, #4]	; 10d78 <fdopen@plt-0x4>
   10d70:	add	lr, pc, lr
   10d74:	ldr	pc, [lr, #8]!
   10d78:	andeq	ip, r2, r8, lsl #5

00010d7c <fdopen@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #44, 20	; 0x2c000
   10d84:	ldr	pc, [ip, #648]!	; 0x288

00010d88 <calloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #44, 20	; 0x2c000
   10d90:	ldr	pc, [ip, #640]!	; 0x280

00010d94 <fputs_unlocked@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #44, 20	; 0x2c000
   10d9c:	ldr	pc, [ip, #632]!	; 0x278

00010da0 <raise@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #44, 20	; 0x2c000
   10da8:	ldr	pc, [ip, #624]!	; 0x270

00010dac <__getdelim@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #44, 20	; 0x2c000
   10db4:	ldr	pc, [ip, #616]!	; 0x268

00010db8 <strcmp@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #44, 20	; 0x2c000
   10dc0:	ldr	pc, [ip, #608]!	; 0x260

00010dc4 <posix_fadvise64@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #44, 20	; 0x2c000
   10dcc:	ldr	pc, [ip, #600]!	; 0x258

00010dd0 <fflush@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #44, 20	; 0x2c000
   10dd8:	ldr	pc, [ip, #592]!	; 0x250

00010ddc <free@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #44, 20	; 0x2c000
   10de4:	ldr	pc, [ip, #584]!	; 0x248

00010de8 <_exit@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #44, 20	; 0x2c000
   10df0:	ldr	pc, [ip, #576]!	; 0x240

00010df4 <memcpy@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #44, 20	; 0x2c000
   10dfc:	ldr	pc, [ip, #568]!	; 0x238

00010e00 <mbsinit@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #44, 20	; 0x2c000
   10e08:	ldr	pc, [ip, #560]!	; 0x230

00010e0c <fwrite_unlocked@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #44, 20	; 0x2c000
   10e14:	ldr	pc, [ip, #552]!	; 0x228

00010e18 <memcmp@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #44, 20	; 0x2c000
   10e20:	ldr	pc, [ip, #544]!	; 0x220

00010e24 <fputc_unlocked@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #44, 20	; 0x2c000
   10e2c:	ldr	pc, [ip, #536]!	; 0x218

00010e30 <dcgettext@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #44, 20	; 0x2c000
   10e38:	ldr	pc, [ip, #528]!	; 0x210

00010e3c <realloc@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #44, 20	; 0x2c000
   10e44:	ldr	pc, [ip, #520]!	; 0x208

00010e48 <textdomain@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #44, 20	; 0x2c000
   10e50:	ldr	pc, [ip, #512]!	; 0x200

00010e54 <iswprint@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #44, 20	; 0x2c000
   10e5c:	ldr	pc, [ip, #504]!	; 0x1f8

00010e60 <__memcpy_chk@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #44, 20	; 0x2c000
   10e68:	ldr	pc, [ip, #496]!	; 0x1f0

00010e6c <fwrite@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #44, 20	; 0x2c000
   10e74:	ldr	pc, [ip, #488]!	; 0x1e8

00010e78 <lseek64@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #44, 20	; 0x2c000
   10e80:	ldr	pc, [ip, #480]!	; 0x1e0

00010e84 <__ctype_get_mb_cur_max@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #44, 20	; 0x2c000
   10e8c:	ldr	pc, [ip, #472]!	; 0x1d8

00010e90 <__fpending@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #44, 20	; 0x2c000
   10e98:	ldr	pc, [ip, #464]!	; 0x1d0

00010e9c <mbrtowc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #44, 20	; 0x2c000
   10ea4:	ldr	pc, [ip, #456]!	; 0x1c8

00010ea8 <error@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #44, 20	; 0x2c000
   10eb0:	ldr	pc, [ip, #448]!	; 0x1c0

00010eb4 <malloc@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #44, 20	; 0x2c000
   10ebc:	ldr	pc, [ip, #440]!	; 0x1b8

00010ec0 <__libc_start_main@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #44, 20	; 0x2c000
   10ec8:	ldr	pc, [ip, #432]!	; 0x1b0

00010ecc <__freading@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #44, 20	; 0x2c000
   10ed4:	ldr	pc, [ip, #424]!	; 0x1a8

00010ed8 <__ctype_tolower_loc@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #44, 20	; 0x2c000
   10ee0:	ldr	pc, [ip, #416]!	; 0x1a0

00010ee4 <__gmon_start__@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #44, 20	; 0x2c000
   10eec:	ldr	pc, [ip, #408]!	; 0x198

00010ef0 <getopt_long@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #44, 20	; 0x2c000
   10ef8:	ldr	pc, [ip, #400]!	; 0x190

00010efc <__ctype_b_loc@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #44, 20	; 0x2c000
   10f04:	ldr	pc, [ip, #392]!	; 0x188

00010f08 <exit@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #44, 20	; 0x2c000
   10f10:	ldr	pc, [ip, #384]!	; 0x180

00010f14 <strlen@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #44, 20	; 0x2c000
   10f1c:	ldr	pc, [ip, #376]!	; 0x178

00010f20 <strchr@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #44, 20	; 0x2c000
   10f28:	ldr	pc, [ip, #368]!	; 0x170

00010f2c <__errno_location@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #44, 20	; 0x2c000
   10f34:	ldr	pc, [ip, #360]!	; 0x168

00010f38 <__cxa_atexit@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #44, 20	; 0x2c000
   10f40:	ldr	pc, [ip, #352]!	; 0x160

00010f44 <setvbuf@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #44, 20	; 0x2c000
   10f4c:	ldr	pc, [ip, #344]!	; 0x158

00010f50 <memset@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #44, 20	; 0x2c000
   10f58:	ldr	pc, [ip, #336]!	; 0x150

00010f5c <__printf_chk@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #44, 20	; 0x2c000
   10f64:	ldr	pc, [ip, #328]!	; 0x148

00010f68 <fileno@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #44, 20	; 0x2c000
   10f70:	ldr	pc, [ip, #320]!	; 0x140

00010f74 <__fprintf_chk@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #44, 20	; 0x2c000
   10f7c:	ldr	pc, [ip, #312]!	; 0x138

00010f80 <fclose@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #44, 20	; 0x2c000
   10f88:	ldr	pc, [ip, #304]!	; 0x130

00010f8c <fseeko64@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #44, 20	; 0x2c000
   10f94:	ldr	pc, [ip, #296]!	; 0x128

00010f98 <fcntl64@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #44, 20	; 0x2c000
   10fa0:	ldr	pc, [ip, #288]!	; 0x120

00010fa4 <__overflow@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #44, 20	; 0x2c000
   10fac:	ldr	pc, [ip, #280]!	; 0x118

00010fb0 <setlocale@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #44, 20	; 0x2c000
   10fb8:	ldr	pc, [ip, #272]!	; 0x110

00010fbc <strrchr@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #44, 20	; 0x2c000
   10fc4:	ldr	pc, [ip, #264]!	; 0x108

00010fc8 <nl_langinfo@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #44, 20	; 0x2c000
   10fd0:	ldr	pc, [ip, #256]!	; 0x100

00010fd4 <clearerr_unlocked@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #44, 20	; 0x2c000
   10fdc:	ldr	pc, [ip, #248]!	; 0xf8

00010fe0 <fopen64@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #44, 20	; 0x2c000
   10fe8:	ldr	pc, [ip, #240]!	; 0xf0

00010fec <bindtextdomain@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #44, 20	; 0x2c000
   10ff4:	ldr	pc, [ip, #232]!	; 0xe8

00010ff8 <fread_unlocked@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #44, 20	; 0x2c000
   11000:	ldr	pc, [ip, #224]!	; 0xe0

00011004 <strncmp@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #44, 20	; 0x2c000
   1100c:	ldr	pc, [ip, #216]!	; 0xd8

00011010 <abort@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #44, 20	; 0x2c000
   11018:	ldr	pc, [ip, #208]!	; 0xd0

0001101c <close@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #44, 20	; 0x2c000
   11024:	ldr	pc, [ip, #200]!	; 0xc8

00011028 <dcngettext@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #44, 20	; 0x2c000
   11030:	ldr	pc, [ip, #192]!	; 0xc0

Disassembly of section .text:

00011038 <.text>:
   11038:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1103c:	mov	r6, r0
   11040:	sub	sp, sp, #292	; 0x124
   11044:	ldr	r0, [r1]
   11048:	mov	r5, r1
   1104c:	bl	252e8 <dcngettext@plt+0x142c0>
   11050:	ldr	r1, [pc, #3880]	; 11f80 <dcngettext@plt+0xf58>
   11054:	mov	r0, #6
   11058:	bl	10fb0 <setlocale@plt>
   1105c:	ldr	r1, [pc, #3872]	; 11f84 <dcngettext@plt+0xf5c>
   11060:	ldr	r0, [pc, #3872]	; 11f88 <dcngettext@plt+0xf60>
   11064:	bl	10fec <bindtextdomain@plt>
   11068:	ldr	r0, [pc, #3864]	; 11f88 <dcngettext@plt+0xf60>
   1106c:	bl	10e48 <textdomain@plt>
   11070:	ldr	r0, [pc, #3860]	; 11f8c <dcngettext@plt+0xf64>
   11074:	bl	2af10 <dcngettext@plt+0x19ee8>
   11078:	ldr	r2, [pc, #3856]	; 11f90 <dcngettext@plt+0xf68>
   1107c:	mov	r3, #0
   11080:	ldr	r8, [pc, #3852]	; 11f94 <dcngettext@plt+0xf6c>
   11084:	ldr	r7, [pc, #3852]	; 11f98 <dcngettext@plt+0xf70>
   11088:	ldr	r9, [pc, #3852]	; 11f9c <dcngettext@plt+0xf74>
   1108c:	ldr	fp, [pc, #3852]	; 11fa0 <dcngettext@plt+0xf78>
   11090:	ldr	r0, [r2]
   11094:	mov	r1, r3
   11098:	mov	r2, #1
   1109c:	mov	sl, #1
   110a0:	mov	r4, r3
   110a4:	str	r3, [sp, #28]
   110a8:	bl	10f44 <setvbuf@plt>
   110ac:	mvn	r3, #0
   110b0:	str	r4, [sp, #20]
   110b4:	str	r3, [sp, #24]
   110b8:	mov	r4, #0
   110bc:	str	r4, [sp]
   110c0:	mov	r3, r8
   110c4:	mov	r2, r7
   110c8:	mov	r1, r5
   110cc:	mov	r0, r6
   110d0:	bl	10ef0 <getopt_long@plt>
   110d4:	cmn	r0, #1
   110d8:	beq	1122c <dcngettext@plt+0x204>
   110dc:	cmp	r0, #119	; 0x77
   110e0:	beq	1121c <dcngettext@plt+0x1f4>
   110e4:	ble	1111c <dcngettext@plt+0xf4>
   110e8:	cmp	r0, fp
   110ec:	beq	1120c <dcngettext@plt+0x1e4>
   110f0:	ble	11158 <dcngettext@plt+0x130>
   110f4:	ldr	r3, [pc, #3752]	; 11fa4 <dcngettext@plt+0xf7c>
   110f8:	cmp	r0, r3
   110fc:	beq	11204 <dcngettext@plt+0x1dc>
   11100:	blt	111b4 <dcngettext@plt+0x18c>
   11104:	cmp	r0, #260	; 0x104
   11108:	bne	111fc <dcngettext@plt+0x1d4>
   1110c:	mov	r3, #1
   11110:	str	sl, [sp, #28]
   11114:	str	r3, [sp, #24]
   11118:	b	110b8 <dcngettext@plt+0x90>
   1111c:	cmp	r0, #98	; 0x62
   11120:	beq	111d0 <dcngettext@plt+0x1a8>
   11124:	bgt	11140 <dcngettext@plt+0x118>
   11128:	cmn	r0, #3
   1112c:	beq	11178 <dcngettext@plt+0x150>
   11130:	cmn	r0, #2
   11134:	bne	111fc <dcngettext@plt+0x1d4>
   11138:	mov	r0, r4
   1113c:	bl	126d4 <dcngettext@plt+0x16ac>
   11140:	cmp	r0, #99	; 0x63
   11144:	beq	11170 <dcngettext@plt+0x148>
   11148:	cmp	r0, #116	; 0x74
   1114c:	bne	111fc <dcngettext@plt+0x1d4>
   11150:	str	r4, [sp, #24]
   11154:	b	110b8 <dcngettext@plt+0x90>
   11158:	cmp	r0, #122	; 0x7a
   1115c:	beq	111c4 <dcngettext@plt+0x19c>
   11160:	cmp	r0, #256	; 0x100
   11164:	bne	111fc <dcngettext@plt+0x1d4>
   11168:	strb	sl, [r9, #1]
   1116c:	b	110b8 <dcngettext@plt+0x90>
   11170:	str	sl, [sp, #20]
   11174:	b	110b8 <dcngettext@plt+0x90>
   11178:	ldr	ip, [pc, #3624]	; 11fa8 <dcngettext@plt+0xf80>
   1117c:	ldr	r1, [pc, #3624]	; 11fac <dcngettext@plt+0xf84>
   11180:	ldr	r3, [pc, #3624]	; 11fb0 <dcngettext@plt+0xf88>
   11184:	ldr	r0, [pc, #3588]	; 11f90 <dcngettext@plt+0xf68>
   11188:	ldr	r2, [pc, #3620]	; 11fb4 <dcngettext@plt+0xf8c>
   1118c:	str	r4, [sp, #12]
   11190:	ldr	r0, [r0]
   11194:	ldr	r3, [r3]
   11198:	stmib	sp, {r1, ip}
   1119c:	str	r2, [sp]
   111a0:	ldr	r1, [pc, #3600]	; 11fb8 <dcngettext@plt+0xf90>
   111a4:	ldr	r2, [pc, #3600]	; 11fbc <dcngettext@plt+0xf94>
   111a8:	bl	29b94 <dcngettext@plt+0x18b6c>
   111ac:	mov	r0, r4
   111b0:	bl	10f08 <exit@plt>
   111b4:	strb	r4, [r9, #2]
   111b8:	strb	r4, [r9, #3]
   111bc:	strb	sl, [r9, #4]
   111c0:	b	110b8 <dcngettext@plt+0x90>
   111c4:	ldr	r3, [pc, #3572]	; 11fc0 <dcngettext@plt+0xf98>
   111c8:	strb	r4, [r3]
   111cc:	b	110b8 <dcngettext@plt+0x90>
   111d0:	mov	r3, #1
   111d4:	str	r3, [sp, #24]
   111d8:	b	110b8 <dcngettext@plt+0x90>
   111dc:	ldr	r1, [pc, #3552]	; 11fc4 <dcngettext@plt+0xf9c>
   111e0:	mov	r2, #5
   111e4:	mov	r0, r4
   111e8:	bl	10e30 <dcgettext@plt>
   111ec:	mov	r1, r4
   111f0:	mov	r2, r0
   111f4:	mov	r0, r4
   111f8:	bl	10ea8 <error@plt>
   111fc:	mov	r0, #1
   11200:	bl	126d4 <dcngettext@plt+0x16ac>
   11204:	strb	sl, [r9, #5]
   11208:	b	110b8 <dcngettext@plt+0x90>
   1120c:	strb	sl, [r9, #2]
   11210:	strb	r4, [r9, #3]
   11214:	strb	r4, [r9, #4]
   11218:	b	110b8 <dcngettext@plt+0x90>
   1121c:	strb	r4, [r9, #2]
   11220:	strb	sl, [r9, #3]
   11224:	strb	r4, [r9, #4]
   11228:	b	110b8 <dcngettext@plt+0x90>
   1122c:	ldr	sl, [pc, #3432]	; 11f9c <dcngettext@plt+0xf74>
   11230:	ldr	r3, [sp, #24]
   11234:	ldr	r7, [sp, #28]
   11238:	cmp	r3, r4
   1123c:	movne	r7, #0
   11240:	andeq	r7, r7, #1
   11244:	mov	r3, #130	; 0x82
   11248:	str	r3, [sl, #8]
   1124c:	cmp	r7, r4
   11250:	mov	r3, #128	; 0x80
   11254:	str	r3, [sl, #12]
   11258:	bne	111dc <dcngettext@plt+0x1b4>
   1125c:	ldr	r3, [pc, #3420]	; 11fc0 <dcngettext@plt+0xf98>
   11260:	ldrb	r4, [r3]
   11264:	ldr	r3, [sp, #20]
   11268:	cmp	r4, #10
   1126c:	moveq	r3, #0
   11270:	andne	r3, r3, #1
   11274:	cmp	r3, #0
   11278:	mov	r4, r3
   1127c:	movne	r2, #5
   11280:	ldrne	r1, [pc, #3392]	; 11fc8 <dcngettext@plt+0xfa0>
   11284:	bne	122dc <dcngettext@plt+0x12b4>
   11288:	ldr	r2, [sp, #28]
   1128c:	ldr	r3, [sp, #20]
   11290:	ands	r7, r3, r2
   11294:	movne	r2, #5
   11298:	ldrne	r1, [pc, #3372]	; 11fcc <dcngettext@plt+0xfa4>
   1129c:	bne	111e4 <dcngettext@plt+0x1bc>
   112a0:	ldr	r2, [sp, #24]
   112a4:	ldr	r3, [sp, #20]
   112a8:	cmp	r2, #0
   112ac:	movlt	r3, #0
   112b0:	andge	r3, r3, #1
   112b4:	cmp	r3, #0
   112b8:	movne	r2, #5
   112bc:	ldrne	r1, [pc, #3340]	; 11fd0 <dcngettext@plt+0xfa8>
   112c0:	bne	122dc <dcngettext@plt+0x12b4>
   112c4:	ldrb	r3, [sl, #1]
   112c8:	ldr	r2, [sp, #20]
   112cc:	eor	r3, r3, #1
   112d0:	orrs	r4, r2, r3
   112d4:	moveq	r2, #5
   112d8:	ldreq	r1, [pc, #3316]	; 11fd4 <dcngettext@plt+0xfac>
   112dc:	beq	111e4 <dcngettext@plt+0x1bc>
   112e0:	ldrb	r3, [sl, #2]
   112e4:	ldr	r2, [sp, #20]
   112e8:	eor	r3, r3, #1
   112ec:	orrs	r4, r2, r3
   112f0:	moveq	r2, #5
   112f4:	ldreq	r1, [pc, #3292]	; 11fd8 <dcngettext@plt+0xfb0>
   112f8:	beq	111e4 <dcngettext@plt+0x1bc>
   112fc:	ldrb	r3, [sl, #3]
   11300:	ldr	r2, [sp, #20]
   11304:	eor	r3, r3, #1
   11308:	orrs	r4, r2, r3
   1130c:	moveq	r2, #5
   11310:	ldreq	r1, [pc, #3268]	; 11fdc <dcngettext@plt+0xfb4>
   11314:	beq	111e4 <dcngettext@plt+0x1bc>
   11318:	ldrb	r3, [sl, #4]
   1131c:	ldr	r2, [sp, #20]
   11320:	eor	r3, r3, #1
   11324:	orrs	r3, r2, r3
   11328:	str	r3, [sp, #56]	; 0x38
   1132c:	moveq	r2, #5
   11330:	ldreq	r1, [pc, #3240]	; 11fe0 <dcngettext@plt+0xfb8>
   11334:	moveq	r4, r3
   11338:	beq	111e4 <dcngettext@plt+0x1bc>
   1133c:	ldrb	r2, [sl, #5]
   11340:	ldr	r3, [sp, #20]
   11344:	eor	r3, r3, #1
   11348:	ands	r3, r2, r3
   1134c:	str	r3, [sp, #44]	; 0x2c
   11350:	bne	122d4 <dcngettext@plt+0x12ac>
   11354:	ldr	r3, [pc, #3208]	; 11fe4 <dcngettext@plt+0xfbc>
   11358:	ldr	r2, [sp, #24]
   1135c:	ldr	r3, [r3]
   11360:	cmn	r2, #1
   11364:	mov	r1, r2
   11368:	add	r2, r5, r6, lsl #2
   1136c:	moveq	r1, #0
   11370:	cmp	r6, r3
   11374:	str	r2, [sp, #72]	; 0x48
   11378:	addeq	r2, r2, #4
   1137c:	streq	r2, [sp, #72]	; 0x48
   11380:	ldreq	r2, [pc, #3168]	; 11fe8 <dcngettext@plt+0xfc0>
   11384:	str	r1, [sp, #24]
   11388:	streq	r2, [r5, r3, lsl #2]
   1138c:	ldr	r2, [sp, #24]
   11390:	add	r3, r5, r3, lsl #2
   11394:	cmp	r2, #0
   11398:	movne	r2, #42	; 0x2a
   1139c:	moveq	r2, #32
   113a0:	str	r3, [sp, #24]
   113a4:	uxtb	r3, r2
   113a8:	str	r3, [sp, #120]	; 0x78
   113ac:	add	r3, sp, #216	; 0xd8
   113b0:	str	r2, [sp, #124]	; 0x7c
   113b4:	str	r3, [sp, #100]	; 0x64
   113b8:	ldr	r3, [sp, #72]	; 0x48
   113bc:	ldr	r2, [sp, #24]
   113c0:	cmp	r3, r2
   113c4:	bls	11e58 <dcngettext@plt+0xe30>
   113c8:	ldr	r3, [sp, #20]
   113cc:	cmp	r3, #0
   113d0:	ldr	r3, [sp, #24]
   113d4:	ldr	r5, [r3], #4
   113d8:	str	r3, [sp, #24]
   113dc:	beq	11784 <dcngettext@plt+0x75c>
   113e0:	ldr	r1, [pc, #3072]	; 11fe8 <dcngettext@plt+0xfc0>
   113e4:	mov	r0, r5
   113e8:	bl	10db8 <strcmp@plt>
   113ec:	subs	r3, r0, #0
   113f0:	str	r3, [sp, #60]	; 0x3c
   113f4:	bne	119b8 <dcngettext@plt+0x990>
   113f8:	mov	r3, #1
   113fc:	mov	r2, #5
   11400:	ldr	r1, [pc, #3044]	; 11fec <dcngettext@plt+0xfc4>
   11404:	strb	r3, [sl]
   11408:	bl	10e30 <dcgettext@plt>
   1140c:	ldr	r3, [pc, #3036]	; 11ff0 <dcngettext@plt+0xfc8>
   11410:	ldr	r9, [r3]
   11414:	str	r0, [sp, #76]	; 0x4c
   11418:	add	r8, sp, #288	; 0x120
   1141c:	mov	r3, #0
   11420:	str	r3, [r8, #-148]!	; 0xffffff6c
   11424:	str	r3, [sp, #136]	; 0x88
   11428:	ldr	r3, [sp, #44]	; 0x2c
   1142c:	mov	r0, #0
   11430:	mov	r1, #0
   11434:	str	r3, [sp, #104]	; 0x68
   11438:	str	r3, [sp, #96]	; 0x60
   1143c:	mov	r2, #1
   11440:	mov	r3, #0
   11444:	strd	r0, [sp, #88]	; 0x58
   11448:	strd	r0, [sp, #80]	; 0x50
   1144c:	strd	r0, [sp, #32]
   11450:	ldr	fp, [pc, #2972]	; 11ff4 <dcngettext@plt+0xfcc>
   11454:	mov	r6, r2
   11458:	mov	r7, r3
   1145c:	b	1147c <dcngettext@plt+0x454>
   11460:	ldr	r3, [r9]
   11464:	ands	r3, r3, #48	; 0x30
   11468:	bne	117a4 <dcngettext@plt+0x77c>
   1146c:	adds	r6, r6, #1
   11470:	adc	r7, r7, #0
   11474:	orrs	r2, r6, r7
   11478:	beq	11f44 <dcngettext@plt+0xf1c>
   1147c:	mov	r3, r9
   11480:	mov	r2, #10
   11484:	mov	r1, r8
   11488:	add	r0, sp, #136	; 0x88
   1148c:	bl	10dac <__getdelim@plt>
   11490:	subs	r4, r0, #0
   11494:	ble	117a4 <dcngettext@plt+0x77c>
   11498:	ldr	r2, [sp, #136]	; 0x88
   1149c:	ldrb	r3, [r2]
   114a0:	cmp	r3, #35	; 0x23
   114a4:	beq	11460 <dcngettext@plt+0x438>
   114a8:	add	r3, r2, r4
   114ac:	ldrb	r0, [r3, #-1]
   114b0:	cmp	r0, #10
   114b4:	subeq	r4, r4, #1
   114b8:	cmp	r4, #0
   114bc:	movle	r3, r4
   114c0:	subgt	r3, r4, #1
   114c4:	ldrb	r0, [r2, r3]
   114c8:	cmp	r0, #13
   114cc:	subeq	r4, r4, #1
   114d0:	cmp	r4, #0
   114d4:	beq	11460 <dcngettext@plt+0x438>
   114d8:	mov	r3, #0
   114dc:	strb	r3, [r2, r4]
   114e0:	ldr	r5, [sp, #136]	; 0x88
   114e4:	ldrb	r2, [r5]
   114e8:	cmp	r2, #32
   114ec:	cmpne	r2, #9
   114f0:	moveq	r1, #1
   114f4:	movne	r1, #0
   114f8:	bne	11e50 <dcngettext@plt+0xe28>
   114fc:	mov	r1, r5
   11500:	ldrb	r2, [r1, #1]!
   11504:	add	r3, r3, #1
   11508:	cmp	r2, #9
   1150c:	cmpne	r2, #32
   11510:	beq	11500 <dcngettext@plt+0x4d8>
   11514:	cmp	r2, #92	; 0x5c
   11518:	addeq	r3, r3, #1
   1151c:	ldreq	r2, [sp, #20]
   11520:	ldrne	r2, [sp, #44]	; 0x2c
   11524:	add	r0, r5, r3
   11528:	str	r2, [sp, #64]	; 0x40
   1152c:	ldr	r1, [pc, #2828]	; 12040 <dcngettext@plt+0x1018>
   11530:	mov	r2, #6
   11534:	str	r3, [sp, #40]	; 0x28
   11538:	str	r0, [sp, #48]	; 0x30
   1153c:	bl	11004 <strncmp@plt>
   11540:	ldr	r3, [sp, #40]	; 0x28
   11544:	cmp	r0, #0
   11548:	bne	116f4 <dcngettext@plt+0x6cc>
   1154c:	add	r2, r3, #6
   11550:	ldrb	r1, [r5, r2]
   11554:	cmp	r1, #32
   11558:	addeq	r2, r3, #7
   1155c:	ldrb	r3, [r5, r2]
   11560:	cmp	r3, #40	; 0x28
   11564:	bne	11690 <dcngettext@plt+0x668>
   11568:	add	r2, r2, #1
   1156c:	subs	r4, r4, r2
   11570:	beq	11690 <dcngettext@plt+0x668>
   11574:	add	r3, r5, r2
   11578:	mov	ip, r3
   1157c:	sub	r4, r4, #1
   11580:	str	r3, [sp, #40]	; 0x28
   11584:	mov	lr, ip
   11588:	add	r3, r3, r4
   1158c:	b	115a4 <dcngettext@plt+0x57c>
   11590:	mov	r0, r3
   11594:	sub	r3, r3, #1
   11598:	ldrb	r4, [r0]
   1159c:	cmp	r4, #41	; 0x29
   115a0:	beq	115c4 <dcngettext@plt+0x59c>
   115a4:	cmp	ip, r3
   115a8:	sub	r1, r3, ip
   115ac:	bne	11590 <dcngettext@plt+0x568>
   115b0:	ldrb	r3, [r5, r2]
   115b4:	cmp	r3, #41	; 0x29
   115b8:	bne	11690 <dcngettext@plt+0x668>
   115bc:	ldr	r0, [sp, #40]	; 0x28
   115c0:	mov	r1, #0
   115c4:	ldr	r3, [sp, #64]	; 0x40
   115c8:	cmp	r3, #0
   115cc:	bne	121bc <dcngettext@plt+0x1194>
   115d0:	mov	r3, #0
   115d4:	add	r1, r1, #1
   115d8:	strb	r3, [r0]
   115dc:	ldr	r2, [sp, #40]	; 0x28
   115e0:	b	115e8 <dcngettext@plt+0x5c0>
   115e4:	add	r1, r1, #1
   115e8:	ldrb	r3, [r2, r1]
   115ec:	cmp	r3, #9
   115f0:	cmpne	r3, #32
   115f4:	beq	115e4 <dcngettext@plt+0x5bc>
   115f8:	cmp	r3, #61	; 0x3d
   115fc:	bne	11690 <dcngettext@plt+0x668>
   11600:	ldr	r3, [sp, #40]	; 0x28
   11604:	add	r1, r1, #1
   11608:	add	r5, r3, r1
   1160c:	b	11614 <dcngettext@plt+0x5ec>
   11610:	mov	r5, r3
   11614:	mov	r3, r5
   11618:	ldrb	r2, [r3], #1
   1161c:	cmp	r2, #9
   11620:	cmpne	r2, #32
   11624:	beq	11610 <dcngettext@plt+0x5e8>
   11628:	ldr	r4, [sl, #12]
   1162c:	str	r5, [sp, #64]	; 0x40
   11630:	add	r3, r5, r4
   11634:	str	r3, [sp, #108]	; 0x6c
   11638:	strd	r6, [sp, #48]	; 0x30
   1163c:	mov	r4, r3
   11640:	b	11664 <dcngettext@plt+0x63c>
   11644:	bl	10efc <__ctype_b_loc@plt>
   11648:	ldrb	r3, [r7]
   1164c:	add	r5, r5, #1
   11650:	lsl	r3, r3, #1
   11654:	ldr	r2, [r0]
   11658:	ldrh	r3, [r2, r3]
   1165c:	tst	r3, #4096	; 0x1000
   11660:	beq	1168c <dcngettext@plt+0x664>
   11664:	cmp	r4, r5
   11668:	mov	r7, r5
   1166c:	bne	11644 <dcngettext@plt+0x61c>
   11670:	ldr	r3, [sp, #108]	; 0x6c
   11674:	ldrd	r6, [sp, #48]	; 0x30
   11678:	ldr	r5, [sp, #64]	; 0x40
   1167c:	ldrb	r2, [r3]
   11680:	clz	r2, r2
   11684:	lsr	r2, r2, #5
   11688:	b	11c5c <dcngettext@plt+0xc34>
   1168c:	ldrd	r6, [sp, #48]	; 0x30
   11690:	ldrd	r0, [sp, #32]
   11694:	ldrb	r3, [sl, #3]
   11698:	adds	r0, r0, #1
   1169c:	adc	r1, r1, #0
   116a0:	cmp	r3, #0
   116a4:	strd	r0, [sp, #32]
   116a8:	beq	11460 <dcngettext@plt+0x438>
   116ac:	mov	r2, #5
   116b0:	ldr	r1, [pc, #2368]	; 11ff8 <dcngettext@plt+0xfd0>
   116b4:	mov	r0, #0
   116b8:	bl	10e30 <dcgettext@plt>
   116bc:	ldr	r2, [sp, #76]	; 0x4c
   116c0:	mov	r1, #3
   116c4:	mov	r4, r0
   116c8:	mov	r0, #0
   116cc:	bl	282c0 <dcngettext@plt+0x17298>
   116d0:	ldr	r3, [pc, #2408]	; 12040 <dcngettext@plt+0x1018>
   116d4:	mov	r1, #0
   116d8:	str	r3, [sp, #8]
   116dc:	mov	r2, r4
   116e0:	strd	r6, [sp]
   116e4:	mov	r3, r0
   116e8:	mov	r0, r1
   116ec:	bl	10ea8 <error@plt>
   116f0:	b	11460 <dcngettext@plt+0x438>
   116f4:	ldrb	r0, [r5, r3]
   116f8:	ldr	r2, [sl, #8]
   116fc:	sub	r1, r4, r3
   11700:	cmp	r0, #92	; 0x5c
   11704:	addeq	r2, r2, #1
   11708:	cmp	r1, r2
   1170c:	bcc	11690 <dcngettext@plt+0x668>
   11710:	ldr	r2, [sl, #12]
   11714:	add	r3, r3, r2
   11718:	ldrb	r1, [r5, r3]
   1171c:	cmp	r1, #32
   11720:	cmpne	r1, #9
   11724:	movne	r1, #1
   11728:	moveq	r1, #0
   1172c:	bne	11690 <dcngettext@plt+0x668>
   11730:	cmp	r2, #0
   11734:	str	r2, [sp, #40]	; 0x28
   11738:	strb	r1, [r5, r3]
   1173c:	beq	11b60 <dcngettext@plt+0xb38>
   11740:	str	r3, [sp, #108]	; 0x6c
   11744:	bl	10efc <__ctype_b_loc@plt>
   11748:	ldr	r1, [sp, #48]	; 0x30
   1174c:	ldr	r2, [sp, #40]	; 0x28
   11750:	ldr	r3, [sp, #108]	; 0x6c
   11754:	add	ip, r1, r2
   11758:	ldr	r0, [r0]
   1175c:	b	1176c <dcngettext@plt+0x744>
   11760:	cmp	ip, r1
   11764:	mov	r2, r1
   11768:	beq	11b64 <dcngettext@plt+0xb3c>
   1176c:	ldrb	r2, [r1], #1
   11770:	lsl	r2, r2, #1
   11774:	ldrh	r2, [r0, r2]
   11778:	tst	r2, #4096	; 0x1000
   1177c:	bne	11760 <dcngettext@plt+0x738>
   11780:	b	11690 <dcngettext@plt+0x668>
   11784:	add	r2, sp, #216	; 0xd8
   11788:	add	r1, sp, #144	; 0x90
   1178c:	mov	r0, r5
   11790:	bl	12544 <dcngettext@plt+0x151c>
   11794:	subs	r7, r0, #0
   11798:	bne	11a68 <dcngettext@plt+0xa40>
   1179c:	str	r7, [sp, #56]	; 0x38
   117a0:	b	113b8 <dcngettext@plt+0x390>
   117a4:	ldr	r0, [sp, #136]	; 0x88
   117a8:	bl	251f0 <dcngettext@plt+0x141c8>
   117ac:	ldr	r4, [r9]
   117b0:	ldr	r3, [sp, #60]	; 0x3c
   117b4:	ands	r4, r4, #32
   117b8:	mov	r0, r9
   117bc:	bne	11a04 <dcngettext@plt+0x9dc>
   117c0:	cmp	r3, #0
   117c4:	beq	117f0 <dcngettext@plt+0x7c8>
   117c8:	bl	25058 <dcngettext@plt+0x14030>
   117cc:	cmp	r0, #0
   117d0:	beq	117f4 <dcngettext@plt+0x7cc>
   117d4:	bl	10f2c <__errno_location@plt>
   117d8:	ldr	r5, [r0]
   117dc:	cmp	r5, #0
   117e0:	blt	117f4 <dcngettext@plt+0x7cc>
   117e4:	ldrne	r4, [pc, #2064]	; 11ffc <dcngettext@plt+0xfd4>
   117e8:	bne	11a28 <dcngettext@plt+0xa00>
   117ec:	b	11a10 <dcngettext@plt+0x9e8>
   117f0:	bl	10fd4 <clearerr_unlocked@plt>
   117f4:	ldr	r3, [sp, #96]	; 0x60
   117f8:	cmp	r3, #0
   117fc:	beq	11f04 <dcngettext@plt+0xedc>
   11800:	ldrb	r3, [sl, #2]
   11804:	cmp	r3, #0
   11808:	bne	11974 <dcngettext@plt+0x94c>
   1180c:	ldrd	r0, [sp, #32]
   11810:	mov	r2, r0
   11814:	mov	r3, r1
   11818:	orrs	r3, r2, r3
   1181c:	beq	1187c <dcngettext@plt+0x854>
   11820:	mov	r3, #0
   11824:	cmp	r1, r3
   11828:	mvn	r2, #0
   1182c:	cmpeq	r0, r2
   11830:	ldrls	r3, [sp, #32]
   11834:	bls	1184c <dcngettext@plt+0x824>
   11838:	ldr	r2, [pc, #1984]	; 12000 <dcngettext@plt+0xfd8>
   1183c:	mov	r3, #0
   11840:	bl	2ad38 <dcngettext@plt+0x19d10>
   11844:	add	r3, r2, #999424	; 0xf4000
   11848:	add	r3, r3, #576	; 0x240
   1184c:	mov	r2, #5
   11850:	str	r2, [sp]
   11854:	ldr	r1, [pc, #1960]	; 12004 <dcngettext@plt+0xfdc>
   11858:	ldr	r2, [pc, #1960]	; 12008 <dcngettext@plt+0xfe0>
   1185c:	mov	r0, #0
   11860:	bl	11028 <dcngettext@plt>
   11864:	ldrd	r2, [sp, #32]
   11868:	mov	r1, #0
   1186c:	strd	r2, [sp]
   11870:	mov	r2, r0
   11874:	mov	r0, r1
   11878:	bl	10ea8 <error@plt>
   1187c:	ldrd	r0, [sp, #80]	; 0x50
   11880:	mov	r2, r0
   11884:	mov	r3, r1
   11888:	orrs	r3, r2, r3
   1188c:	beq	118ec <dcngettext@plt+0x8c4>
   11890:	mov	r3, #0
   11894:	cmp	r1, r3
   11898:	mvn	r2, #0
   1189c:	cmpeq	r0, r2
   118a0:	ldrls	r3, [sp, #80]	; 0x50
   118a4:	bls	118bc <dcngettext@plt+0x894>
   118a8:	ldr	r2, [pc, #1872]	; 12000 <dcngettext@plt+0xfd8>
   118ac:	mov	r3, #0
   118b0:	bl	2ad38 <dcngettext@plt+0x19d10>
   118b4:	add	r3, r2, #999424	; 0xf4000
   118b8:	add	r3, r3, #576	; 0x240
   118bc:	mov	r2, #5
   118c0:	str	r2, [sp]
   118c4:	ldr	r1, [pc, #1856]	; 1200c <dcngettext@plt+0xfe4>
   118c8:	ldr	r2, [pc, #1856]	; 12010 <dcngettext@plt+0xfe8>
   118cc:	mov	r0, #0
   118d0:	bl	11028 <dcngettext@plt>
   118d4:	ldrd	r2, [sp, #80]	; 0x50
   118d8:	mov	r1, #0
   118dc:	strd	r2, [sp]
   118e0:	mov	r2, r0
   118e4:	mov	r0, r1
   118e8:	bl	10ea8 <error@plt>
   118ec:	ldrd	r0, [sp, #88]	; 0x58
   118f0:	mov	r2, r0
   118f4:	mov	r3, r1
   118f8:	orrs	r3, r2, r3
   118fc:	beq	1195c <dcngettext@plt+0x934>
   11900:	mov	r3, #0
   11904:	cmp	r1, r3
   11908:	mvn	r2, #0
   1190c:	cmpeq	r0, r2
   11910:	ldrls	r3, [sp, #88]	; 0x58
   11914:	bls	1192c <dcngettext@plt+0x904>
   11918:	ldr	r2, [pc, #1760]	; 12000 <dcngettext@plt+0xfd8>
   1191c:	mov	r3, #0
   11920:	bl	2ad38 <dcngettext@plt+0x19d10>
   11924:	add	r3, r2, #999424	; 0xf4000
   11928:	add	r3, r3, #576	; 0x240
   1192c:	mov	r2, #5
   11930:	str	r2, [sp]
   11934:	ldr	r1, [pc, #1752]	; 12014 <dcngettext@plt+0xfec>
   11938:	ldr	r2, [pc, #1752]	; 12018 <dcngettext@plt+0xff0>
   1193c:	mov	r0, #0
   11940:	bl	11028 <dcngettext@plt>
   11944:	ldrd	r2, [sp, #88]	; 0x58
   11948:	mov	r1, #0
   1194c:	strd	r2, [sp]
   11950:	mov	r2, r0
   11954:	mov	r0, r1
   11958:	bl	10ea8 <error@plt>
   1195c:	ldrb	r5, [sl, #1]
   11960:	ldr	r3, [sp, #104]	; 0x68
   11964:	eor	r5, r5, #1
   11968:	orr	r5, r3, r5
   1196c:	ands	r5, r5, #255	; 0xff
   11970:	beq	1224c <dcngettext@plt+0x1224>
   11974:	ldr	r3, [sp, #104]	; 0x68
   11978:	cmp	r3, #0
   1197c:	beq	119b0 <dcngettext@plt+0x988>
   11980:	ldrd	r2, [sp, #80]	; 0x50
   11984:	ldrd	r0, [sp, #88]	; 0x58
   11988:	orr	r2, r2, r0
   1198c:	orr	r3, r3, r1
   11990:	orrs	r3, r2, r3
   11994:	bne	119b0 <dcngettext@plt+0x988>
   11998:	ldrd	r2, [sp, #32]
   1199c:	ldrb	r4, [sl, #5]
   119a0:	mov	r1, r2
   119a4:	orrs	r3, r1, r3
   119a8:	eor	r4, r4, #1
   119ac:	orreq	r4, r4, #1
   119b0:	and	r4, r4, #1
   119b4:	b	11a50 <dcngettext@plt+0xa28>
   119b8:	ldr	r1, [pc, #1628]	; 1201c <dcngettext@plt+0xff4>
   119bc:	mov	r0, r5
   119c0:	bl	25158 <dcngettext@plt+0x14130>
   119c4:	subs	r9, r0, #0
   119c8:	strne	r5, [sp, #76]	; 0x4c
   119cc:	bne	11418 <dcngettext@plt+0x3f0>
   119d0:	bl	10f2c <__errno_location@plt>
   119d4:	mov	r2, r5
   119d8:	mov	r1, #3
   119dc:	ldr	r4, [r0]
   119e0:	mov	r0, r9
   119e4:	bl	282c0 <dcngettext@plt+0x17298>
   119e8:	mov	r1, r4
   119ec:	ldr	r2, [pc, #1544]	; 11ffc <dcngettext@plt+0xfd4>
   119f0:	mov	r3, r0
   119f4:	mov	r0, r9
   119f8:	bl	10ea8 <error@plt>
   119fc:	ldr	r4, [sp, #44]	; 0x2c
   11a00:	b	11a50 <dcngettext@plt+0xa28>
   11a04:	cmp	r3, #0
   11a08:	beq	11a60 <dcngettext@plt+0xa38>
   11a0c:	bl	25058 <dcngettext@plt+0x14030>
   11a10:	mov	r2, #5
   11a14:	ldr	r1, [pc, #1540]	; 12020 <dcngettext@plt+0xff8>
   11a18:	mov	r0, #0
   11a1c:	bl	10e30 <dcgettext@plt>
   11a20:	mov	r5, #0
   11a24:	mov	r4, r0
   11a28:	ldr	r2, [sp, #76]	; 0x4c
   11a2c:	mov	r1, #3
   11a30:	mov	r0, #0
   11a34:	bl	282c0 <dcngettext@plt+0x17298>
   11a38:	mov	r2, r4
   11a3c:	mov	r1, r5
   11a40:	mov	r3, r0
   11a44:	mov	r0, #0
   11a48:	bl	10ea8 <error@plt>
   11a4c:	ldr	r4, [sp, #44]	; 0x2c
   11a50:	ldr	r3, [sp, #56]	; 0x38
   11a54:	and	r3, r3, r4
   11a58:	str	r3, [sp, #56]	; 0x38
   11a5c:	b	113b8 <dcngettext@plt+0x390>
   11a60:	bl	10fd4 <clearerr_unlocked@plt>
   11a64:	b	11a10 <dcngettext@plt+0x9e8>
   11a68:	ldr	r3, [pc, #1360]	; 11fc0 <dcngettext@plt+0xf98>
   11a6c:	ldrb	r8, [r3]
   11a70:	cmp	r8, #10
   11a74:	beq	1211c <dcngettext@plt+0x10f4>
   11a78:	ldr	r7, [sp, #20]
   11a7c:	ldr	r3, [sp, #28]
   11a80:	cmp	r3, #0
   11a84:	bne	120b8 <dcngettext@plt+0x1090>
   11a88:	ldr	r3, [sl, #12]
   11a8c:	lsrs	r3, r3, #1
   11a90:	beq	11acc <dcngettext@plt+0xaa4>
   11a94:	add	r9, sp, #143	; 0x8f
   11a98:	mov	r4, #0
   11a9c:	mov	r6, #1
   11aa0:	ldrb	r2, [r9, #1]!
   11aa4:	ldr	r1, [pc, #1400]	; 12024 <dcngettext@plt+0xffc>
   11aa8:	mov	r0, r6
   11aac:	bl	10f5c <__printf_chk@plt>
   11ab0:	ldr	r3, [sl, #12]
   11ab4:	add	r4, r4, #1
   11ab8:	cmp	r4, r3, lsr #1
   11abc:	bcc	11aa0 <dcngettext@plt+0xa78>
   11ac0:	ldr	r3, [sp, #28]
   11ac4:	cmp	r3, #0
   11ac8:	bne	11b28 <dcngettext@plt+0xb00>
   11acc:	ldr	r3, [pc, #1212]	; 11f90 <dcngettext@plt+0xf68>
   11ad0:	ldr	r0, [r3]
   11ad4:	ldr	r3, [r0, #20]
   11ad8:	ldr	r2, [r0, #24]
   11adc:	cmp	r3, r2
   11ae0:	addcc	r1, r3, #1
   11ae4:	movcc	r2, #32
   11ae8:	strcc	r1, [r0, #20]
   11aec:	strbcc	r2, [r3]
   11af0:	bcs	1219c <dcngettext@plt+0x1174>
   11af4:	ldr	r3, [pc, #1172]	; 11f90 <dcngettext@plt+0xf68>
   11af8:	ldr	r0, [r3]
   11afc:	ldr	r2, [r0, #24]
   11b00:	ldr	r3, [r0, #20]
   11b04:	cmp	r3, r2
   11b08:	addcc	r2, r3, #1
   11b0c:	strcc	r2, [r0, #20]
   11b10:	ldrbcc	r2, [sp, #120]	; 0x78
   11b14:	strbcc	r2, [r3]
   11b18:	bcs	12190 <dcngettext@plt+0x1168>
   11b1c:	mov	r1, r7
   11b20:	mov	r0, r5
   11b24:	bl	1244c <dcngettext@plt+0x1424>
   11b28:	ldr	r3, [pc, #1120]	; 11f90 <dcngettext@plt+0xf68>
   11b2c:	ldr	r0, [r3]
   11b30:	ldr	r3, [r0, #20]
   11b34:	ldr	r2, [r0, #24]
   11b38:	cmp	r3, r2
   11b3c:	addcc	r2, r3, #1
   11b40:	strcc	r2, [r0, #20]
   11b44:	ldrcc	r7, [sp, #56]	; 0x38
   11b48:	strbcc	r8, [r3]
   11b4c:	bcc	1179c <dcngettext@plt+0x774>
   11b50:	mov	r1, r8
   11b54:	bl	10fa4 <__overflow@plt>
   11b58:	ldr	r7, [sp, #56]	; 0x38
   11b5c:	b	1179c <dcngettext@plt+0x774>
   11b60:	ldr	r2, [sp, #48]	; 0x30
   11b64:	ldrb	r2, [r2]
   11b68:	cmp	r2, #0
   11b6c:	bne	11690 <dcngettext@plt+0x668>
   11b70:	add	r1, r3, #1
   11b74:	sub	r2, r4, r1
   11b78:	cmp	r2, #1
   11b7c:	beq	11b98 <dcngettext@plt+0xb70>
   11b80:	ldrb	r2, [r5, r1]
   11b84:	cmp	r2, #32
   11b88:	cmpne	r2, #42	; 0x2a
   11b8c:	movne	r2, #1
   11b90:	moveq	r2, #0
   11b94:	beq	11eac <dcngettext@plt+0xe84>
   11b98:	ldr	r3, [pc, #1056]	; 11fc0 <dcngettext@plt+0xf98>
   11b9c:	ldr	r3, [r3, #4]
   11ba0:	cmp	r3, #0
   11ba4:	movne	r3, #1
   11ba8:	ldrne	r2, [pc, #1040]	; 11fc0 <dcngettext@plt+0xf98>
   11bac:	strne	r3, [r2, #4]
   11bb0:	beq	11690 <dcngettext@plt+0x668>
   11bb4:	ldr	r3, [sp, #64]	; 0x40
   11bb8:	cmp	r3, #0
   11bbc:	add	r3, r5, r1
   11bc0:	str	r3, [sp, #40]	; 0x28
   11bc4:	ldreq	r5, [sp, #48]	; 0x30
   11bc8:	beq	11c64 <dcngettext@plt+0xc3c>
   11bcc:	sub	r3, r4, r1
   11bd0:	ldr	r2, [sp, #40]	; 0x28
   11bd4:	sub	ip, r3, #1
   11bd8:	strd	r6, [sp, #64]	; 0x40
   11bdc:	mov	r0, r2
   11be0:	mov	r7, r8
   11be4:	mov	r1, #0
   11be8:	mov	r8, r5
   11bec:	mov	lr, #10
   11bf0:	mov	r5, r4
   11bf4:	mov	r4, ip
   11bf8:	mov	ip, r3
   11bfc:	mov	r3, r2
   11c00:	cmp	ip, r1
   11c04:	bls	12294 <dcngettext@plt+0x126c>
   11c08:	ldrb	r2, [r3, r1]
   11c0c:	cmp	r2, #0
   11c10:	beq	12174 <dcngettext@plt+0x114c>
   11c14:	cmp	r2, #92	; 0x5c
   11c18:	bne	12164 <dcngettext@plt+0x113c>
   11c1c:	cmp	r1, r4
   11c20:	beq	11c44 <dcngettext@plt+0xc1c>
   11c24:	add	r1, r1, #1
   11c28:	ldrb	r2, [r3, r1]
   11c2c:	cmp	r2, #110	; 0x6e
   11c30:	beq	121b4 <dcngettext@plt+0x118c>
   11c34:	cmp	r2, #114	; 0x72
   11c38:	beq	121a8 <dcngettext@plt+0x1180>
   11c3c:	cmp	r2, #92	; 0x5c
   11c40:	beq	12164 <dcngettext@plt+0x113c>
   11c44:	mov	r8, r7
   11c48:	ldrd	r6, [sp, #64]	; 0x40
   11c4c:	mov	r2, #0
   11c50:	adds	r2, r2, #0
   11c54:	ldr	r5, [sp, #48]	; 0x30
   11c58:	movne	r2, #1
   11c5c:	cmp	r2, #0
   11c60:	beq	11690 <dcngettext@plt+0x668>
   11c64:	ldr	r3, [sp, #60]	; 0x3c
   11c68:	cmp	r3, #0
   11c6c:	bne	11c84 <dcngettext@plt+0xc5c>
   11c70:	ldr	r1, [pc, #880]	; 11fe8 <dcngettext@plt+0xfc0>
   11c74:	ldr	r0, [sp, #40]	; 0x28
   11c78:	bl	10db8 <strcmp@plt>
   11c7c:	cmp	r0, #0
   11c80:	beq	11690 <dcngettext@plt+0x668>
   11c84:	ldrb	r3, [sl, #2]
   11c88:	cmp	r3, #0
   11c8c:	ldrne	r3, [sp, #44]	; 0x2c
   11c90:	strne	r3, [sp, #48]	; 0x30
   11c94:	bne	11cb0 <dcngettext@plt+0xc88>
   11c98:	mov	r1, #10
   11c9c:	ldr	r0, [sp, #40]	; 0x28
   11ca0:	bl	10f20 <strchr@plt>
   11ca4:	adds	r3, r0, #0
   11ca8:	movne	r3, #1
   11cac:	str	r3, [sp, #48]	; 0x30
   11cb0:	add	r2, sp, #135	; 0x87
   11cb4:	ldr	r1, [sp, #100]	; 0x64
   11cb8:	ldr	r0, [sp, #40]	; 0x28
   11cbc:	bl	12544 <dcngettext@plt+0x151c>
   11cc0:	ldr	r2, [sp, #48]	; 0x30
   11cc4:	and	r3, r2, #1
   11cc8:	str	r3, [sp, #64]	; 0x40
   11ccc:	subs	r3, r0, #0
   11cd0:	str	r3, [sp, #108]	; 0x6c
   11cd4:	bne	11d34 <dcngettext@plt+0xd0c>
   11cd8:	ldrd	r0, [sp, #80]	; 0x50
   11cdc:	ldrb	r3, [sl, #2]
   11ce0:	adds	r0, r0, #1
   11ce4:	adc	r1, r1, #0
   11ce8:	cmp	r3, #0
   11cec:	strd	r0, [sp, #80]	; 0x50
   11cf0:	bne	11d28 <dcngettext@plt+0xd00>
   11cf4:	cmp	r2, #0
   11cf8:	bne	11e78 <dcngettext@plt+0xe50>
   11cfc:	ldr	r1, [sp, #64]	; 0x40
   11d00:	ldr	r0, [sp, #40]	; 0x28
   11d04:	bl	1244c <dcngettext@plt+0x1424>
   11d08:	ldr	r1, [pc, #792]	; 12028 <dcngettext@plt+0x1000>
   11d0c:	mov	r2, #5
   11d10:	mov	r0, #0
   11d14:	bl	10e30 <dcgettext@plt>
   11d18:	ldr	r1, [pc, #780]	; 1202c <dcngettext@plt+0x1004>
   11d1c:	mov	r2, r0
   11d20:	mov	r0, #1
   11d24:	bl	10f5c <__printf_chk@plt>
   11d28:	ldr	r3, [sp, #20]
   11d2c:	str	r3, [sp, #96]	; 0x60
   11d30:	b	11460 <dcngettext@plt+0x438>
   11d34:	ldrb	r3, [sl, #1]
   11d38:	cmp	r3, #0
   11d3c:	beq	11d4c <dcngettext@plt+0xd24>
   11d40:	ldrb	r3, [sp, #135]	; 0x87
   11d44:	cmp	r3, #0
   11d48:	bne	11d28 <dcngettext@plt+0xd00>
   11d4c:	ldr	r3, [sl, #12]
   11d50:	lsrs	r3, r3, #1
   11d54:	str	r3, [sp, #96]	; 0x60
   11d58:	beq	1205c <dcngettext@plt+0x1034>
   11d5c:	bl	10ed8 <__ctype_tolower_loc@plt>
   11d60:	ldr	r1, [sp, #100]	; 0x64
   11d64:	mov	r4, #0
   11d68:	mov	r2, r5
   11d6c:	sub	r1, r1, #1
   11d70:	strd	r6, [sp, #112]	; 0x70
   11d74:	ldr	ip, [sp, #96]	; 0x60
   11d78:	ldr	r0, [r0]
   11d7c:	b	11dac <dcngettext@plt+0xd84>
   11d80:	and	r3, r3, #15
   11d84:	ldrb	lr, [r2, #1]
   11d88:	add	r3, fp, r3
   11d8c:	ldrb	r3, [r3, #264]	; 0x108
   11d90:	ldr	lr, [r0, lr, lsl #2]
   11d94:	cmp	lr, r3
   11d98:	bne	11dc8 <dcngettext@plt+0xda0>
   11d9c:	add	r4, r4, #1
   11da0:	cmp	ip, r4
   11da4:	add	r2, r2, #2
   11da8:	beq	12058 <dcngettext@plt+0x1030>
   11dac:	ldrb	r3, [r1, #1]!
   11db0:	ldrb	r7, [r5, r4, lsl #1]
   11db4:	add	lr, fp, r3, lsr #4
   11db8:	ldr	r7, [r0, r7, lsl #2]
   11dbc:	ldrb	lr, [lr, #264]	; 0x108
   11dc0:	cmp	r7, lr
   11dc4:	beq	11d80 <dcngettext@plt+0xd58>
   11dc8:	ldr	r3, [sp, #96]	; 0x60
   11dcc:	ldrd	r6, [sp, #112]	; 0x70
   11dd0:	cmp	r3, r4
   11dd4:	beq	1205c <dcngettext@plt+0x1034>
   11dd8:	ldrd	r0, [sp, #88]	; 0x58
   11ddc:	ldrb	r3, [sl, #2]
   11de0:	adds	r0, r0, #1
   11de4:	adc	r1, r1, #0
   11de8:	cmp	r3, #0
   11dec:	strd	r0, [sp, #88]	; 0x58
   11df0:	bne	11d28 <dcngettext@plt+0xd00>
   11df4:	ldr	r3, [sp, #48]	; 0x30
   11df8:	cmp	r3, #0
   11dfc:	beq	12180 <dcngettext@plt+0x1158>
   11e00:	ldr	r3, [pc, #392]	; 11f90 <dcngettext@plt+0xf68>
   11e04:	ldr	r0, [r3]
   11e08:	ldr	r3, [r0, #20]
   11e0c:	ldr	r2, [r0, #24]
   11e10:	cmp	r3, r2
   11e14:	addcc	r1, r3, #1
   11e18:	movcc	r2, #92	; 0x5c
   11e1c:	strcc	r1, [r0, #20]
   11e20:	strbcc	r2, [r3]
   11e24:	bcs	12288 <dcngettext@plt+0x1260>
   11e28:	ldr	r1, [sp, #64]	; 0x40
   11e2c:	ldr	r0, [sp, #40]	; 0x28
   11e30:	bl	1244c <dcngettext@plt+0x1424>
   11e34:	ldr	r3, [sp, #96]	; 0x60
   11e38:	cmp	r3, r4
   11e3c:	beq	120a0 <dcngettext@plt+0x1078>
   11e40:	mov	r2, #5
   11e44:	ldr	r1, [pc, #484]	; 12030 <dcngettext@plt+0x1008>
   11e48:	mov	r0, #0
   11e4c:	b	11d14 <dcngettext@plt+0xcec>
   11e50:	mov	r3, r1
   11e54:	b	11514 <dcngettext@plt+0x4ec>
   11e58:	ldrb	r3, [sl]
   11e5c:	cmp	r3, #0
   11e60:	bne	11ec8 <dcngettext@plt+0xea0>
   11e64:	ldr	r3, [sp, #56]	; 0x38
   11e68:	eor	r0, r3, #1
   11e6c:	uxtb	r0, r0
   11e70:	add	sp, sp, #292	; 0x124
   11e74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e78:	ldr	r3, [pc, #272]	; 11f90 <dcngettext@plt+0xf68>
   11e7c:	ldr	r0, [r3]
   11e80:	ldr	r3, [r0, #20]
   11e84:	ldr	r2, [r0, #24]
   11e88:	cmp	r3, r2
   11e8c:	addcc	r1, r3, #1
   11e90:	movcc	r2, #92	; 0x5c
   11e94:	strcc	r1, [r0, #20]
   11e98:	strbcc	r2, [r3]
   11e9c:	bcc	11cfc <dcngettext@plt+0xcd4>
   11ea0:	mov	r1, #92	; 0x5c
   11ea4:	bl	10fa4 <__overflow@plt>
   11ea8:	b	11cfc <dcngettext@plt+0xcd4>
   11eac:	ldr	r0, [pc, #268]	; 11fc0 <dcngettext@plt+0xf98>
   11eb0:	ldr	r0, [r0, #4]
   11eb4:	cmp	r0, #1
   11eb8:	ldrne	r1, [pc, #256]	; 11fc0 <dcngettext@plt+0xf98>
   11ebc:	strne	r2, [r1, #4]
   11ec0:	addne	r1, r3, #2
   11ec4:	b	11bb4 <dcngettext@plt+0xb8c>
   11ec8:	ldr	r3, [pc, #288]	; 11ff0 <dcngettext@plt+0xfc8>
   11ecc:	ldr	r0, [r3]
   11ed0:	bl	25058 <dcngettext@plt+0x14030>
   11ed4:	cmn	r0, #1
   11ed8:	bne	11e64 <dcngettext@plt+0xe3c>
   11edc:	bl	10f2c <__errno_location@plt>
   11ee0:	mov	r2, #5
   11ee4:	ldr	r1, [pc, #256]	; 11fec <dcngettext@plt+0xfc4>
   11ee8:	ldr	r4, [r0]
   11eec:	mov	r0, #0
   11ef0:	bl	10e30 <dcgettext@plt>
   11ef4:	mov	r1, r4
   11ef8:	mov	r2, r0
   11efc:	mov	r0, #1
   11f00:	bl	10ea8 <error@plt>
   11f04:	mov	r0, r3
   11f08:	mov	r2, #5
   11f0c:	ldr	r1, [pc, #288]	; 12034 <dcngettext@plt+0x100c>
   11f10:	mov	r6, r3
   11f14:	bl	10e30 <dcgettext@plt>
   11f18:	ldr	r2, [sp, #76]	; 0x4c
   11f1c:	mov	r1, #3
   11f20:	mov	r5, r0
   11f24:	mov	r0, r6
   11f28:	bl	282c0 <dcngettext@plt+0x17298>
   11f2c:	mov	r2, r5
   11f30:	mov	r1, r6
   11f34:	mov	r3, r0
   11f38:	mov	r0, r6
   11f3c:	bl	10ea8 <error@plt>
   11f40:	b	119b0 <dcngettext@plt+0x988>
   11f44:	mov	r0, r3
   11f48:	mov	r2, #5
   11f4c:	ldr	r1, [pc, #228]	; 12038 <dcngettext@plt+0x1010>
   11f50:	mov	r7, r3
   11f54:	bl	10e30 <dcgettext@plt>
   11f58:	ldr	r2, [sp, #76]	; 0x4c
   11f5c:	mov	r1, #3
   11f60:	mov	r4, r0
   11f64:	mov	r0, r7
   11f68:	bl	282c0 <dcngettext@plt+0x17298>
   11f6c:	mov	r2, r4
   11f70:	mov	r1, r7
   11f74:	mov	r3, r0
   11f78:	mov	r0, #1
   11f7c:	bl	10ea8 <error@plt>
   11f80:	andeq	fp, r2, r4, lsl #4
   11f84:	andeq	fp, r2, ip, lsl r7
   11f88:	andeq	fp, r2, r4, ror r6
   11f8c:	ldrdeq	r2, [r1], -r4
   11f90:	andeq	sp, r3, ip, ror #2
   11f94:	andeq	sl, r2, ip, ror #30
   11f98:	andeq	fp, r2, r4, ror #14
   11f9c:	andeq	sp, r3, r4, ror r1
   11fa0:	andeq	r0, r0, r1, lsl #2
   11fa4:	andeq	r0, r0, r3, lsl #2
   11fa8:	andeq	fp, r2, r4, lsr r7
   11fac:	andeq	fp, r2, r4, asr #14
   11fb0:	andeq	sp, r3, r8, lsl #2
   11fb4:	andeq	fp, r2, r4, asr r7
   11fb8:	andeq	fp, r2, r0, rrx
   11fbc:	andeq	fp, r2, r0, ror r6
   11fc0:	andeq	sp, r3, r0, lsl #2
   11fc4:	andeq	fp, r2, ip, ror #14
   11fc8:	muleq	r2, r0, r7
   11fcc:	andeq	fp, r2, ip, asr #15
   11fd0:	andeq	fp, r2, r8, lsl #16
   11fd4:	andeq	fp, r2, r4, asr r8
   11fd8:	muleq	r2, ip, r8
   11fdc:	ldrdeq	fp, [r2], -ip
   11fe0:	andeq	fp, r2, ip, lsl r9
   11fe4:	andeq	sp, r3, r8, asr r1
   11fe8:	andeq	fp, r2, r8, asr r0
   11fec:	muleq	r2, ip, r9
   11ff0:	andeq	sp, r3, r8, ror #2
   11ff4:	andeq	sl, r2, r4, lsr pc
   11ff8:	andeq	fp, r2, r8, asr #19
   11ffc:	andeq	fp, r2, ip, lsl #25
   12000:	andeq	r4, pc, r0, asr #4
   12004:	muleq	r2, r0, sl
   12008:	andeq	fp, r2, r0, ror #20
   1200c:	andeq	fp, r2, ip, ror #21
   12010:			; <UNDEFINED> instruction: 0x0002babc
   12014:	andeq	fp, r2, r8, asr #22
   12018:	andeq	fp, r2, r8, lsl fp
   1201c:	andeq	fp, r2, ip, asr r0
   12020:	andeq	fp, r2, r0, lsr #20
   12024:	andeq	fp, r2, r0, lsr #23
   12028:	strdeq	fp, [r2], -r8
   1202c:	andeq	fp, r2, ip, lsl #20
   12030:	andeq	fp, r2, r4, lsl sl
   12034:	andeq	fp, r2, r0, lsr sl
   12038:	andeq	fp, r2, ip, lsr #19
   1203c:	andeq	fp, r2, ip, lsl sl
   12040:	andeq	fp, r2, r0, ror #1
   12044:	muleq	r2, r4, fp
   12048:	muleq	r2, r8, fp
   1204c:	andeq	sp, r3, ip, ror #2
   12050:	andeq	fp, r2, r8, ror fp
   12054:	andeq	fp, r2, ip, asr r9
   12058:	ldrd	r6, [sp, #112]	; 0x70
   1205c:	ldrb	r3, [sl, #2]
   12060:	cmp	r3, #0
   12064:	str	r3, [sp, #104]	; 0x68
   12068:	bne	11d28 <dcngettext@plt+0xd00>
   1206c:	ldrb	r3, [sl, #4]
   12070:	ldr	r4, [sp, #96]	; 0x60
   12074:	cmp	r3, #0
   12078:	str	r3, [sp, #104]	; 0x68
   1207c:	bne	11d28 <dcngettext@plt+0xd00>
   12080:	ldr	r3, [sp, #48]	; 0x30
   12084:	cmp	r3, #0
   12088:	bne	122fc <dcngettext@plt+0x12d4>
   1208c:	ldr	r1, [sp, #104]	; 0x68
   12090:	ldr	r0, [sp, #40]	; 0x28
   12094:	bl	1244c <dcngettext@plt+0x1424>
   12098:	ldr	r3, [sp, #108]	; 0x6c
   1209c:	str	r3, [sp, #104]	; 0x68
   120a0:	ldrb	r0, [sl, #4]
   120a4:	cmp	r0, #0
   120a8:	bne	11d28 <dcngettext@plt+0xd00>
   120ac:	mov	r2, #5
   120b0:	ldr	r1, [pc, #-124]	; 1203c <dcngettext@plt+0x1014>
   120b4:	b	11d14 <dcngettext@plt+0xcec>
   120b8:	ldr	r3, [pc, #-116]	; 1204c <dcngettext@plt+0x1024>
   120bc:	mov	r2, #6
   120c0:	mov	r1, #1
   120c4:	ldr	r3, [r3]
   120c8:	ldr	r0, [pc, #-144]	; 12040 <dcngettext@plt+0x1018>
   120cc:	bl	10e0c <fwrite_unlocked@plt>
   120d0:	ldr	r3, [pc, #-140]	; 1204c <dcngettext@plt+0x1024>
   120d4:	mov	r2, #2
   120d8:	mov	r1, #1
   120dc:	ldr	r3, [r3]
   120e0:	ldr	r0, [pc, #-164]	; 12044 <dcngettext@plt+0x101c>
   120e4:	bl	10e0c <fwrite_unlocked@plt>
   120e8:	mov	r1, r7
   120ec:	mov	r0, r5
   120f0:	bl	1244c <dcngettext@plt+0x1424>
   120f4:	ldr	r3, [pc, #-176]	; 1204c <dcngettext@plt+0x1024>
   120f8:	mov	r2, #4
   120fc:	mov	r1, #1
   12100:	ldr	r3, [r3]
   12104:	ldr	r0, [pc, #-196]	; 12048 <dcngettext@plt+0x1020>
   12108:	bl	10e0c <fwrite_unlocked@plt>
   1210c:	ldr	r3, [sl, #12]
   12110:	lsrs	r3, r3, #1
   12114:	bne	11a94 <dcngettext@plt+0xa6c>
   12118:	b	11b28 <dcngettext@plt+0xb00>
   1211c:	mov	r1, #92	; 0x5c
   12120:	mov	r0, r5
   12124:	bl	10f20 <strchr@plt>
   12128:	cmp	r0, #0
   1212c:	beq	12220 <dcngettext@plt+0x11f8>
   12130:	ldr	r3, [pc, #-236]	; 1204c <dcngettext@plt+0x1024>
   12134:	ldr	r0, [r3]
   12138:	ldr	r3, [r0, #20]
   1213c:	ldr	r2, [r0, #24]
   12140:	cmp	r3, r2
   12144:	addcc	r1, r3, #1
   12148:	movcc	r2, #92	; 0x5c
   1214c:	strcc	r1, [r0, #20]
   12150:	strbcc	r2, [r3]
   12154:	bcc	11a7c <dcngettext@plt+0xa54>
   12158:	mov	r1, #92	; 0x5c
   1215c:	bl	10fa4 <__overflow@plt>
   12160:	b	11a7c <dcngettext@plt+0xa54>
   12164:	strb	r2, [r0]
   12168:	add	r1, r1, #1
   1216c:	add	r0, r0, #1
   12170:	b	11c00 <dcngettext@plt+0xbd8>
   12174:	mov	r8, r7
   12178:	ldrd	r6, [sp, #64]	; 0x40
   1217c:	b	11c50 <dcngettext@plt+0xc28>
   12180:	ldr	r1, [sp, #48]	; 0x30
   12184:	ldr	r0, [sp, #40]	; 0x28
   12188:	bl	1244c <dcngettext@plt+0x1424>
   1218c:	b	11e40 <dcngettext@plt+0xe18>
   12190:	ldr	r1, [sp, #124]	; 0x7c
   12194:	bl	10fa4 <__overflow@plt>
   12198:	b	11b1c <dcngettext@plt+0xaf4>
   1219c:	mov	r1, #32
   121a0:	bl	10fa4 <__overflow@plt>
   121a4:	b	11af4 <dcngettext@plt+0xacc>
   121a8:	mov	r2, #13
   121ac:	strb	r2, [r0]
   121b0:	b	12168 <dcngettext@plt+0x1140>
   121b4:	strb	lr, [r0]
   121b8:	b	12168 <dcngettext@plt+0x1140>
   121bc:	ldr	r5, [sp, #40]	; 0x28
   121c0:	mov	r3, #0
   121c4:	sub	ip, r1, #1
   121c8:	mov	r4, #10
   121cc:	cmp	r1, r3
   121d0:	bls	12308 <dcngettext@plt+0x12e0>
   121d4:	ldrb	r2, [r5, r3]
   121d8:	cmp	r2, #0
   121dc:	beq	11690 <dcngettext@plt+0x668>
   121e0:	cmp	r2, #92	; 0x5c
   121e4:	bne	12210 <dcngettext@plt+0x11e8>
   121e8:	cmp	r3, ip
   121ec:	beq	11690 <dcngettext@plt+0x668>
   121f0:	add	r3, r3, #1
   121f4:	ldrb	r2, [r5, r3]
   121f8:	cmp	r2, #110	; 0x6e
   121fc:	beq	122cc <dcngettext@plt+0x12a4>
   12200:	cmp	r2, #114	; 0x72
   12204:	beq	122c0 <dcngettext@plt+0x1298>
   12208:	cmp	r2, #92	; 0x5c
   1220c:	bne	11690 <dcngettext@plt+0x668>
   12210:	strb	r2, [lr]
   12214:	add	r3, r3, #1
   12218:	add	lr, lr, #1
   1221c:	b	121cc <dcngettext@plt+0x11a4>
   12220:	mov	r1, r8
   12224:	mov	r0, r5
   12228:	bl	10f20 <strchr@plt>
   1222c:	cmp	r0, #0
   12230:	bne	12130 <dcngettext@plt+0x1108>
   12234:	mov	r1, #13
   12238:	mov	r0, r5
   1223c:	bl	10f20 <strchr@plt>
   12240:	cmp	r0, #0
   12244:	bne	12130 <dcngettext@plt+0x1108>
   12248:	b	11a78 <dcngettext@plt+0xa50>
   1224c:	mov	r2, #5
   12250:	ldr	r1, [pc, #-520]	; 12050 <dcngettext@plt+0x1028>
   12254:	mov	r0, r5
   12258:	bl	10e30 <dcgettext@plt>
   1225c:	ldr	r2, [sp, #76]	; 0x4c
   12260:	mov	r1, #3
   12264:	mov	r6, r0
   12268:	mov	r0, r5
   1226c:	bl	282c0 <dcngettext@plt+0x17298>
   12270:	mov	r2, r6
   12274:	mov	r1, r5
   12278:	mov	r3, r0
   1227c:	mov	r0, r5
   12280:	bl	10ea8 <error@plt>
   12284:	b	119b0 <dcngettext@plt+0x988>
   12288:	mov	r1, #92	; 0x5c
   1228c:	bl	10fa4 <__overflow@plt>
   12290:	b	11e28 <dcngettext@plt+0xe00>
   12294:	mov	r4, r5
   12298:	mov	r5, r8
   1229c:	add	r4, r5, r4
   122a0:	cmp	r0, r4
   122a4:	mov	r8, r7
   122a8:	ldrcs	r2, [sp, #40]	; 0x28
   122ac:	ldrd	r6, [sp, #64]	; 0x40
   122b0:	movcc	r3, #0
   122b4:	strbcc	r3, [r0]
   122b8:	ldrcc	r2, [sp, #40]	; 0x28
   122bc:	b	11c50 <dcngettext@plt+0xc28>
   122c0:	mov	r2, #13
   122c4:	strb	r2, [lr]
   122c8:	b	12214 <dcngettext@plt+0x11ec>
   122cc:	strb	r4, [lr]
   122d0:	b	12214 <dcngettext@plt+0x11ec>
   122d4:	ldr	r1, [pc, #-648]	; 12054 <dcngettext@plt+0x102c>
   122d8:	mov	r2, #5
   122dc:	mov	r0, #0
   122e0:	bl	10e30 <dcgettext@plt>
   122e4:	mov	r1, #0
   122e8:	mov	r2, r0
   122ec:	mov	r0, r1
   122f0:	bl	10ea8 <error@plt>
   122f4:	mov	r0, #1
   122f8:	bl	126d4 <dcngettext@plt+0x16ac>
   122fc:	ldr	r3, [sp, #108]	; 0x6c
   12300:	str	r3, [sp, #104]	; 0x68
   12304:	b	11e00 <dcngettext@plt+0xdd8>
   12308:	cmp	r0, lr
   1230c:	movhi	r3, #0
   12310:	strbhi	r3, [lr]
   12314:	ldr	r3, [sp, #40]	; 0x28
   12318:	cmp	r3, #0
   1231c:	bne	115d0 <dcngettext@plt+0x5a8>
   12320:	b	11690 <dcngettext@plt+0x668>
   12324:	mov	fp, #0
   12328:	mov	lr, #0
   1232c:	pop	{r1}		; (ldr r1, [sp], #4)
   12330:	mov	r2, sp
   12334:	push	{r2}		; (str r2, [sp, #-4]!)
   12338:	push	{r0}		; (str r0, [sp, #-4]!)
   1233c:	ldr	ip, [pc, #16]	; 12354 <dcngettext@plt+0x132c>
   12340:	push	{ip}		; (str ip, [sp, #-4]!)
   12344:	ldr	r0, [pc, #12]	; 12358 <dcngettext@plt+0x1330>
   12348:	ldr	r3, [pc, #12]	; 1235c <dcngettext@plt+0x1334>
   1234c:	bl	10ec0 <__libc_start_main@plt>
   12350:	bl	11010 <abort@plt>
   12354:	andeq	sl, r2, ip, lsl #30
   12358:	andeq	r1, r1, r8, lsr r0
   1235c:	andeq	sl, r2, ip, lsr #29
   12360:	ldr	r3, [pc, #20]	; 1237c <dcngettext@plt+0x1354>
   12364:	ldr	r2, [pc, #20]	; 12380 <dcngettext@plt+0x1358>
   12368:	add	r3, pc, r3
   1236c:	ldr	r2, [r3, r2]
   12370:	cmp	r2, #0
   12374:	bxeq	lr
   12378:	b	10ee4 <__gmon_start__@plt>
   1237c:	muleq	r2, r0, ip
   12380:	strdeq	r0, [r0], -r4
   12384:	ldr	r3, [pc, #28]	; 123a8 <dcngettext@plt+0x1380>
   12388:	ldr	r0, [pc, #28]	; 123ac <dcngettext@plt+0x1384>
   1238c:	sub	r3, r3, r0
   12390:	cmp	r3, #6
   12394:	bxls	lr
   12398:	ldr	r3, [pc, #16]	; 123b0 <dcngettext@plt+0x1388>
   1239c:	cmp	r3, #0
   123a0:	bxeq	lr
   123a4:	bx	r3
   123a8:	andeq	sp, r3, r3, asr r1
   123ac:	andeq	sp, r3, r0, asr r1
   123b0:	andeq	r0, r0, r0
   123b4:	ldr	r1, [pc, #36]	; 123e0 <dcngettext@plt+0x13b8>
   123b8:	ldr	r0, [pc, #36]	; 123e4 <dcngettext@plt+0x13bc>
   123bc:	sub	r1, r1, r0
   123c0:	asr	r1, r1, #2
   123c4:	add	r1, r1, r1, lsr #31
   123c8:	asrs	r1, r1, #1
   123cc:	bxeq	lr
   123d0:	ldr	r3, [pc, #16]	; 123e8 <dcngettext@plt+0x13c0>
   123d4:	cmp	r3, #0
   123d8:	bxeq	lr
   123dc:	bx	r3
   123e0:	andeq	sp, r3, r0, asr r1
   123e4:	andeq	sp, r3, r0, asr r1
   123e8:	andeq	r0, r0, r0
   123ec:	push	{r4, lr}
   123f0:	ldr	r4, [pc, #24]	; 12410 <dcngettext@plt+0x13e8>
   123f4:	ldrb	r3, [r4]
   123f8:	cmp	r3, #0
   123fc:	popne	{r4, pc}
   12400:	bl	12384 <dcngettext@plt+0x135c>
   12404:	mov	r3, #1
   12408:	strb	r3, [r4]
   1240c:	pop	{r4, pc}
   12410:	andeq	sp, r3, r0, ror r1
   12414:	ldr	r0, [pc, #40]	; 12444 <dcngettext@plt+0x141c>
   12418:	ldr	r3, [r0]
   1241c:	cmp	r3, #0
   12420:	bne	12428 <dcngettext@plt+0x1400>
   12424:	b	123b4 <dcngettext@plt+0x138c>
   12428:	ldr	r3, [pc, #24]	; 12448 <dcngettext@plt+0x1420>
   1242c:	cmp	r3, #0
   12430:	beq	12424 <dcngettext@plt+0x13fc>
   12434:	push	{r4, lr}
   12438:	blx	r3
   1243c:	pop	{r4, lr}
   12440:	b	123b4 <dcngettext@plt+0x138c>
   12444:	andeq	ip, r3, r4, lsl pc
   12448:	andeq	r0, r0, r0
   1244c:	cmp	r1, #0
   12450:	beq	1251c <dcngettext@plt+0x14f4>
   12454:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12458:	mov	r4, r0
   1245c:	ldrb	r1, [r0]
   12460:	cmp	r1, #0
   12464:	beq	12530 <dcngettext@plt+0x1508>
   12468:	ldr	r5, [pc, #196]	; 12534 <dcngettext@plt+0x150c>
   1246c:	ldr	sl, [pc, #196]	; 12538 <dcngettext@plt+0x1510>
   12470:	ldr	r9, [pc, #196]	; 1253c <dcngettext@plt+0x1514>
   12474:	ldr	r8, [pc, #196]	; 12540 <dcngettext@plt+0x1518>
   12478:	mov	r7, #2
   1247c:	mov	r6, #1
   12480:	b	124c0 <dcngettext@plt+0x1498>
   12484:	cmp	r1, #92	; 0x5c
   12488:	beq	12504 <dcngettext@plt+0x14dc>
   1248c:	cmp	r1, #10
   12490:	beq	124ec <dcngettext@plt+0x14c4>
   12494:	ldr	r0, [r5]
   12498:	ldr	r3, [r0, #20]
   1249c:	ldr	r2, [r0, #24]
   124a0:	add	ip, r3, #1
   124a4:	cmp	r3, r2
   124a8:	strcc	ip, [r0, #20]
   124ac:	strbcc	r1, [r3]
   124b0:	bcs	12528 <dcngettext@plt+0x1500>
   124b4:	ldrb	r1, [r4, #1]!
   124b8:	cmp	r1, #0
   124bc:	beq	124e8 <dcngettext@plt+0x14c0>
   124c0:	cmp	r1, #13
   124c4:	bne	12484 <dcngettext@plt+0x145c>
   124c8:	mov	r1, r6
   124cc:	ldr	r3, [r5]
   124d0:	mov	r2, r7
   124d4:	mov	r0, sl
   124d8:	bl	10e0c <fwrite_unlocked@plt>
   124dc:	ldrb	r1, [r4, #1]!
   124e0:	cmp	r1, #0
   124e4:	bne	124c0 <dcngettext@plt+0x1498>
   124e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   124ec:	ldr	r3, [r5]
   124f0:	mov	r2, r7
   124f4:	mov	r1, r6
   124f8:	mov	r0, r8
   124fc:	bl	10e0c <fwrite_unlocked@plt>
   12500:	b	124b4 <dcngettext@plt+0x148c>
   12504:	ldr	r3, [r5]
   12508:	mov	r2, r7
   1250c:	mov	r1, r6
   12510:	mov	r0, r9
   12514:	bl	10e0c <fwrite_unlocked@plt>
   12518:	b	124b4 <dcngettext@plt+0x148c>
   1251c:	ldr	r3, [pc, #16]	; 12534 <dcngettext@plt+0x150c>
   12520:	ldr	r1, [r3]
   12524:	b	10d94 <fputs_unlocked@plt>
   12528:	bl	10fa4 <__overflow@plt>
   1252c:	b	124b4 <dcngettext@plt+0x148c>
   12530:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12534:	andeq	sp, r3, ip, ror #2
   12538:	andeq	fp, r2, r0, asr r0
   1253c:	andeq	fp, r2, r4, asr r0
   12540:	andeq	fp, r2, ip, asr #32
   12544:	push	{r4, r5, r6, r7, r8, lr}
   12548:	mov	r4, r1
   1254c:	ldr	r1, [pc, #364]	; 126c0 <dcngettext@plt+0x1698>
   12550:	mov	r5, r2
   12554:	mov	r6, r0
   12558:	bl	10db8 <strcmp@plt>
   1255c:	mov	r3, #0
   12560:	strb	r3, [r5]
   12564:	cmp	r0, r3
   12568:	bne	12614 <dcngettext@plt+0x15ec>
   1256c:	ldr	r1, [pc, #336]	; 126c4 <dcngettext@plt+0x169c>
   12570:	ldr	r3, [pc, #336]	; 126c8 <dcngettext@plt+0x16a0>
   12574:	mov	r2, #1
   12578:	ldr	r5, [r1]
   1257c:	mov	r1, #2
   12580:	mov	r0, r5
   12584:	strb	r2, [r3]
   12588:	bl	25024 <dcngettext@plt+0x13ffc>
   1258c:	mov	r1, r4
   12590:	mov	r0, r5
   12594:	bl	12ca0 <dcngettext@plt+0x1c78>
   12598:	subs	r4, r0, #0
   1259c:	beq	125a8 <dcngettext@plt+0x1580>
   125a0:	bl	10f2c <__errno_location@plt>
   125a4:	ldr	r4, [r0]
   125a8:	mov	r0, r5
   125ac:	bl	10fd4 <clearerr_unlocked@plt>
   125b0:	cmp	r4, #0
   125b4:	bne	125e4 <dcngettext@plt+0x15bc>
   125b8:	mov	r4, #1
   125bc:	mov	r0, r4
   125c0:	pop	{r4, r5, r6, r7, r8, pc}
   125c4:	bl	10f2c <__errno_location@plt>
   125c8:	ldr	r4, [r0]
   125cc:	mov	r0, r7
   125d0:	bl	25058 <dcngettext@plt+0x14030>
   125d4:	cmp	r0, #0
   125d8:	beq	125b0 <dcngettext@plt+0x1588>
   125dc:	cmp	r4, #0
   125e0:	beq	12654 <dcngettext@plt+0x162c>
   125e4:	mov	r2, r6
   125e8:	mov	r1, #3
   125ec:	mov	r0, #0
   125f0:	bl	282c0 <dcngettext@plt+0x17298>
   125f4:	mov	r1, r4
   125f8:	ldr	r2, [pc, #204]	; 126cc <dcngettext@plt+0x16a4>
   125fc:	mov	r4, #0
   12600:	mov	r3, r0
   12604:	mov	r0, #0
   12608:	bl	10ea8 <error@plt>
   1260c:	mov	r0, r4
   12610:	pop	{r4, r5, r6, r7, r8, pc}
   12614:	ldr	r1, [pc, #180]	; 126d0 <dcngettext@plt+0x16a8>
   12618:	mov	r0, r6
   1261c:	bl	25158 <dcngettext@plt+0x14130>
   12620:	subs	r7, r0, #0
   12624:	beq	12660 <dcngettext@plt+0x1638>
   12628:	mov	r1, #2
   1262c:	bl	25024 <dcngettext@plt+0x13ffc>
   12630:	mov	r1, r4
   12634:	mov	r0, r7
   12638:	bl	12ca0 <dcngettext@plt+0x1c78>
   1263c:	cmp	r0, #0
   12640:	bne	125c4 <dcngettext@plt+0x159c>
   12644:	mov	r0, r7
   12648:	bl	25058 <dcngettext@plt+0x14030>
   1264c:	cmp	r0, #0
   12650:	beq	125b8 <dcngettext@plt+0x1590>
   12654:	bl	10f2c <__errno_location@plt>
   12658:	ldr	r4, [r0]
   1265c:	b	125b0 <dcngettext@plt+0x1588>
   12660:	ldr	r3, [pc, #96]	; 126c8 <dcngettext@plt+0x16a0>
   12664:	ldrb	r4, [r3, #1]
   12668:	cmp	r4, #0
   1266c:	beq	126b4 <dcngettext@plt+0x168c>
   12670:	bl	10f2c <__errno_location@plt>
   12674:	ldr	r7, [r0]
   12678:	cmp	r7, #2
   1267c:	moveq	r3, #1
   12680:	strbeq	r3, [r5]
   12684:	beq	125bc <dcngettext@plt+0x1594>
   12688:	mov	r2, r6
   1268c:	mov	r1, #3
   12690:	mov	r0, #0
   12694:	bl	282c0 <dcngettext@plt+0x17298>
   12698:	mov	r1, r7
   1269c:	ldr	r2, [pc, #40]	; 126cc <dcngettext@plt+0x16a4>
   126a0:	mov	r4, #0
   126a4:	mov	r3, r0
   126a8:	mov	r0, #0
   126ac:	bl	10ea8 <error@plt>
   126b0:	b	125bc <dcngettext@plt+0x1594>
   126b4:	bl	10f2c <__errno_location@plt>
   126b8:	ldr	r7, [r0]
   126bc:	b	12688 <dcngettext@plt+0x1660>
   126c0:	andeq	fp, r2, r8, asr r0
   126c4:	andeq	sp, r3, r8, ror #2
   126c8:	andeq	sp, r3, r4, ror r1
   126cc:	andeq	fp, r2, ip, lsl #25
   126d0:	andeq	fp, r2, ip, asr r0
   126d4:	subs	r5, r0, #0
   126d8:	push	{r7, lr}
   126dc:	sub	sp, sp, #56	; 0x38
   126e0:	beq	1271c <dcngettext@plt+0x16f4>
   126e4:	ldr	r3, [pc, #848]	; 12a3c <dcngettext@plt+0x1a14>
   126e8:	mov	r2, #5
   126ec:	ldr	r1, [pc, #844]	; 12a40 <dcngettext@plt+0x1a18>
   126f0:	mov	r0, #0
   126f4:	ldr	r4, [r3]
   126f8:	bl	10e30 <dcgettext@plt>
   126fc:	ldr	r3, [pc, #832]	; 12a44 <dcngettext@plt+0x1a1c>
   12700:	mov	r1, #1
   12704:	ldr	r3, [r3]
   12708:	mov	r2, r0
   1270c:	mov	r0, r4
   12710:	bl	10f74 <__fprintf_chk@plt>
   12714:	mov	r0, r5
   12718:	bl	10f08 <exit@plt>
   1271c:	mov	r2, #5
   12720:	ldr	r1, [pc, #800]	; 12a48 <dcngettext@plt+0x1a20>
   12724:	bl	10e30 <dcgettext@plt>
   12728:	ldr	r3, [pc, #788]	; 12a44 <dcngettext@plt+0x1a1c>
   1272c:	ldr	r7, [pc, #792]	; 12a4c <dcngettext@plt+0x1a24>
   12730:	ldr	r4, [pc, #792]	; 12a50 <dcngettext@plt+0x1a28>
   12734:	ldr	r2, [r3]
   12738:	mov	r1, r0
   1273c:	mov	r0, #1
   12740:	bl	10f5c <__printf_chk@plt>
   12744:	mov	r2, #5
   12748:	ldr	r1, [pc, #772]	; 12a54 <dcngettext@plt+0x1a2c>
   1274c:	mov	r0, r5
   12750:	bl	10e30 <dcgettext@plt>
   12754:	mov	r3, #512	; 0x200
   12758:	ldr	r2, [pc, #760]	; 12a58 <dcngettext@plt+0x1a30>
   1275c:	mov	r1, r0
   12760:	mov	r0, #1
   12764:	bl	10f5c <__printf_chk@plt>
   12768:	mov	r2, #5
   1276c:	ldr	r1, [pc, #744]	; 12a5c <dcngettext@plt+0x1a34>
   12770:	mov	r0, r5
   12774:	bl	10e30 <dcgettext@plt>
   12778:	ldr	r1, [r7]
   1277c:	bl	10d94 <fputs_unlocked@plt>
   12780:	mov	r2, #5
   12784:	ldr	r1, [pc, #724]	; 12a60 <dcngettext@plt+0x1a38>
   12788:	mov	r0, r5
   1278c:	bl	10e30 <dcgettext@plt>
   12790:	ldr	r1, [r7]
   12794:	bl	10d94 <fputs_unlocked@plt>
   12798:	mov	r2, #5
   1279c:	ldr	r1, [pc, #704]	; 12a64 <dcngettext@plt+0x1a3c>
   127a0:	mov	r0, r5
   127a4:	bl	10e30 <dcgettext@plt>
   127a8:	ldr	r1, [r7]
   127ac:	bl	10d94 <fputs_unlocked@plt>
   127b0:	mov	r2, #5
   127b4:	ldr	r1, [pc, #684]	; 12a68 <dcngettext@plt+0x1a40>
   127b8:	mov	r0, r5
   127bc:	bl	10e30 <dcgettext@plt>
   127c0:	ldr	r1, [r7]
   127c4:	bl	10d94 <fputs_unlocked@plt>
   127c8:	mov	r2, #5
   127cc:	ldr	r1, [pc, #664]	; 12a6c <dcngettext@plt+0x1a44>
   127d0:	mov	r0, r5
   127d4:	bl	10e30 <dcgettext@plt>
   127d8:	ldr	r1, [r7]
   127dc:	bl	10d94 <fputs_unlocked@plt>
   127e0:	mov	r2, #5
   127e4:	ldr	r1, [pc, #644]	; 12a70 <dcngettext@plt+0x1a48>
   127e8:	mov	r0, r5
   127ec:	bl	10e30 <dcgettext@plt>
   127f0:	ldr	r1, [r7]
   127f4:	bl	10d94 <fputs_unlocked@plt>
   127f8:	mov	r2, #5
   127fc:	ldr	r1, [pc, #624]	; 12a74 <dcngettext@plt+0x1a4c>
   12800:	mov	r0, r5
   12804:	bl	10e30 <dcgettext@plt>
   12808:	ldr	r1, [r7]
   1280c:	bl	10d94 <fputs_unlocked@plt>
   12810:	mov	r2, #5
   12814:	ldr	r1, [pc, #604]	; 12a78 <dcngettext@plt+0x1a50>
   12818:	mov	r0, r5
   1281c:	bl	10e30 <dcgettext@plt>
   12820:	ldr	r1, [r7]
   12824:	bl	10d94 <fputs_unlocked@plt>
   12828:	mov	r2, #5
   1282c:	ldr	r1, [pc, #584]	; 12a7c <dcngettext@plt+0x1a54>
   12830:	mov	r0, r5
   12834:	bl	10e30 <dcgettext@plt>
   12838:	ldr	r1, [r7]
   1283c:	bl	10d94 <fputs_unlocked@plt>
   12840:	mov	r2, #5
   12844:	ldr	r1, [pc, #564]	; 12a80 <dcngettext@plt+0x1a58>
   12848:	mov	r0, r5
   1284c:	bl	10e30 <dcgettext@plt>
   12850:	ldr	r2, [pc, #556]	; 12a84 <dcngettext@plt+0x1a5c>
   12854:	mov	r1, r0
   12858:	mov	r0, #1
   1285c:	bl	10f5c <__printf_chk@plt>
   12860:	mov	r2, #5
   12864:	ldr	r1, [pc, #540]	; 12a88 <dcngettext@plt+0x1a60>
   12868:	mov	r0, r5
   1286c:	bl	10e30 <dcgettext@plt>
   12870:	ldr	r1, [r7]
   12874:	bl	10d94 <fputs_unlocked@plt>
   12878:	ldm	r4!, {r0, r1, r2, r3}
   1287c:	mov	lr, sp
   12880:	stmia	lr!, {r0, r1, r2, r3}
   12884:	ldm	r4!, {r0, r1, r2, r3}
   12888:	ldr	ip, [sp]
   1288c:	stmia	lr!, {r0, r1, r2, r3}
   12890:	cmp	ip, #0
   12894:	ldm	r4!, {r0, r1, r2, r3}
   12898:	stmia	lr!, {r0, r1, r2, r3}
   1289c:	ldm	r4, {r0, r1}
   128a0:	moveq	r4, sp
   128a4:	stm	lr, {r0, r1}
   128a8:	beq	128d8 <dcngettext@plt+0x18b0>
   128ac:	ldr	r6, [pc, #472]	; 12a8c <dcngettext@plt+0x1a64>
   128b0:	mov	r4, sp
   128b4:	b	128c4 <dcngettext@plt+0x189c>
   128b8:	ldr	ip, [r4, #8]!
   128bc:	cmp	ip, #0
   128c0:	beq	128d8 <dcngettext@plt+0x18b0>
   128c4:	mov	r1, ip
   128c8:	mov	r0, r6
   128cc:	bl	10db8 <strcmp@plt>
   128d0:	cmp	r0, #0
   128d4:	bne	128b8 <dcngettext@plt+0x1890>
   128d8:	ldr	r4, [r4, #4]
   128dc:	mov	r2, #5
   128e0:	cmp	r4, #0
   128e4:	ldr	r1, [pc, #420]	; 12a90 <dcngettext@plt+0x1a68>
   128e8:	beq	12990 <dcngettext@plt+0x1968>
   128ec:	mov	r0, #0
   128f0:	bl	10e30 <dcgettext@plt>
   128f4:	ldr	r3, [pc, #408]	; 12a94 <dcngettext@plt+0x1a6c>
   128f8:	ldr	r2, [pc, #408]	; 12a98 <dcngettext@plt+0x1a70>
   128fc:	mov	r1, r0
   12900:	mov	r0, #1
   12904:	bl	10f5c <__printf_chk@plt>
   12908:	mov	r1, #0
   1290c:	mov	r0, #5
   12910:	bl	10fb0 <setlocale@plt>
   12914:	cmp	r0, #0
   12918:	ldreq	r6, [pc, #364]	; 12a8c <dcngettext@plt+0x1a64>
   1291c:	beq	12938 <dcngettext@plt+0x1910>
   12920:	mov	r2, #3
   12924:	ldr	r1, [pc, #368]	; 12a9c <dcngettext@plt+0x1a74>
   12928:	bl	11004 <strncmp@plt>
   1292c:	ldr	r6, [pc, #344]	; 12a8c <dcngettext@plt+0x1a64>
   12930:	cmp	r0, #0
   12934:	bne	12a20 <dcngettext@plt+0x19f8>
   12938:	mov	r2, #5
   1293c:	ldr	r1, [pc, #348]	; 12aa0 <dcngettext@plt+0x1a78>
   12940:	mov	r0, #0
   12944:	bl	10e30 <dcgettext@plt>
   12948:	ldr	r3, [pc, #316]	; 12a8c <dcngettext@plt+0x1a64>
   1294c:	ldr	r2, [pc, #320]	; 12a94 <dcngettext@plt+0x1a6c>
   12950:	mov	r1, r0
   12954:	mov	r0, #1
   12958:	bl	10f5c <__printf_chk@plt>
   1295c:	mov	r2, #5
   12960:	ldr	r1, [pc, #316]	; 12aa4 <dcngettext@plt+0x1a7c>
   12964:	mov	r0, #0
   12968:	bl	10e30 <dcgettext@plt>
   1296c:	ldr	r2, [pc, #308]	; 12aa8 <dcngettext@plt+0x1a80>
   12970:	cmp	r4, r6
   12974:	ldr	r3, [pc, #304]	; 12aac <dcngettext@plt+0x1a84>
   12978:	movne	r3, r2
   1297c:	mov	r1, r0
   12980:	mov	r2, r4
   12984:	mov	r0, #1
   12988:	bl	10f5c <__printf_chk@plt>
   1298c:	b	12714 <dcngettext@plt+0x16ec>
   12990:	mov	r0, r4
   12994:	bl	10e30 <dcgettext@plt>
   12998:	ldr	r3, [pc, #244]	; 12a94 <dcngettext@plt+0x1a6c>
   1299c:	ldr	r2, [pc, #244]	; 12a98 <dcngettext@plt+0x1a70>
   129a0:	mov	r1, r0
   129a4:	mov	r0, #1
   129a8:	bl	10f5c <__printf_chk@plt>
   129ac:	mov	r1, r4
   129b0:	mov	r0, #5
   129b4:	bl	10fb0 <setlocale@plt>
   129b8:	cmp	r0, #0
   129bc:	beq	129d4 <dcngettext@plt+0x19ac>
   129c0:	mov	r2, #3
   129c4:	ldr	r1, [pc, #208]	; 12a9c <dcngettext@plt+0x1a74>
   129c8:	bl	11004 <strncmp@plt>
   129cc:	cmp	r0, #0
   129d0:	bne	12a18 <dcngettext@plt+0x19f0>
   129d4:	mov	r2, #5
   129d8:	ldr	r1, [pc, #192]	; 12aa0 <dcngettext@plt+0x1a78>
   129dc:	mov	r0, #0
   129e0:	bl	10e30 <dcgettext@plt>
   129e4:	ldr	r3, [pc, #160]	; 12a8c <dcngettext@plt+0x1a64>
   129e8:	ldr	r2, [pc, #164]	; 12a94 <dcngettext@plt+0x1a6c>
   129ec:	mov	r4, r3
   129f0:	mov	r1, r0
   129f4:	mov	r0, #1
   129f8:	bl	10f5c <__printf_chk@plt>
   129fc:	ldr	r1, [pc, #160]	; 12aa4 <dcngettext@plt+0x1a7c>
   12a00:	mov	r2, #5
   12a04:	mov	r0, #0
   12a08:	bl	10e30 <dcgettext@plt>
   12a0c:	ldr	r3, [pc, #152]	; 12aac <dcngettext@plt+0x1a84>
   12a10:	mov	r1, r0
   12a14:	b	12980 <dcngettext@plt+0x1958>
   12a18:	ldr	r6, [pc, #108]	; 12a8c <dcngettext@plt+0x1a64>
   12a1c:	mov	r4, r6
   12a20:	mov	r2, #5
   12a24:	ldr	r1, [pc, #132]	; 12ab0 <dcngettext@plt+0x1a88>
   12a28:	mov	r0, #0
   12a2c:	bl	10e30 <dcgettext@plt>
   12a30:	ldr	r1, [r7]
   12a34:	bl	10d94 <fputs_unlocked@plt>
   12a38:	b	12938 <dcngettext@plt+0x1910>
   12a3c:	andeq	sp, r3, r0, ror #2
   12a40:	andeq	fp, r2, ip, rrx
   12a44:	andeq	sp, r3, ip, lsl #3
   12a48:	muleq	r2, r4, r0
   12a4c:	andeq	sp, r3, ip, ror #2
   12a50:	andeq	sl, r2, r4, lsr pc
   12a54:	strheq	fp, [r2], -r8
   12a58:	andeq	fp, r2, r0, ror #1
   12a5c:	andeq	fp, r2, r8, ror #1
   12a60:	andeq	fp, r2, r0, lsr #2
   12a64:	andeq	fp, r2, r0, asr r1
   12a68:	muleq	r2, r8, r1
   12a6c:	ldrdeq	fp, [r2], -r0
   12a70:	andeq	fp, r2, r8, lsl #4
   12a74:	andeq	fp, r2, r8, lsl #5
   12a78:	andeq	fp, r2, r0, asr #8
   12a7c:	andeq	fp, r2, r0, ror r4
   12a80:	andeq	fp, r2, r8, lsr #9
   12a84:	ldrdeq	fp, [r2], -r4
   12a88:	andeq	fp, r2, r0, ror #9
   12a8c:	andeq	fp, r2, r0, rrx
   12a90:	andeq	fp, r2, r0, lsr r6
   12a94:	andeq	fp, r2, r8, asr #12
   12a98:	andeq	fp, r2, r0, ror r6
   12a9c:	andeq	fp, r2, r0, lsl #13
   12aa0:	andeq	fp, r2, ip, asr #13
   12aa4:	andeq	fp, r2, r8, ror #13
   12aa8:	andeq	fp, r2, r4, lsl #4
   12aac:			; <UNDEFINED> instruction: 0x0002bbb0
   12ab0:	andeq	fp, r2, r4, lsl #13
   12ab4:	ldr	r3, [pc, #4]	; 12ac0 <dcngettext@plt+0x1a98>
   12ab8:	str	r0, [r3]
   12abc:	bx	lr
   12ac0:	andeq	sp, r3, r4, lsl #3
   12ac4:	ldr	r3, [pc, #4]	; 12ad0 <dcngettext@plt+0x1aa8>
   12ac8:	strb	r0, [r3, #4]
   12acc:	bx	lr
   12ad0:	andeq	sp, r3, r4, lsl #3
   12ad4:	ldr	r3, [pc, #192]	; 12b9c <dcngettext@plt+0x1b74>
   12ad8:	push	{r4, r5, r6, lr}
   12adc:	sub	sp, sp, #8
   12ae0:	ldr	r0, [r3]
   12ae4:	bl	2a4d4 <dcngettext@plt+0x194ac>
   12ae8:	cmp	r0, #0
   12aec:	beq	12b10 <dcngettext@plt+0x1ae8>
   12af0:	ldr	r4, [pc, #168]	; 12ba0 <dcngettext@plt+0x1b78>
   12af4:	ldrb	r3, [r4, #4]
   12af8:	cmp	r3, #0
   12afc:	beq	12b2c <dcngettext@plt+0x1b04>
   12b00:	bl	10f2c <__errno_location@plt>
   12b04:	ldr	r3, [r0]
   12b08:	cmp	r3, #32
   12b0c:	bne	12b2c <dcngettext@plt+0x1b04>
   12b10:	ldr	r3, [pc, #140]	; 12ba4 <dcngettext@plt+0x1b7c>
   12b14:	ldr	r0, [r3]
   12b18:	bl	2a4d4 <dcngettext@plt+0x194ac>
   12b1c:	cmp	r0, #0
   12b20:	bne	12b74 <dcngettext@plt+0x1b4c>
   12b24:	add	sp, sp, #8
   12b28:	pop	{r4, r5, r6, pc}
   12b2c:	mov	r2, #5
   12b30:	ldr	r1, [pc, #112]	; 12ba8 <dcngettext@plt+0x1b80>
   12b34:	mov	r0, #0
   12b38:	bl	10e30 <dcgettext@plt>
   12b3c:	ldr	r4, [r4]
   12b40:	cmp	r4, #0
   12b44:	mov	r5, r0
   12b48:	beq	12b80 <dcngettext@plt+0x1b58>
   12b4c:	bl	10f2c <__errno_location@plt>
   12b50:	ldr	r6, [r0]
   12b54:	mov	r0, r4
   12b58:	bl	27f54 <dcngettext@plt+0x16f2c>
   12b5c:	mov	r1, r6
   12b60:	str	r5, [sp]
   12b64:	ldr	r2, [pc, #64]	; 12bac <dcngettext@plt+0x1b84>
   12b68:	mov	r3, r0
   12b6c:	mov	r0, #0
   12b70:	bl	10ea8 <error@plt>
   12b74:	ldr	r3, [pc, #52]	; 12bb0 <dcngettext@plt+0x1b88>
   12b78:	ldr	r0, [r3]
   12b7c:	bl	10de8 <_exit@plt>
   12b80:	bl	10f2c <__errno_location@plt>
   12b84:	mov	r3, r5
   12b88:	ldr	r2, [pc, #36]	; 12bb4 <dcngettext@plt+0x1b8c>
   12b8c:	ldr	r1, [r0]
   12b90:	mov	r0, r4
   12b94:	bl	10ea8 <error@plt>
   12b98:	b	12b74 <dcngettext@plt+0x1b4c>
   12b9c:	andeq	sp, r3, ip, ror #2
   12ba0:	andeq	sp, r3, r4, lsl #3
   12ba4:	andeq	sp, r3, r0, ror #2
   12ba8:	andeq	fp, r2, ip, ror ip
   12bac:	andeq	fp, r2, r8, lsl #25
   12bb0:	andeq	sp, r3, ip, lsl #2
   12bb4:	andeq	fp, r2, ip, lsl #25
   12bb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12bbc:	mov	r5, r0
   12bc0:	sub	sp, sp, #344	; 0x158
   12bc4:	ldr	r0, [pc, #208]	; 12c9c <dcngettext@plt+0x1c74>
   12bc8:	mov	r9, r1
   12bcc:	mov	r4, r2
   12bd0:	mov	r8, r3
   12bd4:	bl	2a44c <dcngettext@plt+0x19424>
   12bd8:	subs	r6, r0, #0
   12bdc:	moveq	r0, #1
   12be0:	beq	12c50 <dcngettext@plt+0x1c28>
   12be4:	mov	r0, sp
   12be8:	blx	r4
   12bec:	mov	r7, #1
   12bf0:	mov	sl, #32768	; 0x8000
   12bf4:	mov	r4, #0
   12bf8:	b	12c14 <dcngettext@plt+0x1bec>
   12bfc:	bl	10ff8 <fread_unlocked@plt>
   12c00:	add	r4, r4, r0
   12c04:	cmp	r4, #32768	; 0x8000
   12c08:	beq	12c58 <dcngettext@plt+0x1c30>
   12c0c:	cmp	r0, #0
   12c10:	beq	12c6c <dcngettext@plt+0x1c44>
   12c14:	ldr	ip, [r5]
   12c18:	rsb	r2, r4, #32768	; 0x8000
   12c1c:	tst	ip, #16
   12c20:	add	r0, r6, r4
   12c24:	mov	r3, r5
   12c28:	mov	r1, r7
   12c2c:	beq	12bfc <dcngettext@plt+0x1bd4>
   12c30:	cmp	r4, #0
   12c34:	bne	12c88 <dcngettext@plt+0x1c60>
   12c38:	mov	r1, r9
   12c3c:	mov	r0, sp
   12c40:	blx	r8
   12c44:	mov	r0, r6
   12c48:	bl	251f0 <dcngettext@plt+0x141c8>
   12c4c:	mov	r0, #0
   12c50:	add	sp, sp, #344	; 0x158
   12c54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12c58:	mov	r2, sp
   12c5c:	mov	r1, sl
   12c60:	mov	r0, r6
   12c64:	bl	12f08 <dcngettext@plt+0x1ee0>
   12c68:	b	12bf4 <dcngettext@plt+0x1bcc>
   12c6c:	ldr	r3, [r5]
   12c70:	tst	r3, #32
   12c74:	beq	12c30 <dcngettext@plt+0x1c08>
   12c78:	mov	r0, r6
   12c7c:	bl	251f0 <dcngettext@plt+0x141c8>
   12c80:	mov	r0, #1
   12c84:	b	12c50 <dcngettext@plt+0x1c28>
   12c88:	mov	r1, r4
   12c8c:	mov	r2, sp
   12c90:	mov	r0, r6
   12c94:	bl	24a0c <dcngettext@plt+0x139e4>
   12c98:	b	12c38 <dcngettext@plt+0x1c10>
   12c9c:	andeq	r8, r0, r8, asr #32
   12ca0:	ldr	r3, [pc, #4]	; 12cac <dcngettext@plt+0x1c84>
   12ca4:	ldr	r2, [pc, #4]	; 12cb0 <dcngettext@plt+0x1c88>
   12ca8:	b	12bb8 <dcngettext@plt+0x1b90>
   12cac:	andeq	r4, r2, ip, asr #18
   12cb0:	andeq	r2, r1, r8, asr #25
   12cb4:	ldr	r3, [pc, #4]	; 12cc0 <dcngettext@plt+0x1c98>
   12cb8:	ldr	r2, [pc, #4]	; 12cc4 <dcngettext@plt+0x1c9c>
   12cbc:	b	12bb8 <dcngettext@plt+0x1b90>
   12cc0:	andeq	r4, r2, ip, lsr #19
   12cc4:	muleq	r1, r0, sp
   12cc8:	push	{r4, r5, r6, r7, r8, r9}
   12ccc:	mov	r1, #0
   12cd0:	add	r7, pc, #120	; 0x78
   12cd4:	ldrd	r6, [r7]
   12cd8:	add	r5, pc, #120	; 0x78
   12cdc:	ldrd	r4, [r5]
   12ce0:	add	r3, pc, #120	; 0x78
   12ce4:	ldrd	r2, [r3]
   12ce8:	add	r9, pc, #120	; 0x78
   12cec:	ldrd	r8, [r9]
   12cf0:	strd	r6, [r0]
   12cf4:	add	r7, pc, #116	; 0x74
   12cf8:	ldrd	r6, [r7]
   12cfc:	strd	r4, [r0, #8]
   12d00:	strd	r2, [r0, #16]
   12d04:	add	r5, pc, #108	; 0x6c
   12d08:	ldrd	r4, [r5]
   12d0c:	add	r3, pc, #108	; 0x6c
   12d10:	ldrd	r2, [r3]
   12d14:	strd	r8, [r0, #24]
   12d18:	add	r9, pc, #104	; 0x68
   12d1c:	ldrd	r8, [r9]
   12d20:	strd	r6, [r0, #32]
   12d24:	mov	r6, #0
   12d28:	mov	r7, #0
   12d2c:	strd	r4, [r0, #40]	; 0x28
   12d30:	strd	r8, [r0, #56]	; 0x38
   12d34:	strd	r6, [r0, #72]	; 0x48
   12d38:	strd	r6, [r0, #64]	; 0x40
   12d3c:	strd	r2, [r0, #48]	; 0x30
   12d40:	str	r1, [r0, #80]	; 0x50
   12d44:	pop	{r4, r5, r6, r7, r8, r9}
   12d48:	bx	lr
   12d4c:	nop			; (mov r0, r0)
   12d50:	vtbl.8	d12, {d12-d13}, d8
   12d54:	bvs	28c6f8 <stdout@@GLIBC_2.4+0x24f58c>
   12d58:	strbhi	sl, [sl], #1851	; 0x73b
   12d5c:	bllt	19fe778 <stdout@@GLIBC_2.4+0x19c160c>
   12d60:	vcmla.f32	d15, d4, d27[0], #90
   12d64:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   12d68:	svcpl	0x001d36f1
   12d6c:	strbge	pc, [pc, #-1338]	; 1283a <dcngettext@plt+0x1812>	; <UNPREDICTABLE>
   12d70:	sfmge	f0, 3, [r6, #836]!	; 0x344
   12d74:	tstpl	lr, pc, ror r2
   12d78:	blcs	faddfc <stdout@@GLIBC_2.4+0xf70c90>
   12d7c:	blls	16cfb4 <stdout@@GLIBC_2.4+0x12fe48>
   12d80:	blx	1082336 <stdout@@GLIBC_2.4+0x10451ca>
   12d84:	svcne	0x0083d9ab
   12d88:	cmnne	lr, #1073741854	; 0x4000001e
   12d8c:	blpl	ff8461f8 <stdout@@GLIBC_2.4+0xff80908c>
   12d90:	push	{r4, r5, r6, r7, r8, r9}
   12d94:	mov	r1, #0
   12d98:	add	r7, pc, #120	; 0x78
   12d9c:	ldrd	r6, [r7]
   12da0:	add	r5, pc, #120	; 0x78
   12da4:	ldrd	r4, [r5]
   12da8:	add	r3, pc, #120	; 0x78
   12dac:	ldrd	r2, [r3]
   12db0:	add	r9, pc, #120	; 0x78
   12db4:	ldrd	r8, [r9]
   12db8:	strd	r6, [r0]
   12dbc:	add	r7, pc, #116	; 0x74
   12dc0:	ldrd	r6, [r7]
   12dc4:	strd	r4, [r0, #8]
   12dc8:	strd	r2, [r0, #16]
   12dcc:	add	r5, pc, #108	; 0x6c
   12dd0:	ldrd	r4, [r5]
   12dd4:	add	r3, pc, #108	; 0x6c
   12dd8:	ldrd	r2, [r3]
   12ddc:	strd	r8, [r0, #24]
   12de0:	add	r9, pc, #104	; 0x68
   12de4:	ldrd	r8, [r9]
   12de8:	strd	r6, [r0, #32]
   12dec:	mov	r6, #0
   12df0:	mov	r7, #0
   12df4:	strd	r4, [r0, #40]	; 0x28
   12df8:	strd	r8, [r0, #56]	; 0x38
   12dfc:	strd	r6, [r0, #72]	; 0x48
   12e00:	strd	r6, [r0, #64]	; 0x40
   12e04:	strd	r2, [r0, #48]	; 0x30
   12e08:	str	r1, [r0, #80]	; 0x50
   12e0c:	pop	{r4, r5, r6, r7, r8, r9}
   12e10:	bx	lr
   12e14:	nop			; (mov r0, r0)
   12e18:	ldrdgt	r9, [r5, -r8]
   12e1c:	blgt	feefa398 <stdout@@GLIBC_2.4+0xfeebd22c>
   12e20:	ldrbtcc	sp, [ip], -r7, lsl #10
   12e24:	addsvs	r2, sl, #688128	; 0xa8000
   12e28:	rsbscc	sp, r0, r7, lsl sp
   12e2c:	cmpls	r9, sl, asr r1
   12e30:			; <UNDEFINED> instruction: 0xf70e5939
   12e34:	strne	lr, [pc, #-3288]!	; 12164 <dcngettext@plt+0x113c>
   12e38:			; <UNDEFINED> instruction: 0xffc00b31
   12e3c:	ldrvs	r2, [r3, -r7, ror #12]!
   12e40:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   12e44:			; <UNDEFINED> instruction: 0x8eb44a87
   12e48:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   12e4c:	blle	31e688 <stdout@@GLIBC_2.4+0x2e151c>
   12e50:	cdplt	15, 15, cr4, cr10, cr4, {5}
   12e54:			; <UNDEFINED> instruction: 0x47b5481d
   12e58:	push	{r4, r5, lr}
   12e5c:	sub	ip, r0, #8
   12e60:	sub	sp, sp, #12
   12e64:	mov	r5, r1
   12e68:	add	r4, r0, #56	; 0x38
   12e6c:	mov	r2, r1
   12e70:	ldr	lr, [ip, #8]!
   12e74:	mov	r3, sp
   12e78:	rev	lr, lr
   12e7c:	ldr	r1, [ip, #4]
   12e80:	str	lr, [sp, #4]
   12e84:	rev	r1, r1
   12e88:	str	r1, [sp]
   12e8c:	ldm	r3!, {r0, r1}
   12e90:	cmp	ip, r4
   12e94:	add	r2, r2, #8
   12e98:	str	r0, [r2, #-8]
   12e9c:	str	r1, [r2, #-4]
   12ea0:	bne	12e70 <dcngettext@plt+0x1e48>
   12ea4:	mov	r0, r5
   12ea8:	add	sp, sp, #12
   12eac:	pop	{r4, r5, pc}
   12eb0:	push	{r4, r5, lr}
   12eb4:	sub	ip, r0, #8
   12eb8:	sub	sp, sp, #12
   12ebc:	mov	r5, r1
   12ec0:	add	r4, r0, #40	; 0x28
   12ec4:	mov	r2, r1
   12ec8:	ldr	lr, [ip, #8]!
   12ecc:	mov	r3, sp
   12ed0:	rev	lr, lr
   12ed4:	ldr	r1, [ip, #4]
   12ed8:	str	lr, [sp, #4]
   12edc:	rev	r1, r1
   12ee0:	str	r1, [sp]
   12ee4:	ldm	r3!, {r0, r1}
   12ee8:	cmp	ip, r4
   12eec:	add	r2, r2, #8
   12ef0:	str	r0, [r2, #-8]
   12ef4:	str	r1, [r2, #-4]
   12ef8:	bne	12ec8 <dcngettext@plt+0x1ea0>
   12efc:	mov	r0, r5
   12f00:	add	sp, sp, #12
   12f04:	pop	{r4, r5, pc}
   12f08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f0c:	sub	sp, sp, #7296	; 0x1c80
   12f10:	sub	sp, sp, #4
   12f14:	add	r3, sp, #7232	; 0x1c40
   12f18:	add	r3, r3, #60	; 0x3c
   12f1c:	mov	lr, r2
   12f20:	str	r2, [r3]
   12f24:	ldrd	r2, [r2, #64]	; 0x40
   12f28:	mov	r5, #0
   12f2c:	ldrd	r6, [lr, #72]	; 0x48
   12f30:	adds	r2, r2, r1
   12f34:	adc	r3, r3, r5
   12f38:	cmp	r5, r3
   12f3c:	cmpeq	r1, r2
   12f40:	ldrd	r8, [lr, #24]
   12f44:	mov	ip, lr
   12f48:	movhi	ip, #1
   12f4c:	movls	ip, #0
   12f50:	adds	r6, r6, ip
   12f54:	add	r4, sp, #7232	; 0x1c40
   12f58:	adc	r7, r7, #0
   12f5c:	add	r4, r4, #56	; 0x38
   12f60:	bic	r1, r1, #7
   12f64:	strd	r2, [lr, #64]	; 0x40
   12f68:	strd	r8, [sp, #40]	; 0x28
   12f6c:	ldrd	r2, [lr]
   12f70:	ldrd	r8, [lr, #40]	; 0x28
   12f74:	add	r1, r0, r1
   12f78:	ldrd	sl, [lr, #32]
   12f7c:	str	r1, [r4]
   12f80:	strd	r6, [lr, #72]	; 0x48
   12f84:	ldrd	r4, [lr, #8]
   12f88:	ldrd	r6, [lr, #16]
   12f8c:	strd	r2, [sp, #24]
   12f90:	mov	r2, r8
   12f94:	mov	r3, r9
   12f98:	cmp	r0, r1
   12f9c:	strd	sl, [sp, #32]
   12fa0:	strd	r4, [sp, #56]	; 0x38
   12fa4:	strd	r6, [sp, #80]	; 0x50
   12fa8:	strd	r2, [sp, #48]	; 0x30
   12fac:	ldrd	sl, [lr, #48]	; 0x30
   12fb0:	ldrd	r8, [lr, #56]	; 0x38
   12fb4:	bcs	24834 <dcngettext@plt+0x1380c>
   12fb8:	add	r1, sp, #7168	; 0x1c00
   12fbc:	add	r1, r1, #32
   12fc0:	strd	r8, [r1]
   12fc4:	add	r1, sp, #1280	; 0x500
   12fc8:	str	r0, [sp, #12]
   12fcc:	strd	sl, [r1]
   12fd0:	add	r1, sp, #7168	; 0x1c00
   12fd4:	add	r1, r1, #24
   12fd8:	strd	r2, [r1]
   12fdc:	ldrd	r0, [sp, #32]
   12fe0:	add	r3, sp, #1264	; 0x4f0
   12fe4:	add	r3, r3, #8
   12fe8:	strd	r0, [r3]
   12fec:	ldrd	r0, [sp, #40]	; 0x28
   12ff0:	add	r3, sp, #1264	; 0x4f0
   12ff4:	strd	sl, [sp, #16]
   12ff8:	strd	r0, [r3]
   12ffc:	add	r3, sp, #1248	; 0x4e0
   13000:	add	r3, r3, #8
   13004:	strd	r6, [r3]
   13008:	add	r3, sp, #7168	; 0x1c00
   1300c:	add	r3, r3, #16
   13010:	add	r1, sp, #7168	; 0x1c00
   13014:	strd	r4, [r3]
   13018:	ldrd	r2, [sp, #24]
   1301c:	add	r1, r1, #8
   13020:	strd	r8, [sp, #64]	; 0x40
   13024:	strd	r2, [r1]
   13028:	ldrd	sl, [sp, #32]
   1302c:	ldr	r6, [sp, #12]
   13030:	add	ip, sp, #1296	; 0x510
   13034:	lsr	r3, sl, #18
   13038:	orr	r3, r3, fp, lsl #14
   1303c:	str	r3, [sp, #1296]	; 0x510
   13040:	lsl	r3, fp, #23
   13044:	orr	r3, r3, sl, lsr #9
   13048:	str	r3, [sp, #1308]	; 0x51c
   1304c:	ldr	r3, [r6, #4]
   13050:	lsr	r2, sl, #14
   13054:	rev	r3, r3
   13058:	orr	r2, r2, fp, lsl #18
   1305c:	str	r3, [sp, #224]	; 0xe0
   13060:	add	r3, sp, #1280	; 0x500
   13064:	str	r2, [sp, #1288]	; 0x508
   13068:	lsr	r1, fp, #14
   1306c:	lsr	r2, fp, #18
   13070:	add	r3, r3, #8
   13074:	orr	r1, r1, sl, lsl #18
   13078:	orr	r2, r2, sl, lsl #14
   1307c:	ldr	r0, [r6]
   13080:	str	r1, [sp, #1292]	; 0x50c
   13084:	str	r2, [sp, #1300]	; 0x514
   13088:	ldrd	r2, [r3]
   1308c:	ldrd	r4, [ip]
   13090:	lsl	r1, sl, #23
   13094:	rev	r0, r0
   13098:	orr	ip, r1, fp, lsr #9
   1309c:	eor	r2, r2, r4
   130a0:	eor	r3, r3, r5
   130a4:	str	r0, [sp, #228]	; 0xe4
   130a8:	ldrd	r4, [sp, #16]
   130ac:	ldrd	r0, [sp, #48]	; 0x30
   130b0:	str	ip, [sp, #1304]	; 0x518
   130b4:	ldrd	r8, [sp, #24]
   130b8:	eor	r5, r5, r1
   130bc:	add	r1, sp, #1296	; 0x510
   130c0:	add	r1, r1, #8
   130c4:	eor	r4, r4, r0
   130c8:	ldrd	r0, [r1]
   130cc:	lsr	lr, r8, #28
   130d0:	lsl	ip, r9, #30
   130d4:	eor	r0, r0, r2
   130d8:	eor	r1, r1, r3
   130dc:	add	r3, pc, #884	; 0x374
   130e0:	ldrd	r2, [r3]
   130e4:	strd	r0, [sp, #24]
   130e8:	ldrd	r0, [sp, #224]	; 0xe0
   130ec:	and	sl, sl, r4
   130f0:	and	fp, fp, r5
   130f4:	adds	r0, r0, r2
   130f8:	adc	r1, r1, r3
   130fc:	orr	r3, lr, r9, lsl #4
   13100:	str	r3, [sp, #1312]	; 0x520
   13104:	orr	r3, ip, r8, lsr #2
   13108:	str	r3, [sp, #1324]	; 0x52c
   1310c:	ldrd	r2, [sp, #24]
   13110:	lsl	lr, r8, #30
   13114:	orr	lr, lr, r9, lsr #2
   13118:	adds	r2, r2, r0
   1311c:	adc	r3, r3, r1
   13120:	ldrd	r0, [sp, #16]
   13124:	str	lr, [sp, #1320]	; 0x528
   13128:	add	lr, sp, #1312	; 0x520
   1312c:	eor	r0, r0, sl
   13130:	eor	r1, r1, fp
   13134:	mov	r6, r0
   13138:	ldrd	sl, [sp, #56]	; 0x38
   1313c:	adds	r6, r6, r2
   13140:	mov	r7, r1
   13144:	adc	r7, r7, r3
   13148:	lsr	r4, r9, #28
   1314c:	lsl	ip, r9, #25
   13150:	add	lr, lr, #8
   13154:	add	r3, sp, #1312	; 0x520
   13158:	orr	r4, r4, r8, lsl #4
   1315c:	orr	ip, ip, r8, lsr #7
   13160:	mov	r5, r9
   13164:	orr	r0, r8, sl
   13168:	orr	r1, r9, fp
   1316c:	str	r4, [sp, #1316]	; 0x524
   13170:	str	ip, [sp, #1332]	; 0x534
   13174:	mov	r4, r8
   13178:	lsl	ip, r8, #25
   1317c:	ldrd	r2, [r3]
   13180:	ldrd	r8, [lr]
   13184:	eor	r3, r3, r9
   13188:	mov	r9, r3
   1318c:	eor	r2, r2, r8
   13190:	orr	r3, ip, r5, lsr #7
   13194:	mov	r8, r2
   13198:	str	r3, [sp, #1328]	; 0x530
   1319c:	ldrd	r2, [sp, #80]	; 0x50
   131a0:	strd	r4, [sp, #24]
   131a4:	and	r4, r4, sl
   131a8:	and	r2, r2, r0
   131ac:	and	r3, r3, r1
   131b0:	mov	r0, r2
   131b4:	mov	r1, r3
   131b8:	ldrd	r2, [sp, #64]	; 0x40
   131bc:	and	r5, r5, fp
   131c0:	orr	r0, r0, r4
   131c4:	adds	r2, r2, r6
   131c8:	adc	r3, r3, r7
   131cc:	mov	r7, r3
   131d0:	add	r3, sp, #1328	; 0x530
   131d4:	mov	r6, r2
   131d8:	ldrd	r2, [r3]
   131dc:	orr	r1, r1, r5
   131e0:	eor	r2, r2, r8
   131e4:	eor	r3, r3, r9
   131e8:	ldrd	r8, [sp, #40]	; 0x28
   131ec:	adds	r8, r8, r6
   131f0:	adc	r9, r9, r7
   131f4:	adds	r2, r2, r0
   131f8:	adc	r3, r3, r1
   131fc:	adds	r0, r6, r2
   13200:	ldr	r6, [sp, #12]
   13204:	mov	sl, r8
   13208:	adc	r1, r7, r3
   1320c:	mov	fp, r9
   13210:	mov	r9, r1
   13214:	ldr	r1, [r6, #12]
   13218:	ldr	r5, [r6, #8]
   1321c:	lsr	r3, sl, #18
   13220:	mov	r8, r0
   13224:	lsr	r2, sl, #14
   13228:	rev	ip, r1
   1322c:	orr	r3, r3, fp, lsl #14
   13230:	mov	r6, r8
   13234:	mov	r7, r9
   13238:	str	ip, [sp, #64]	; 0x40
   1323c:	lsr	r4, fp, #14
   13240:	orr	ip, r2, fp, lsl #18
   13244:	str	r3, [sp, #1344]	; 0x540
   13248:	lsl	r1, r9, #30
   1324c:	ldrd	r2, [sp, #32]
   13250:	ldrd	r8, [sp, #48]	; 0x30
   13254:	rev	r5, r5
   13258:	str	r5, [sp, #68]	; 0x44
   1325c:	orr	r5, r4, sl, lsl #18
   13260:	str	r5, [sp, #1340]	; 0x53c
   13264:	mov	r4, sl
   13268:	mov	r5, fp
   1326c:	str	ip, [sp, #1336]	; 0x538
   13270:	eor	r3, r3, r9
   13274:	lsl	ip, fp, #23
   13278:	strd	r4, [sp, #40]	; 0x28
   1327c:	orr	ip, ip, sl, lsr #9
   13280:	lsr	r0, r0, #28
   13284:	and	r5, r5, r3
   13288:	mov	r3, r5
   1328c:	lsr	lr, fp, #18
   13290:	ldr	r5, [sp, #44]	; 0x2c
   13294:	str	ip, [sp, #1356]	; 0x54c
   13298:	orr	ip, r0, r7, lsl #4
   1329c:	orr	lr, lr, sl, lsl #14
   132a0:	str	ip, [sp, #1360]	; 0x550
   132a4:	orr	ip, r1, r6, lsr #2
   132a8:	str	lr, [sp, #1348]	; 0x544
   132ac:	str	ip, [sp, #1372]	; 0x55c
   132b0:	lsl	lr, sl, #23
   132b4:	lsl	ip, r6, #30
   132b8:	lsr	r0, r7, #28
   132bc:	lsl	r1, r7, #25
   132c0:	orr	lr, lr, r5, lsr #9
   132c4:	orr	ip, ip, r7, lsr #2
   132c8:	str	lr, [sp, #1352]	; 0x548
   132cc:	str	ip, [sp, #1368]	; 0x558
   132d0:	orr	lr, r0, r6, lsl #4
   132d4:	orr	ip, r1, r6, lsr #7
   132d8:	add	r1, sp, #1328	; 0x530
   132dc:	str	lr, [sp, #1364]	; 0x554
   132e0:	add	r1, r1, #8
   132e4:	add	lr, sp, #1344	; 0x540
   132e8:	ldrd	sl, [sp, #16]
   132ec:	ldrd	r0, [r1]
   132f0:	str	ip, [sp, #1380]	; 0x564
   132f4:	strd	r6, [sp, #16]
   132f8:	lsl	ip, r6, #25
   132fc:	ldrd	r6, [lr]
   13300:	eor	r2, r2, r8
   13304:	ldrd	r8, [sp, #64]	; 0x40
   13308:	eor	r0, r0, r6
   1330c:	eor	r1, r1, r7
   13310:	add	r7, pc, #328	; 0x148
   13314:	ldrd	r6, [r7]
   13318:	adds	sl, sl, r8
   1331c:	and	r4, r4, r2
   13320:	adc	fp, fp, r9
   13324:	mov	r2, r4
   13328:	ldrd	r4, [sp, #48]	; 0x30
   1332c:	ldrd	r8, [sp, #24]
   13330:	ldr	lr, [sp, #20]
   13334:	adds	r6, r6, sl
   13338:	adc	r7, r7, fp
   1333c:	mov	sl, r6
   13340:	mov	fp, r7
   13344:	orr	ip, ip, lr, lsr #7
   13348:	ldrd	r6, [sp, #16]
   1334c:	str	ip, [sp, #1376]	; 0x560
   13350:	add	ip, sp, #1344	; 0x540
   13354:	add	ip, ip, #8
   13358:	orr	r6, r6, r8
   1335c:	orr	r7, r7, r9
   13360:	eor	r4, r4, r2
   13364:	eor	r5, r5, r3
   13368:	mov	r2, r4
   1336c:	mov	r3, r5
   13370:	mov	r4, r6
   13374:	mov	r5, r7
   13378:	ldrd	r6, [ip]
   1337c:	add	ip, sp, #1360	; 0x550
   13380:	add	ip, ip, #8
   13384:	eor	r7, r7, r1
   13388:	add	r1, sp, #1360	; 0x550
   1338c:	adds	r2, r2, sl
   13390:	adc	r3, r3, fp
   13394:	eor	r6, r6, r0
   13398:	ldrd	sl, [ip]
   1339c:	ldrd	r0, [r1]
   133a0:	strd	r8, [sp, #72]	; 0x48
   133a4:	adds	r6, r6, r2
   133a8:	eor	r0, r0, sl
   133ac:	eor	r1, r1, fp
   133b0:	ldrd	sl, [sp, #56]	; 0x38
   133b4:	add	ip, sp, #1376	; 0x560
   133b8:	adc	r7, r7, r3
   133bc:	and	sl, sl, r4
   133c0:	and	fp, fp, r5
   133c4:	mov	r4, sl
   133c8:	mov	r5, fp
   133cc:	mov	sl, r8
   133d0:	mov	fp, r9
   133d4:	ldrd	r8, [sp, #16]
   133d8:	mov	r2, r6
   133dc:	mov	r3, r7
   133e0:	and	r8, r8, sl
   133e4:	ldrd	r6, [ip]
   133e8:	and	r9, r9, fp
   133ec:	ldrd	sl, [sp, #80]	; 0x50
   133f0:	orr	r4, r4, r8
   133f4:	eor	r6, r6, r0
   133f8:	adds	sl, sl, r2
   133fc:	adc	fp, fp, r3
   13400:	orr	r5, r5, r9
   13404:	adds	r0, r6, r4
   13408:	eor	r7, r7, r1
   1340c:	adc	r1, r7, r5
   13410:	adds	r6, r0, r2
   13414:	mov	r8, r6
   13418:	ldr	r6, [sp, #12]
   1341c:	adc	r7, r1, r3
   13420:	mov	r9, r7
   13424:	ldr	r3, [r6, #16]
   13428:	ldr	ip, [r6, #20]
   1342c:	mov	r7, r3
   13430:	lsr	r3, sl, #18
   13434:	lsr	r2, sl, #14
   13438:	orr	r3, r3, fp, lsl #14
   1343c:	rev	ip, ip
   13440:	str	ip, [sp, #24]
   13444:	ldrd	r0, [sp, #40]	; 0x28
   13448:	orr	ip, r2, fp, lsl #18
   1344c:	str	r3, [sp, #1392]	; 0x570
   13450:	b	13478 <dcngettext@plt+0x2450>
   13454:	nop			; (mov r0, r0)
   13458:	strle	sl, [r8, -r2, lsr #28]!
   1345c:	addmi	r2, sl, #152, 30	; 0x260
   13460:	mvncs	r6, #859832320	; 0x33400000
   13464:	teqvc	r7, r1	; <illegal shifter operand>
   13468:	mcrr	11, 2, r3, sp, cr15
   1346c:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   13470:			; <UNDEFINED> instruction: 0x8189dbbc
   13474:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   13478:	ldrd	r2, [sp, #32]
   1347c:	lsr	r5, fp, #18
   13480:	lsl	r4, fp, #23
   13484:	orr	r5, r5, sl, lsl #14
   13488:	eor	r1, r1, r3
   1348c:	str	r5, [sp, #1396]	; 0x574
   13490:	orr	r5, r4, sl, lsr #9
   13494:	eor	r0, r0, r2
   13498:	mov	r3, r1
   1349c:	str	ip, [sp, #1384]	; 0x568
   134a0:	rev	r7, r7
   134a4:	lsr	ip, fp, #14
   134a8:	str	r5, [sp, #1404]	; 0x57c
   134ac:	mov	r4, sl
   134b0:	mov	r5, fp
   134b4:	mov	r6, ip
   134b8:	str	r7, [sp, #28]
   134bc:	and	r4, r4, r0
   134c0:	and	r5, r5, r3
   134c4:	ldrd	r0, [sp, #48]	; 0x30
   134c8:	mov	r2, r4
   134cc:	mov	r3, r5
   134d0:	lsr	lr, r8, #28
   134d4:	ldrd	r4, [sp, #24]
   134d8:	mov	r7, r6
   134dc:	orr	r7, r7, sl, lsl #18
   134e0:	orr	lr, lr, r9, lsl #4
   134e4:	str	r7, [sp, #1388]	; 0x56c
   134e8:	str	lr, [sp, #1408]	; 0x580
   134ec:	lsl	r7, sl, #23
   134f0:	lsr	lr, r9, #28
   134f4:	adds	r4, r4, r0
   134f8:	mov	r6, lr
   134fc:	orr	r7, r7, fp, lsr #9
   13500:	lsl	ip, r9, #30
   13504:	lsl	lr, r8, #30
   13508:	adc	r5, r5, r1
   1350c:	orr	ip, ip, r8, lsr #2
   13510:	orr	lr, lr, r9, lsr #2
   13514:	str	r7, [sp, #1400]	; 0x578
   13518:	add	r1, sp, #1376	; 0x560
   1351c:	orr	r7, r6, r8, lsl #4
   13520:	str	ip, [sp, #1420]	; 0x58c
   13524:	strd	sl, [sp, #88]	; 0x58
   13528:	str	r7, [sp, #1412]	; 0x584
   1352c:	add	r1, r1, #8
   13530:	str	lr, [sp, #1416]	; 0x588
   13534:	add	lr, sp, #1392	; 0x570
   13538:	ldrd	r0, [r1]
   1353c:	ldrd	r6, [lr]
   13540:	lsl	ip, r9, #25
   13544:	orr	ip, ip, r8, lsr #7
   13548:	eor	r0, r0, r6
   1354c:	eor	r1, r1, r7
   13550:	str	ip, [sp, #1428]	; 0x594
   13554:	mov	r6, r0
   13558:	mov	r7, r1
   1355c:	ldrd	sl, [sp, #32]
   13560:	lsl	ip, r8, #25
   13564:	sub	r1, pc, #260	; 0x104
   13568:	ldrd	r0, [r1]
   1356c:	orr	ip, ip, r9, lsr #7
   13570:	str	ip, [sp, #1424]	; 0x590
   13574:	add	ip, sp, #1392	; 0x570
   13578:	adds	r0, r0, r4
   1357c:	eor	sl, sl, r2
   13580:	add	ip, ip, #8
   13584:	adc	r1, r1, r5
   13588:	eor	fp, fp, r3
   1358c:	ldrd	r4, [sp, #16]
   13590:	mov	r2, sl
   13594:	adds	r2, r2, r0
   13598:	mov	r3, fp
   1359c:	ldrd	sl, [ip]
   135a0:	add	ip, sp, #1408	; 0x580
   135a4:	adc	r3, r3, r1
   135a8:	add	ip, ip, #8
   135ac:	add	r1, sp, #1408	; 0x580
   135b0:	orr	r4, r4, r8
   135b4:	orr	r5, r5, r9
   135b8:	strd	r8, [sp, #48]	; 0x30
   135bc:	ldrd	r8, [sp, #72]	; 0x48
   135c0:	eor	sl, sl, r6
   135c4:	eor	fp, fp, r7
   135c8:	ldrd	r0, [r1]
   135cc:	ldrd	r6, [ip]
   135d0:	and	r8, r8, r4
   135d4:	and	r9, r9, r5
   135d8:	eor	r0, r0, r6
   135dc:	eor	r1, r1, r7
   135e0:	mov	r4, r8
   135e4:	mov	r5, r9
   135e8:	ldrd	r6, [sp, #16]
   135ec:	ldrd	r8, [sp, #48]	; 0x30
   135f0:	add	ip, sp, #1424	; 0x590
   135f4:	and	r6, r6, r8
   135f8:	adds	r8, sl, r2
   135fc:	and	r7, r7, r9
   13600:	adc	r9, fp, r3
   13604:	mov	r2, r8
   13608:	mov	r3, r9
   1360c:	ldrd	r8, [ip]
   13610:	orr	r6, r6, r4
   13614:	mov	r4, r6
   13618:	eor	r8, r8, r0
   1361c:	eor	r9, r9, r1
   13620:	mov	r0, r8
   13624:	mov	r1, r9
   13628:	ldrd	r8, [sp, #56]	; 0x38
   1362c:	orr	r7, r7, r5
   13630:	mov	r5, r7
   13634:	adds	r8, r8, r2
   13638:	adc	r9, r9, r3
   1363c:	adds	r0, r0, r4
   13640:	adc	r1, r1, r5
   13644:	adds	r4, r0, r2
   13648:	adc	r5, r1, r3
   1364c:	ldr	r1, [sp, #12]
   13650:	mov	r6, r8
   13654:	mov	r7, r9
   13658:	mov	r9, r5
   1365c:	ldr	r5, [r1, #24]
   13660:	ldr	r1, [r1, #28]
   13664:	lsr	r2, r6, #14
   13668:	rev	ip, r1
   1366c:	lsr	r3, r6, #18
   13670:	mov	r8, r4
   13674:	str	ip, [sp, #184]	; 0xb8
   13678:	orr	r3, r3, r7, lsl #14
   1367c:	orr	ip, r2, r7, lsl #18
   13680:	ldrd	sl, [sp, #40]	; 0x28
   13684:	str	ip, [sp, #1432]	; 0x598
   13688:	str	r3, [sp, #1440]	; 0x5a0
   1368c:	lsl	ip, r7, #23
   13690:	ldrd	r2, [sp, #88]	; 0x58
   13694:	lsr	r0, r8, #28
   13698:	orr	ip, ip, r6, lsr #9
   1369c:	lsl	r1, r9, #30
   136a0:	str	ip, [sp, #1452]	; 0x5ac
   136a4:	orr	ip, r0, r9, lsl #4
   136a8:	eor	sl, sl, r2
   136ac:	eor	fp, fp, r3
   136b0:	rev	r5, r5
   136b4:	str	ip, [sp, #1456]	; 0x5b0
   136b8:	mov	r0, r6
   136bc:	orr	ip, r1, r8, lsr #2
   136c0:	mov	r1, r7
   136c4:	str	r5, [sp, #188]	; 0xbc
   136c8:	and	r0, r0, sl
   136cc:	and	r1, r1, fp
   136d0:	mov	sl, r0
   136d4:	mov	fp, r1
   136d8:	ldrd	r2, [sp, #184]	; 0xb8
   136dc:	ldrd	r0, [sp, #32]
   136e0:	lsr	r4, r7, #14
   136e4:	orr	r5, r4, r6, lsl #18
   136e8:	adds	r2, r2, r0
   136ec:	adc	r3, r3, r1
   136f0:	lsr	lr, r7, #18
   136f4:	str	r5, [sp, #1436]	; 0x59c
   136f8:	lsl	r5, r6, #23
   136fc:	orr	lr, lr, r6, lsl #14
   13700:	lsr	r4, r9, #28
   13704:	mov	r1, r3
   13708:	orr	r3, r5, r7, lsr #9
   1370c:	str	lr, [sp, #1444]	; 0x5a4
   13710:	str	ip, [sp, #1468]	; 0x5bc
   13714:	lsl	lr, r8, #30
   13718:	strd	r6, [sp, #32]
   1371c:	str	r3, [sp, #1448]	; 0x5a8
   13720:	orr	r3, r4, r8, lsl #4
   13724:	lsl	ip, r9, #25
   13728:	str	r3, [sp, #1460]	; 0x5b4
   1372c:	orr	r3, lr, r9, lsr #2
   13730:	str	r3, [sp, #1464]	; 0x5b8
   13734:	orr	r3, ip, r8, lsr #7
   13738:	str	r3, [sp, #1476]	; 0x5c4
   1373c:	add	r3, sp, #1424	; 0x590
   13740:	add	r3, r3, #8
   13744:	ldrd	r4, [r3]
   13748:	add	r3, sp, #1440	; 0x5a0
   1374c:	mov	r0, r2
   13750:	ldrd	r6, [r3]
   13754:	lsl	ip, r8, #25
   13758:	orr	ip, ip, r9, lsr #7
   1375c:	eor	r4, r4, r6
   13760:	eor	r5, r5, r7
   13764:	sub	r7, pc, #764	; 0x2fc
   13768:	ldrd	r6, [r7]
   1376c:	strd	r4, [sp, #56]	; 0x38
   13770:	ldrd	r4, [sp, #40]	; 0x28
   13774:	adds	r6, r6, r0
   13778:	adc	r7, r7, r1
   1377c:	mov	r0, r6
   13780:	mov	r1, r7
   13784:	ldrd	r6, [sp, #48]	; 0x30
   13788:	str	ip, [sp, #1472]	; 0x5c0
   1378c:	add	ip, sp, #1440	; 0x5a0
   13790:	mov	r2, sl
   13794:	add	ip, ip, #8
   13798:	orr	r6, r6, r8
   1379c:	orr	r7, r7, r9
   137a0:	mov	r3, fp
   137a4:	eor	r2, r2, r4
   137a8:	adds	r2, r2, r0
   137ac:	eor	r3, r3, r5
   137b0:	mov	sl, r6
   137b4:	ldrd	r4, [sp, #56]	; 0x38
   137b8:	mov	fp, r7
   137bc:	ldrd	r6, [ip]
   137c0:	add	ip, sp, #1456	; 0x5b0
   137c4:	adc	r3, r3, r1
   137c8:	add	ip, ip, #8
   137cc:	add	r1, sp, #1456	; 0x5b0
   137d0:	eor	r6, r6, r4
   137d4:	ldrd	r0, [r1]
   137d8:	eor	r7, r7, r5
   137dc:	ldrd	r4, [ip]
   137e0:	strd	r8, [sp, #96]	; 0x60
   137e4:	adds	r6, r6, r2
   137e8:	eor	r0, r0, r4
   137ec:	eor	r1, r1, r5
   137f0:	ldrd	r4, [sp, #48]	; 0x30
   137f4:	add	ip, sp, #1472	; 0x5c0
   137f8:	adc	r7, r7, r3
   137fc:	and	r4, r4, r8
   13800:	and	r5, r5, r9
   13804:	mov	r8, r4
   13808:	mov	r9, r5
   1380c:	ldrd	r4, [sp, #16]
   13810:	mov	r2, r6
   13814:	mov	r3, r7
   13818:	and	sl, sl, r4
   1381c:	and	fp, fp, r5
   13820:	orr	r8, r8, sl
   13824:	orr	r9, r9, fp
   13828:	ldrd	r6, [ip]
   1382c:	mov	r4, r8
   13830:	mov	r5, r9
   13834:	ldrd	r8, [sp, #72]	; 0x48
   13838:	eor	r6, r6, r0
   1383c:	eor	r7, r7, r1
   13840:	adds	r8, r8, r2
   13844:	adc	r9, r9, r3
   13848:	adds	r0, r6, r4
   1384c:	adc	r1, r7, r5
   13850:	adds	r4, r0, r2
   13854:	adc	r5, r1, r3
   13858:	ldr	r1, [sp, #12]
   1385c:	lsr	r2, r8, #14
   13860:	mov	sl, r8
   13864:	ldr	lr, [r1, #32]
   13868:	ldr	r1, [r1, #36]	; 0x24
   1386c:	mov	r7, r5
   13870:	rev	ip, r1
   13874:	str	ip, [sp, #72]	; 0x48
   13878:	orr	ip, r2, r9, lsl #18
   1387c:	str	ip, [sp, #1480]	; 0x5c8
   13880:	lsr	ip, r9, #14
   13884:	lsr	r0, r9, #18
   13888:	orr	ip, ip, sl, lsl #18
   1388c:	lsr	r3, r8, #18
   13890:	mov	r6, r4
   13894:	mov	fp, r9
   13898:	orr	r3, r3, r9, lsl #14
   1389c:	lsl	r1, r9, #23
   138a0:	lsr	r2, r4, #28
   138a4:	ldrd	r8, [sp, #88]	; 0x58
   138a8:	ldrd	r4, [sp, #32]
   138ac:	str	ip, [sp, #1484]	; 0x5cc
   138b0:	orr	ip, r0, sl, lsl #14
   138b4:	str	r3, [sp, #1488]	; 0x5d0
   138b8:	str	ip, [sp, #1492]	; 0x5d4
   138bc:	lsl	r3, r7, #30
   138c0:	orr	ip, r1, sl, lsr #9
   138c4:	orr	r3, r3, r6, lsr #2
   138c8:	rev	lr, lr
   138cc:	str	ip, [sp, #1500]	; 0x5dc
   138d0:	orr	ip, r2, r7, lsl #4
   138d4:	str	lr, [sp, #76]	; 0x4c
   138d8:	eor	r8, r8, r4
   138dc:	eor	r9, r9, r5
   138e0:	str	ip, [sp, #1504]	; 0x5e0
   138e4:	str	r3, [sp, #1516]	; 0x5ec
   138e8:	lsr	ip, r7, #28
   138ec:	lsl	r3, r7, #25
   138f0:	mov	r4, r8
   138f4:	mov	r5, r9
   138f8:	lsl	r2, r6, #30
   138fc:	add	r9, pc, #868	; 0x364
   13900:	ldrd	r8, [r9]
   13904:	ldrd	r0, [sp, #72]	; 0x48
   13908:	orr	ip, ip, r6, lsl #4
   1390c:	orr	r3, r3, r6, lsr #7
   13910:	str	ip, [sp, #1508]	; 0x5e4
   13914:	str	r3, [sp, #1524]	; 0x5f4
   13918:	orr	ip, r2, r7, lsr #2
   1391c:	ldrd	r2, [sp, #40]	; 0x28
   13920:	adds	r0, r0, r8
   13924:	adc	r1, r1, r9
   13928:	adds	r2, r2, r0
   1392c:	adc	r3, r3, r1
   13930:	mov	r0, r2
   13934:	mov	r1, r3
   13938:	mov	r9, fp
   1393c:	ldrd	r2, [sp, #88]	; 0x58
   13940:	and	r9, r9, r5
   13944:	mov	r5, r9
   13948:	eor	r3, r3, r5
   1394c:	mov	r8, sl
   13950:	and	r8, r8, r4
   13954:	mov	r9, r3
   13958:	add	r3, sp, #1472	; 0x5c0
   1395c:	eor	r2, r2, r8
   13960:	add	r3, r3, #8
   13964:	mov	r8, r2
   13968:	ldrd	r4, [r3]
   1396c:	adds	r8, r8, r0
   13970:	add	r3, sp, #1488	; 0x5d0
   13974:	adc	r9, r9, r1
   13978:	add	r1, sp, #1488	; 0x5d0
   1397c:	ldrd	r2, [r3]
   13980:	lsl	lr, sl, #23
   13984:	add	r1, r1, #8
   13988:	orr	lr, lr, fp, lsr #9
   1398c:	str	lr, [sp, #1496]	; 0x5d8
   13990:	str	ip, [sp, #1512]	; 0x5e8
   13994:	ldrd	r0, [r1]
   13998:	strd	sl, [sp, #104]	; 0x68
   1399c:	lsl	ip, r6, #25
   139a0:	ldrd	sl, [sp, #96]	; 0x60
   139a4:	orr	ip, ip, r7, lsr #7
   139a8:	eor	r5, r5, r3
   139ac:	mov	r3, r5
   139b0:	str	ip, [sp, #1520]	; 0x5f0
   139b4:	eor	r4, r4, r2
   139b8:	add	ip, sp, #1504	; 0x5e0
   139bc:	orr	r5, fp, r7
   139c0:	mov	r2, r4
   139c4:	eor	r1, r1, r3
   139c8:	orr	r4, sl, r6
   139cc:	add	ip, ip, #8
   139d0:	eor	r0, r0, r2
   139d4:	mov	r3, r1
   139d8:	add	r1, sp, #1504	; 0x5e0
   139dc:	strd	r4, [sp, #40]	; 0x28
   139e0:	mov	r2, r0
   139e4:	ldrd	r4, [ip]
   139e8:	add	ip, sp, #1520	; 0x5f0
   139ec:	adds	r2, r2, r8
   139f0:	ldrd	r0, [r1]
   139f4:	adc	r3, r3, r9
   139f8:	ldrd	r8, [ip]
   139fc:	eor	r0, r0, r4
   13a00:	eor	r1, r1, r5
   13a04:	strd	r6, [sp, #112]	; 0x70
   13a08:	ldrd	r4, [sp, #48]	; 0x30
   13a0c:	and	sl, sl, r6
   13a10:	and	fp, fp, r7
   13a14:	ldrd	r6, [sp, #40]	; 0x28
   13a18:	eor	r8, r8, r0
   13a1c:	eor	r9, r9, r1
   13a20:	mov	r0, r8
   13a24:	mov	r1, r9
   13a28:	ldrd	r8, [sp, #16]
   13a2c:	and	r6, r6, r4
   13a30:	and	r7, r7, r5
   13a34:	orr	sl, sl, r6
   13a38:	adds	r8, r8, r2
   13a3c:	orr	fp, fp, r7
   13a40:	mov	r4, sl
   13a44:	adc	r9, r9, r3
   13a48:	mov	r5, fp
   13a4c:	adds	r0, r0, r4
   13a50:	adc	r1, r1, r5
   13a54:	adds	r4, r0, r2
   13a58:	adc	r5, r1, r3
   13a5c:	ldr	r1, [sp, #12]
   13a60:	mov	sl, r8
   13a64:	mov	fp, r9
   13a68:	ldr	r0, [r1, #40]	; 0x28
   13a6c:	ldr	r1, [r1, #44]	; 0x2c
   13a70:	lsr	r2, sl, #14
   13a74:	rev	ip, r1
   13a78:	strd	r4, [sp, #40]	; 0x28
   13a7c:	lsr	r3, sl, #18
   13a80:	str	ip, [sp, #80]	; 0x50
   13a84:	orr	ip, r2, fp, lsl #18
   13a88:	mov	r6, sl
   13a8c:	lsr	r4, fp, #14
   13a90:	orr	r3, r3, fp, lsl #14
   13a94:	mov	r7, fp
   13a98:	str	ip, [sp, #1528]	; 0x5f8
   13a9c:	lsr	lr, fp, #18
   13aa0:	lsl	ip, fp, #23
   13aa4:	ldrd	sl, [sp, #40]	; 0x28
   13aa8:	rev	r5, r0
   13aac:	str	r3, [sp, #1536]	; 0x600
   13ab0:	lsr	r2, sl, #28
   13ab4:	lsl	r3, fp, #30
   13ab8:	str	r5, [sp, #84]	; 0x54
   13abc:	ldrd	r0, [sp, #104]	; 0x68
   13ac0:	ldrd	sl, [sp, #32]
   13ac4:	orr	ip, ip, r6, lsr #9
   13ac8:	orr	r5, r4, r6, lsl #18
   13acc:	eor	r0, r0, sl
   13ad0:	eor	r1, r1, fp
   13ad4:	orr	lr, lr, r6, lsl #14
   13ad8:	strd	r0, [sp, #16]
   13adc:	ldrd	r0, [sp, #40]	; 0x28
   13ae0:	str	ip, [sp, #1548]	; 0x60c
   13ae4:	add	r9, pc, #388	; 0x184
   13ae8:	ldrd	r8, [r9]
   13aec:	orr	ip, r2, r1, lsl #4
   13af0:	orr	r3, r3, r0, lsr #2
   13af4:	mov	r4, r6
   13af8:	str	r5, [sp, #1532]	; 0x5fc
   13afc:	str	lr, [sp, #1540]	; 0x604
   13b00:	mov	r5, r7
   13b04:	str	ip, [sp, #1552]	; 0x610
   13b08:	str	r3, [sp, #1564]	; 0x61c
   13b0c:	lsl	r2, r0, #30
   13b10:	mov	r7, r1
   13b14:	lsl	lr, r6, #23
   13b18:	lsr	ip, r1, #28
   13b1c:	mov	r6, r0
   13b20:	lsl	r3, r1, #25
   13b24:	ldrd	r0, [sp, #80]	; 0x50
   13b28:	orr	ip, ip, r6, lsl #4
   13b2c:	orr	r3, r3, r6, lsr #7
   13b30:	adds	r0, r0, r8
   13b34:	adc	r1, r1, r9
   13b38:	str	ip, [sp, #1556]	; 0x614
   13b3c:	str	r3, [sp, #1572]	; 0x624
   13b40:	orr	ip, r2, r7, lsr #2
   13b44:	ldrd	r2, [sp, #88]	; 0x58
   13b48:	mov	r8, r0
   13b4c:	mov	r9, r1
   13b50:	ldrd	r0, [sp, #16]
   13b54:	adds	r2, r2, r8
   13b58:	strd	r4, [sp, #56]	; 0x38
   13b5c:	and	r0, r0, r4
   13b60:	and	r1, r1, r5
   13b64:	adc	r3, r3, r9
   13b68:	ldr	r5, [sp, #60]	; 0x3c
   13b6c:	mov	r8, r2
   13b70:	mov	r2, sl
   13b74:	mov	r9, r3
   13b78:	eor	r2, r2, r0
   13b7c:	mov	r3, fp
   13b80:	mov	r0, r2
   13b84:	eor	r3, r3, r1
   13b88:	adds	r8, r8, r0
   13b8c:	orr	lr, lr, r5, lsr #9
   13b90:	mov	r1, r3
   13b94:	add	r3, sp, #1520	; 0x5f0
   13b98:	adc	r9, r9, r1
   13b9c:	str	lr, [sp, #1544]	; 0x608
   13ba0:	add	r1, sp, #1536	; 0x600
   13ba4:	add	lr, sp, #1536	; 0x600
   13ba8:	add	r3, r3, #8
   13bac:	add	r1, r1, #8
   13bb0:	ldrd	r4, [lr]
   13bb4:	ldrd	r2, [r3]
   13bb8:	str	ip, [sp, #1560]	; 0x618
   13bbc:	lsl	ip, r6, #25
   13bc0:	ldrd	r6, [r1]
   13bc4:	eor	r2, r2, r4
   13bc8:	eor	r3, r3, r5
   13bcc:	add	r1, sp, #1552	; 0x610
   13bd0:	eor	r6, r6, r2
   13bd4:	eor	r7, r7, r3
   13bd8:	mov	r2, r6
   13bdc:	mov	r3, r7
   13be0:	ldrd	r6, [r1]
   13be4:	add	r1, sp, #1552	; 0x610
   13be8:	add	r1, r1, #8
   13bec:	ldrd	sl, [sp, #112]	; 0x70
   13bf0:	ldrd	r0, [r1]
   13bf4:	ldrd	r4, [sp, #40]	; 0x28
   13bf8:	ldr	lr, [sp, #44]	; 0x2c
   13bfc:	eor	r6, r6, r0
   13c00:	eor	r7, r7, r1
   13c04:	orr	r4, r4, sl
   13c08:	orr	r5, r5, fp
   13c0c:	mov	r0, r6
   13c10:	mov	r1, r7
   13c14:	mov	r6, sl
   13c18:	mov	r7, fp
   13c1c:	ldrd	sl, [sp, #40]	; 0x28
   13c20:	orr	ip, ip, lr, lsr #7
   13c24:	str	ip, [sp, #1568]	; 0x620
   13c28:	add	ip, sp, #1568	; 0x620
   13c2c:	adds	r2, r2, r8
   13c30:	and	sl, sl, r6
   13c34:	and	fp, fp, r7
   13c38:	adc	r3, r3, r9
   13c3c:	mov	r6, sl
   13c40:	ldrd	r8, [ip]
   13c44:	mov	r7, fp
   13c48:	ldrd	sl, [sp, #96]	; 0x60
   13c4c:	eor	r8, r8, r0
   13c50:	eor	r9, r9, r1
   13c54:	and	sl, sl, r4
   13c58:	and	fp, fp, r5
   13c5c:	mov	r0, r8
   13c60:	b	13c88 <dcngettext@plt+0x2c60>
   13c64:	nop			; (mov r0, r0)
   13c68:	vqrshl.u8	d27, d24, d8
   13c6c:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   13c70:			; <UNDEFINED> instruction: 0xb605d019
   13c74:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   13c78:	svcge	0x00194f9b
   13c7c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   13c80:	ble	1b740e8 <stdout@@GLIBC_2.4+0x1b36f7c>
   13c84:	blge	72b7e0 <stdout@@GLIBC_2.4+0x6ee674>
   13c88:	mov	r1, r9
   13c8c:	orr	r8, r6, sl
   13c90:	orr	r9, r7, fp
   13c94:	ldrd	r6, [sp, #48]	; 0x30
   13c98:	adds	r6, r6, r2
   13c9c:	adc	r7, r7, r3
   13ca0:	adds	r0, r0, r8
   13ca4:	adc	r1, r1, r9
   13ca8:	adds	r4, r0, r2
   13cac:	adc	r5, r1, r3
   13cb0:	lsr	r2, r6, #14
   13cb4:	strd	r4, [sp, #16]
   13cb8:	ldr	r1, [sp, #12]
   13cbc:	lsr	r3, r6, #18
   13cc0:	orr	r3, r3, r7, lsl #14
   13cc4:	ldr	lr, [r1, #48]	; 0x30
   13cc8:	ldr	r1, [r1, #52]	; 0x34
   13ccc:	lsr	r0, r7, #18
   13cd0:	rev	ip, r1
   13cd4:	str	ip, [sp, #128]	; 0x80
   13cd8:	orr	ip, r2, r7, lsl #18
   13cdc:	str	ip, [sp, #1576]	; 0x628
   13ce0:	lsr	ip, r7, #14
   13ce4:	orr	ip, ip, r6, lsl #18
   13ce8:	str	r3, [sp, #1584]	; 0x630
   13cec:	lsl	r1, r7, #23
   13cf0:	ldr	r3, [sp, #16]
   13cf4:	str	ip, [sp, #1580]	; 0x62c
   13cf8:	orr	ip, r0, r6, lsl #14
   13cfc:	str	ip, [sp, #1588]	; 0x634
   13d00:	orr	ip, r1, r6, lsr #9
   13d04:	ldr	r1, [sp, #20]
   13d08:	lsr	r2, r3, #28
   13d0c:	ldr	r3, [sp, #20]
   13d10:	ldrd	sl, [sp, #104]	; 0x68
   13d14:	str	ip, [sp, #1596]	; 0x63c
   13d18:	orr	ip, r2, r1, lsl #4
   13d1c:	ldr	r2, [sp, #16]
   13d20:	ldrd	r4, [sp, #56]	; 0x38
   13d24:	rev	lr, lr
   13d28:	lsl	r3, r3, #30
   13d2c:	str	lr, [sp, #132]	; 0x84
   13d30:	orr	r3, r3, r2, lsr #2
   13d34:	mov	r8, sl
   13d38:	mov	r9, fp
   13d3c:	eor	r8, r8, r4
   13d40:	eor	r9, r9, r5
   13d44:	str	ip, [sp, #1600]	; 0x640
   13d48:	ldrd	r4, [sp, #128]	; 0x80
   13d4c:	lsr	ip, r1, #28
   13d50:	str	r3, [sp, #1612]	; 0x64c
   13d54:	lsl	r3, r1, #25
   13d58:	sub	r1, pc, #232	; 0xe8
   13d5c:	ldrd	r0, [r1]
   13d60:	lsl	lr, r6, #23
   13d64:	lsl	r2, r2, #30
   13d68:	adds	r4, r4, r0
   13d6c:	adc	r5, r5, r1
   13d70:	mov	r1, r5
   13d74:	mov	r5, r7
   13d78:	mov	r0, r4
   13d7c:	orr	lr, lr, r5, lsr #9
   13d80:	str	lr, [sp, #1592]	; 0x638
   13d84:	ldr	lr, [sp, #16]
   13d88:	and	r7, r7, r9
   13d8c:	mov	r4, r6
   13d90:	orr	ip, ip, lr, lsl #4
   13d94:	str	ip, [sp, #1604]	; 0x644
   13d98:	ldr	ip, [sp, #20]
   13d9c:	orr	r3, r3, lr, lsr #7
   13da0:	str	r3, [sp, #1620]	; 0x654
   13da4:	orr	ip, r2, ip, lsr #2
   13da8:	ldrd	r2, [sp, #32]
   13dac:	and	r6, r6, r8
   13db0:	str	ip, [sp, #1608]	; 0x648
   13db4:	adds	r2, r2, r0
   13db8:	adc	r3, r3, r1
   13dbc:	mov	r1, r3
   13dc0:	mov	r3, fp
   13dc4:	eor	r3, r3, r7
   13dc8:	mov	r9, r3
   13dcc:	add	r3, sp, #1568	; 0x620
   13dd0:	mov	r0, r2
   13dd4:	lsl	ip, lr, #25
   13dd8:	mov	r2, sl
   13ddc:	add	lr, sp, #1584	; 0x630
   13de0:	add	r3, r3, #8
   13de4:	eor	r2, r2, r6
   13de8:	mov	r8, r2
   13dec:	ldrd	r6, [lr]
   13df0:	ldrd	r2, [r3]
   13df4:	ldrd	sl, [sp, #40]	; 0x28
   13df8:	adds	r8, r8, r0
   13dfc:	eor	r2, r2, r6
   13e00:	eor	r3, r3, r7
   13e04:	ldrd	r6, [sp, #16]
   13e08:	adc	r9, r9, r1
   13e0c:	add	r1, sp, #1584	; 0x630
   13e10:	add	r1, r1, #8
   13e14:	orr	r6, r6, sl
   13e18:	orr	r7, r7, fp
   13e1c:	strd	r4, [sp, #88]	; 0x58
   13e20:	mov	r4, r6
   13e24:	ldr	lr, [sp, #20]
   13e28:	mov	r5, r7
   13e2c:	ldrd	r6, [r1]
   13e30:	add	r1, sp, #1600	; 0x640
   13e34:	orr	ip, ip, lr, lsr #7
   13e38:	eor	r6, r6, r2
   13e3c:	eor	r7, r7, r3
   13e40:	mov	r2, r6
   13e44:	mov	r3, r7
   13e48:	ldrd	r6, [r1]
   13e4c:	add	r1, sp, #1600	; 0x640
   13e50:	add	r1, r1, #8
   13e54:	str	ip, [sp, #1616]	; 0x650
   13e58:	ldrd	r0, [r1]
   13e5c:	add	ip, sp, #1616	; 0x650
   13e60:	adds	r2, r2, r8
   13e64:	eor	r6, r6, r0
   13e68:	eor	r7, r7, r1
   13e6c:	mov	r0, r6
   13e70:	mov	r1, r7
   13e74:	ldrd	r6, [sp, #16]
   13e78:	adc	r3, r3, r9
   13e7c:	ldrd	r8, [ip]
   13e80:	and	r6, r6, sl
   13e84:	and	r7, r7, fp
   13e88:	mov	sl, r6
   13e8c:	mov	fp, r7
   13e90:	ldrd	r6, [sp, #112]	; 0x70
   13e94:	eor	r8, r8, r0
   13e98:	eor	r9, r9, r1
   13e9c:	mov	r0, r8
   13ea0:	mov	r1, r9
   13ea4:	ldrd	r8, [sp, #96]	; 0x60
   13ea8:	and	r6, r6, r4
   13eac:	and	r7, r7, r5
   13eb0:	mov	r4, r6
   13eb4:	adds	r8, r8, r2
   13eb8:	orr	r6, sl, r4
   13ebc:	mov	r5, r7
   13ec0:	adc	r9, r9, r3
   13ec4:	orr	r7, fp, r5
   13ec8:	adds	r0, r0, r6
   13ecc:	adc	r1, r1, r7
   13ed0:	adds	r4, r0, r2
   13ed4:	adc	r5, r1, r3
   13ed8:	ldr	r1, [sp, #12]
   13edc:	lsr	r2, r8, #14
   13ee0:	lsr	r3, r8, #18
   13ee4:	ldr	lr, [r1, #56]	; 0x38
   13ee8:	ldr	r1, [r1, #60]	; 0x3c
   13eec:	mov	r6, r4
   13ef0:	rev	ip, r1
   13ef4:	lsr	r1, r9, #18
   13ef8:	str	ip, [sp, #32]
   13efc:	mov	sl, r1
   13f00:	orr	ip, r2, r9, lsl #18
   13f04:	lsl	r1, r9, #23
   13f08:	mov	r7, r5
   13f0c:	mov	r4, r8
   13f10:	mov	r5, r9
   13f14:	orr	r3, r3, r9, lsl #14
   13f18:	mov	fp, r1
   13f1c:	str	ip, [sp, #1624]	; 0x658
   13f20:	ldrd	r0, [sp, #56]	; 0x38
   13f24:	lsr	ip, r9, #14
   13f28:	ldrd	r8, [sp, #88]	; 0x58
   13f2c:	orr	ip, ip, r4, lsl #18
   13f30:	rev	lr, lr
   13f34:	eor	r8, r8, r0
   13f38:	eor	r9, r9, r1
   13f3c:	str	ip, [sp, #1628]	; 0x65c
   13f40:	orr	ip, sl, r4, lsl #14
   13f44:	lsr	r2, r6, #28
   13f48:	str	lr, [sp, #36]	; 0x24
   13f4c:	str	ip, [sp, #1636]	; 0x664
   13f50:	orr	ip, fp, r4, lsr #9
   13f54:	strd	r8, [sp, #48]	; 0x30
   13f58:	ldrd	r0, [sp, #32]
   13f5c:	sub	r9, pc, #740	; 0x2e4
   13f60:	ldrd	r8, [r9]
   13f64:	str	r3, [sp, #1632]	; 0x660
   13f68:	str	ip, [sp, #1644]	; 0x66c
   13f6c:	lsl	r3, r7, #30
   13f70:	orr	ip, r2, r7, lsl #4
   13f74:	orr	r3, r3, r6, lsr #2
   13f78:	str	ip, [sp, #1648]	; 0x670
   13f7c:	lsr	ip, r7, #28
   13f80:	mov	sl, r4
   13f84:	mov	fp, r5
   13f88:	lsl	r2, r6, #30
   13f8c:	orr	ip, ip, r6, lsl #4
   13f90:	lsl	lr, r4, #23
   13f94:	str	r3, [sp, #1660]	; 0x67c
   13f98:	lsl	r3, r7, #25
   13f9c:	adds	r0, r0, r8
   13fa0:	orr	lr, lr, r5, lsr #9
   13fa4:	orr	r3, r3, r6, lsr #7
   13fa8:	str	ip, [sp, #1652]	; 0x674
   13fac:	orr	ip, r2, r7, lsr #2
   13fb0:	adc	r1, r1, r9
   13fb4:	strd	sl, [sp, #96]	; 0x60
   13fb8:	ldrd	r8, [sp, #48]	; 0x30
   13fbc:	str	lr, [sp, #1640]	; 0x668
   13fc0:	str	ip, [sp, #1656]	; 0x678
   13fc4:	str	r3, [sp, #1668]	; 0x684
   13fc8:	ldrd	r2, [sp, #104]	; 0x68
   13fcc:	and	r8, r8, r4
   13fd0:	and	r9, r9, r5
   13fd4:	adds	r2, r2, r0
   13fd8:	adc	r3, r3, r1
   13fdc:	mov	r0, r2
   13fe0:	mov	r1, r3
   13fe4:	ldrd	r2, [sp, #56]	; 0x38
   13fe8:	add	lr, sp, #1632	; 0x660
   13fec:	ldrd	sl, [sp, #16]
   13ff0:	eor	r2, r2, r8
   13ff4:	eor	r3, r3, r9
   13ff8:	mov	r8, r2
   13ffc:	adds	r8, r8, r0
   14000:	mov	r9, r3
   14004:	add	r3, sp, #1616	; 0x650
   14008:	adc	r9, r9, r1
   1400c:	add	r3, r3, #8
   14010:	add	r1, sp, #1632	; 0x660
   14014:	add	r1, r1, #8
   14018:	ldrd	r4, [lr]
   1401c:	ldrd	r2, [r3]
   14020:	ldrd	r0, [r1]
   14024:	orr	sl, sl, r6
   14028:	eor	r2, r2, r4
   1402c:	eor	r3, r3, r5
   14030:	eor	r0, r0, r2
   14034:	eor	r1, r1, r3
   14038:	add	r3, sp, #1648	; 0x670
   1403c:	strd	r0, [sp, #48]	; 0x30
   14040:	ldrd	r0, [r3]
   14044:	add	r3, sp, #1648	; 0x670
   14048:	add	r3, r3, #8
   1404c:	orr	fp, fp, r7
   14050:	ldrd	r2, [r3]
   14054:	mov	r4, sl
   14058:	mov	r5, fp
   1405c:	eor	r0, r0, r2
   14060:	eor	r1, r1, r3
   14064:	ldrd	r2, [sp, #16]
   14068:	ldrd	sl, [sp, #40]	; 0x28
   1406c:	lsl	ip, r6, #25
   14070:	and	r2, r2, r6
   14074:	and	r3, r3, r7
   14078:	orr	ip, ip, r7, lsr #7
   1407c:	strd	r6, [sp, #104]	; 0x68
   14080:	mov	r6, r2
   14084:	mov	r7, r3
   14088:	mov	r2, sl
   1408c:	mov	r3, fp
   14090:	and	r2, r2, r4
   14094:	and	r3, r3, r5
   14098:	mov	r4, r2
   1409c:	mov	r5, r3
   140a0:	ldrd	r2, [sp, #48]	; 0x30
   140a4:	str	ip, [sp, #1664]	; 0x680
   140a8:	add	ip, sp, #1664	; 0x680
   140ac:	adds	r2, r2, r8
   140b0:	adc	r3, r3, r9
   140b4:	ldrd	r8, [ip]
   140b8:	eor	r8, r8, r0
   140bc:	eor	r9, r9, r1
   140c0:	mov	r0, r8
   140c4:	mov	r1, r9
   140c8:	orr	r8, r6, r4
   140cc:	orr	r9, r7, r5
   140d0:	mov	r4, r8
   140d4:	mov	r5, r9
   140d8:	ldrd	r8, [sp, #112]	; 0x70
   140dc:	adds	r8, r8, r2
   140e0:	adc	r9, r9, r3
   140e4:	adds	r0, r0, r4
   140e8:	adc	r1, r1, r5
   140ec:	adds	r4, r0, r2
   140f0:	adc	r5, r1, r3
   140f4:	ldr	r1, [sp, #12]
   140f8:	lsr	r2, r8, #14
   140fc:	mov	r6, r8
   14100:	ldr	lr, [r1, #64]	; 0x40
   14104:	ldr	r1, [r1, #68]	; 0x44
   14108:	lsr	r0, r9, #18
   1410c:	rev	ip, r1
   14110:	str	ip, [sp, #176]	; 0xb0
   14114:	orr	ip, r2, r9, lsl #18
   14118:	str	ip, [sp, #1672]	; 0x688
   1411c:	lsr	ip, r9, #14
   14120:	orr	ip, ip, r6, lsl #18
   14124:	lsl	r1, r9, #23
   14128:	strd	r4, [sp, #40]	; 0x28
   1412c:	lsr	r3, r8, #18
   14130:	str	ip, [sp, #1676]	; 0x68c
   14134:	orr	ip, r0, r6, lsl #14
   14138:	orr	r3, r3, r9, lsl #14
   1413c:	str	ip, [sp, #1684]	; 0x694
   14140:	orr	ip, r1, r6, lsr #9
   14144:	ldrd	r0, [sp, #40]	; 0x28
   14148:	mov	r7, r9
   1414c:	lsr	r2, r4, #28
   14150:	ldrd	r8, [sp, #88]	; 0x58
   14154:	str	r3, [sp, #1680]	; 0x690
   14158:	lsl	r3, r5, #30
   1415c:	ldrd	r4, [sp, #96]	; 0x60
   14160:	orr	r3, r3, r0, lsr #2
   14164:	rev	lr, lr
   14168:	str	ip, [sp, #1692]	; 0x69c
   1416c:	orr	ip, r2, r1, lsl #4
   14170:	eor	r8, r8, r4
   14174:	eor	r9, r9, r5
   14178:	mov	r4, r6
   1417c:	mov	r5, r7
   14180:	lsl	r2, r0, #30
   14184:	str	lr, [sp, #180]	; 0xb4
   14188:	str	ip, [sp, #1696]	; 0x6a0
   1418c:	lsl	lr, r6, #23
   14190:	str	r3, [sp, #1708]	; 0x6ac
   14194:	lsr	ip, r1, #28
   14198:	ldrd	r6, [sp, #176]	; 0xb0
   1419c:	lsl	r3, r1, #25
   141a0:	add	r1, pc, #848	; 0x350
   141a4:	ldrd	r0, [r1]
   141a8:	adds	r6, r6, r0
   141ac:	adc	r7, r7, r1
   141b0:	mov	r0, r6
   141b4:	mov	r1, r7
   141b8:	mov	r6, r4
   141bc:	mov	r7, r5
   141c0:	and	r4, r4, r8
   141c4:	and	r5, r5, r9
   141c8:	mov	r8, r4
   141cc:	mov	r9, r5
   141d0:	ldrd	r4, [sp, #40]	; 0x28
   141d4:	orr	lr, lr, r7, lsr #9
   141d8:	str	lr, [sp, #1688]	; 0x698
   141dc:	orr	ip, ip, r4, lsl #4
   141e0:	orr	r3, r3, r4, lsr #7
   141e4:	str	ip, [sp, #1700]	; 0x6a4
   141e8:	str	r3, [sp, #1716]	; 0x6b4
   141ec:	orr	ip, r2, r5, lsr #2
   141f0:	ldrd	r2, [sp, #56]	; 0x38
   141f4:	add	lr, sp, #1680	; 0x690
   141f8:	strd	r6, [sp, #112]	; 0x70
   141fc:	adds	r2, r2, r0
   14200:	adc	r3, r3, r1
   14204:	mov	r0, r2
   14208:	mov	r1, r3
   1420c:	ldrd	r2, [sp, #88]	; 0x58
   14210:	ldrd	r6, [lr]
   14214:	str	ip, [sp, #1704]	; 0x6a8
   14218:	eor	r2, r2, r8
   1421c:	eor	r3, r3, r9
   14220:	mov	r8, r2
   14224:	adds	r8, r8, r0
   14228:	mov	r9, r3
   1422c:	add	r3, sp, #1664	; 0x680
   14230:	adc	r9, r9, r1
   14234:	add	r3, r3, #8
   14238:	add	r1, sp, #1680	; 0x690
   1423c:	add	r1, r1, #8
   14240:	ldrd	r2, [r3]
   14244:	ldrd	r0, [r1]
   14248:	lsl	ip, r4, #25
   1424c:	eor	r2, r2, r6
   14250:	eor	r3, r3, r7
   14254:	eor	r0, r0, r2
   14258:	ldrd	r6, [sp, #104]	; 0x68
   1425c:	eor	r1, r1, r3
   14260:	add	r3, sp, #1696	; 0x6a0
   14264:	strd	r0, [sp, #48]	; 0x30
   14268:	ldrd	r0, [r3]
   1426c:	add	r3, sp, #1696	; 0x6a0
   14270:	orr	r6, r6, r4
   14274:	orr	r7, r7, r5
   14278:	add	r3, r3, #8
   1427c:	strd	r6, [sp, #56]	; 0x38
   14280:	ldrd	r6, [r3]
   14284:	orr	ip, ip, r5, lsr #7
   14288:	ldrd	r2, [sp, #16]
   1428c:	eor	r0, r0, r6
   14290:	eor	r1, r1, r7
   14294:	ldrd	r6, [sp, #104]	; 0x68
   14298:	str	ip, [sp, #1712]	; 0x6b0
   1429c:	add	ip, sp, #1712	; 0x6b0
   142a0:	and	r6, r6, r4
   142a4:	and	r7, r7, r5
   142a8:	ldrd	r4, [sp, #56]	; 0x38
   142ac:	and	r2, r2, r4
   142b0:	and	r3, r3, r5
   142b4:	mov	r4, r2
   142b8:	mov	r5, r3
   142bc:	ldrd	r2, [sp, #48]	; 0x30
   142c0:	adds	r2, r2, r8
   142c4:	adc	r3, r3, r9
   142c8:	ldrd	r8, [ip]
   142cc:	eor	r8, r8, r0
   142d0:	eor	r9, r9, r1
   142d4:	mov	r0, r8
   142d8:	orr	r8, r6, r4
   142dc:	adds	r6, sl, r2
   142e0:	mov	r1, r9
   142e4:	orr	r9, r7, r5
   142e8:	adc	r7, fp, r3
   142ec:	adds	r0, r0, r8
   142f0:	adc	r1, r1, r9
   142f4:	adds	r4, r0, r2
   142f8:	adc	r5, r1, r3
   142fc:	ldr	r1, [sp, #12]
   14300:	lsr	r2, r6, #14
   14304:	lsr	r3, r6, #18
   14308:	ldr	lr, [r1, #72]	; 0x48
   1430c:	ldr	r1, [r1, #76]	; 0x4c
   14310:	orr	r3, r3, r7, lsl #14
   14314:	rev	ip, r1
   14318:	str	ip, [sp, #48]	; 0x30
   1431c:	orr	ip, r2, r7, lsl #18
   14320:	str	ip, [sp, #1720]	; 0x6b8
   14324:	lsr	ip, r7, #14
   14328:	lsr	r0, r7, #18
   1432c:	orr	ip, ip, r6, lsl #18
   14330:	rev	lr, lr
   14334:	mov	fp, r5
   14338:	mov	sl, r4
   1433c:	lsl	r1, r7, #23
   14340:	lsr	r2, r4, #28
   14344:	ldrd	r8, [sp, #112]	; 0x70
   14348:	str	r3, [sp, #1728]	; 0x6c0
   1434c:	str	lr, [sp, #52]	; 0x34
   14350:	ldrd	r4, [sp, #96]	; 0x60
   14354:	str	ip, [sp, #1724]	; 0x6bc
   14358:	orr	ip, r0, r6, lsl #14
   1435c:	str	ip, [sp, #1732]	; 0x6c4
   14360:	orr	ip, r1, r6, lsr #9
   14364:	str	ip, [sp, #1740]	; 0x6cc
   14368:	strd	r6, [sp, #56]	; 0x38
   1436c:	orr	ip, r2, fp, lsl #4
   14370:	str	ip, [sp, #1744]	; 0x6d0
   14374:	ldr	ip, [sp, #60]	; 0x3c
   14378:	lsl	r3, fp, #30
   1437c:	eor	r8, r8, r4
   14380:	eor	r9, r9, r5
   14384:	lsl	r0, r6, #23
   14388:	orr	r3, r3, sl, lsr #2
   1438c:	lsr	r1, fp, #28
   14390:	str	r3, [sp, #1756]	; 0x6dc
   14394:	orr	ip, r0, ip, lsr #9
   14398:	lsl	r3, fp, #25
   1439c:	strd	r8, [sp, #120]	; 0x78
   143a0:	lsl	r2, sl, #30
   143a4:	ldrd	r4, [sp, #48]	; 0x30
   143a8:	add	r9, pc, #336	; 0x150
   143ac:	ldrd	r8, [r9]
   143b0:	str	ip, [sp, #1736]	; 0x6c8
   143b4:	orr	r3, r3, sl, lsr #7
   143b8:	orr	ip, r1, sl, lsl #4
   143bc:	str	ip, [sp, #1748]	; 0x6d4
   143c0:	str	r3, [sp, #1764]	; 0x6e4
   143c4:	orr	ip, r2, fp, lsr #2
   143c8:	ldrd	r2, [sp, #88]	; 0x58
   143cc:	adds	r4, r4, r8
   143d0:	adc	r5, r5, r9
   143d4:	adds	r2, r2, r4
   143d8:	adc	r3, r3, r5
   143dc:	ldrd	r8, [sp, #120]	; 0x78
   143e0:	strd	r2, [sp, #120]	; 0x78
   143e4:	ldrd	r2, [sp, #96]	; 0x60
   143e8:	and	r8, r8, r6
   143ec:	and	r9, r9, r7
   143f0:	eor	r2, r2, r8
   143f4:	eor	r3, r3, r9
   143f8:	add	r0, sp, #1728	; 0x6c0
   143fc:	strd	r2, [sp, #88]	; 0x58
   14400:	add	r3, sp, #1712	; 0x6b0
   14404:	add	r3, r3, #8
   14408:	ldrd	r6, [sp, #40]	; 0x28
   1440c:	ldrd	r4, [r0]
   14410:	ldrd	r2, [r3]
   14414:	orr	r8, sl, r6
   14418:	orr	r9, fp, r7
   1441c:	lsl	r1, sl, #25
   14420:	str	ip, [sp, #1752]	; 0x6d8
   14424:	eor	r2, r2, r4
   14428:	orr	ip, r1, fp, lsr #7
   1442c:	eor	r3, r3, r5
   14430:	ldrd	r0, [sp, #120]	; 0x78
   14434:	mov	r4, r8
   14438:	mov	r5, r9
   1443c:	ldrd	r8, [sp, #88]	; 0x58
   14440:	strd	sl, [sp, #88]	; 0x58
   14444:	str	ip, [sp, #1760]	; 0x6e0
   14448:	adds	r8, r8, r0
   1444c:	adc	r9, r9, r1
   14450:	add	r1, sp, #1728	; 0x6c0
   14454:	add	r1, r1, #8
   14458:	add	ip, sp, #1760	; 0x6e0
   1445c:	ldrd	r0, [r1]
   14460:	eor	r0, r0, r2
   14464:	eor	r1, r1, r3
   14468:	add	r3, sp, #1744	; 0x6d0
   1446c:	strd	r0, [sp, #120]	; 0x78
   14470:	ldrd	r0, [r3]
   14474:	add	r3, sp, #1744	; 0x6d0
   14478:	add	r3, r3, #8
   1447c:	ldrd	r2, [r3]
   14480:	eor	r0, r0, r2
   14484:	eor	r1, r1, r3
   14488:	mov	r2, sl
   1448c:	mov	r3, fp
   14490:	and	r2, r2, r6
   14494:	and	r3, r3, r7
   14498:	mov	sl, r2
   1449c:	mov	fp, r3
   144a0:	ldrd	r2, [sp, #120]	; 0x78
   144a4:	ldrd	r6, [sp, #104]	; 0x68
   144a8:	adds	r2, r2, r8
   144ac:	adc	r3, r3, r9
   144b0:	ldrd	r8, [ip]
   144b4:	and	r6, r6, r4
   144b8:	and	r7, r7, r5
   144bc:	eor	r8, r8, r0
   144c0:	eor	r9, r9, r1
   144c4:	mov	r0, r8
   144c8:	mov	r1, r9
   144cc:	orr	r8, sl, r6
   144d0:	orr	r9, fp, r7
   144d4:	ldrd	r6, [sp, #16]
   144d8:	mov	r4, r8
   144dc:	mov	r5, r9
   144e0:	adds	r6, r6, r2
   144e4:	adc	r7, r7, r3
   144e8:	adds	r0, r0, r4
   144ec:	adc	r1, r1, r5
   144f0:	b	14518 <dcngettext@plt+0x34f0>
   144f4:	nop			; (mov r0, r0)
   144f8:	movwge	r0, #12866	; 0x3242
   144fc:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   14500:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   14504:	addne	r5, r3, #1024	; 0x400
   14508:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   1450c:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   14510:	ldrble	fp, [pc, #1250]!	; 149fa <dcngettext@plt+0x39d2>
   14514:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   14518:	adds	r4, r0, r2
   1451c:	adc	r5, r1, r3
   14520:	ldr	r1, [sp, #12]
   14524:	lsr	r2, r6, #14
   14528:	mov	sl, r4
   1452c:	ldr	lr, [r1, #80]	; 0x50
   14530:	ldr	r1, [r1, #84]	; 0x54
   14534:	mov	r4, r6
   14538:	rev	ip, r1
   1453c:	str	ip, [sp, #120]	; 0x78
   14540:	orr	ip, r2, r7, lsl #18
   14544:	mov	fp, r5
   14548:	str	ip, [sp, #1768]	; 0x6e8
   1454c:	lsr	ip, r7, #14
   14550:	lsr	r0, r7, #18
   14554:	orr	ip, ip, r4, lsl #18
   14558:	lsr	r3, r6, #18
   1455c:	strd	sl, [sp, #16]
   14560:	orr	r3, r3, r7, lsl #14
   14564:	lsl	r1, r7, #23
   14568:	str	ip, [sp, #1772]	; 0x6ec
   1456c:	orr	ip, r0, r4, lsl #14
   14570:	str	r3, [sp, #1776]	; 0x6f0
   14574:	lsr	r2, sl, #28
   14578:	str	ip, [sp, #1780]	; 0x6f4
   1457c:	lsl	r3, fp, #30
   14580:	orr	ip, r1, r4, lsr #9
   14584:	ldrd	sl, [sp, #112]	; 0x70
   14588:	ldrd	r0, [sp, #16]
   1458c:	mov	r5, r7
   14590:	ldrd	r6, [sp, #56]	; 0x38
   14594:	rev	lr, lr
   14598:	str	lr, [sp, #124]	; 0x7c
   1459c:	orr	r3, r3, r0, lsr #2
   145a0:	mov	r8, sl
   145a4:	mov	r9, fp
   145a8:	str	ip, [sp, #1788]	; 0x6fc
   145ac:	orr	ip, r2, r1, lsl #4
   145b0:	eor	r8, r8, r6
   145b4:	eor	r9, r9, r7
   145b8:	lsl	r2, r0, #30
   145bc:	sub	r7, pc, #188	; 0xbc
   145c0:	ldrd	r6, [r7]
   145c4:	str	ip, [sp, #1792]	; 0x700
   145c8:	str	r3, [sp, #1804]	; 0x70c
   145cc:	lsr	ip, r1, #28
   145d0:	lsl	r3, r1, #25
   145d4:	ldrd	r0, [sp, #120]	; 0x78
   145d8:	lsl	lr, r4, #23
   145dc:	adds	r0, r0, r6
   145e0:	adc	r1, r1, r7
   145e4:	mov	r6, r4
   145e8:	mov	r7, r5
   145ec:	and	r4, r4, r8
   145f0:	and	r5, r5, r9
   145f4:	mov	r8, r4
   145f8:	mov	r9, r5
   145fc:	ldrd	r4, [sp, #16]
   14600:	orr	lr, lr, r7, lsr #9
   14604:	strd	r6, [sp, #136]	; 0x88
   14608:	orr	ip, ip, r4, lsl #4
   1460c:	orr	r3, r3, r4, lsr #7
   14610:	str	ip, [sp, #1796]	; 0x704
   14614:	str	r3, [sp, #1812]	; 0x714
   14618:	orr	ip, r2, r5, lsr #2
   1461c:	ldrd	r2, [sp, #96]	; 0x60
   14620:	ldrd	r6, [sp, #88]	; 0x58
   14624:	str	ip, [sp, #1800]	; 0x708
   14628:	adds	r2, r2, r0
   1462c:	adc	r3, r3, r1
   14630:	mov	r1, r3
   14634:	mov	r3, fp
   14638:	eor	r3, r3, r9
   1463c:	mov	r9, r3
   14640:	add	r3, sp, #1760	; 0x6e0
   14644:	add	r3, r3, #8
   14648:	mov	r0, r2
   1464c:	mov	r2, sl
   14650:	ldrd	sl, [r3]
   14654:	add	r3, sp, #1776	; 0x6f0
   14658:	eor	r2, r2, r8
   1465c:	mov	r8, r2
   14660:	ldrd	r2, [r3]
   14664:	adds	r8, r8, r0
   14668:	adc	r9, r9, r1
   1466c:	eor	sl, sl, r2
   14670:	eor	fp, fp, r3
   14674:	mov	r2, sl
   14678:	mov	r3, fp
   1467c:	ldrd	sl, [sp, #16]
   14680:	add	r1, sp, #1776	; 0x6f0
   14684:	lsl	ip, r4, #25
   14688:	add	r1, r1, #8
   1468c:	orr	ip, ip, fp, lsr #7
   14690:	orr	r4, r6, sl
   14694:	orr	r5, r7, fp
   14698:	str	lr, [sp, #1784]	; 0x6f8
   1469c:	str	ip, [sp, #1808]	; 0x710
   146a0:	ldrd	sl, [r1]
   146a4:	add	r1, sp, #1792	; 0x700
   146a8:	add	ip, sp, #1808	; 0x710
   146ac:	eor	sl, sl, r2
   146b0:	eor	fp, fp, r3
   146b4:	mov	r2, sl
   146b8:	mov	r3, fp
   146bc:	ldrd	sl, [r1]
   146c0:	add	r1, sp, #1792	; 0x700
   146c4:	add	r1, r1, #8
   146c8:	adds	r2, r2, r8
   146cc:	ldrd	r0, [r1]
   146d0:	adc	r3, r3, r9
   146d4:	ldrd	r8, [ip]
   146d8:	eor	sl, sl, r0
   146dc:	eor	fp, fp, r1
   146e0:	mov	r0, sl
   146e4:	mov	r1, fp
   146e8:	ldrd	sl, [sp, #16]
   146ec:	eor	r8, r8, r0
   146f0:	eor	r9, r9, r1
   146f4:	and	r6, r6, sl
   146f8:	and	r7, r7, fp
   146fc:	ldrd	sl, [sp, #40]	; 0x28
   14700:	and	sl, sl, r4
   14704:	and	fp, fp, r5
   14708:	mov	r4, sl
   1470c:	mov	r5, fp
   14710:	orr	sl, r6, r4
   14714:	orr	fp, r7, r5
   14718:	ldrd	r6, [sp, #104]	; 0x68
   1471c:	adds	r6, r6, r2
   14720:	adc	r7, r7, r3
   14724:	adds	r0, r8, sl
   14728:	adc	r1, r9, fp
   1472c:	adds	r4, r0, r2
   14730:	adc	r5, r1, r3
   14734:	ldr	r1, [sp, #12]
   14738:	lsr	r3, r6, #18
   1473c:	orr	r3, r3, r7, lsl #14
   14740:	ldr	r0, [r1, #88]	; 0x58
   14744:	ldr	r1, [r1, #92]	; 0x5c
   14748:	mov	sl, r4
   1474c:	mov	fp, r5
   14750:	lsr	r4, r7, #14
   14754:	str	r3, [sp, #1824]	; 0x720
   14758:	lsl	r3, r5, #30
   1475c:	rev	r5, r0
   14760:	rev	ip, r1
   14764:	str	r4, [sp, #96]	; 0x60
   14768:	str	r5, [sp, #164]	; 0xa4
   1476c:	ldrd	r0, [sp, #136]	; 0x88
   14770:	ldrd	r4, [sp, #56]	; 0x38
   14774:	lsr	r2, r6, #14
   14778:	str	ip, [sp, #160]	; 0xa0
   1477c:	orr	ip, r2, r7, lsl #18
   14780:	eor	r0, r0, r4
   14784:	str	ip, [sp, #1816]	; 0x718
   14788:	ldr	r4, [sp, #96]	; 0x60
   1478c:	lsl	ip, r7, #23
   14790:	lsr	r2, sl, #28
   14794:	orr	ip, ip, r6, lsr #9
   14798:	eor	r1, r1, r5
   1479c:	orr	r3, r3, sl, lsr #2
   147a0:	orr	r5, r4, r6, lsl #18
   147a4:	str	ip, [sp, #1836]	; 0x72c
   147a8:	orr	ip, r2, fp, lsl #4
   147ac:	sub	r9, pc, #676	; 0x2a4
   147b0:	ldrd	r8, [r9]
   147b4:	str	r5, [sp, #1820]	; 0x71c
   147b8:	str	ip, [sp, #1840]	; 0x730
   147bc:	ldrd	r4, [sp, #160]	; 0xa0
   147c0:	lsr	ip, fp, #28
   147c4:	str	r3, [sp, #1852]	; 0x73c
   147c8:	lsl	r3, fp, #25
   147cc:	lsl	r2, sl, #30
   147d0:	orr	ip, ip, sl, lsl #4
   147d4:	orr	r3, r3, sl, lsr #7
   147d8:	str	ip, [sp, #1844]	; 0x734
   147dc:	str	r3, [sp, #1860]	; 0x744
   147e0:	orr	ip, r2, fp, lsr #2
   147e4:	ldrd	r2, [sp, #112]	; 0x70
   147e8:	adds	r4, r4, r8
   147ec:	adc	r5, r5, r9
   147f0:	mov	r8, r4
   147f4:	adds	r2, r2, r8
   147f8:	mov	r9, r5
   147fc:	adc	r3, r3, r9
   14800:	mov	r5, r7
   14804:	mov	r8, r2
   14808:	mov	r9, r3
   1480c:	ldrd	r2, [sp, #56]	; 0x38
   14810:	lsr	lr, r7, #18
   14814:	and	r5, r5, r1
   14818:	orr	lr, lr, r6, lsl #14
   1481c:	mov	r1, r5
   14820:	str	lr, [sp, #1828]	; 0x724
   14824:	eor	r3, r3, r1
   14828:	lsl	lr, r6, #23
   1482c:	orr	lr, lr, r7, lsr #9
   14830:	mov	r1, r3
   14834:	mov	r4, r6
   14838:	add	r3, sp, #1808	; 0x710
   1483c:	and	r4, r4, r0
   14840:	str	lr, [sp, #1832]	; 0x728
   14844:	add	r3, r3, #8
   14848:	add	lr, sp, #1824	; 0x720
   1484c:	eor	r2, r2, r4
   14850:	mov	r0, r2
   14854:	strd	r6, [sp, #192]	; 0xc0
   14858:	str	ip, [sp, #1848]	; 0x738
   1485c:	ldrd	r2, [r3]
   14860:	ldrd	r6, [lr]
   14864:	adds	r8, r8, r0
   14868:	adc	r9, r9, r1
   1486c:	eor	r2, r2, r6
   14870:	eor	r3, r3, r7
   14874:	ldrd	r6, [sp, #16]
   14878:	add	r1, sp, #1824	; 0x720
   1487c:	add	r1, r1, #8
   14880:	orr	r6, r6, sl
   14884:	orr	r7, r7, fp
   14888:	mov	r4, r6
   1488c:	mov	r5, r7
   14890:	ldrd	r6, [r1]
   14894:	add	r1, sp, #1840	; 0x730
   14898:	lsl	ip, sl, #25
   1489c:	eor	r6, r6, r2
   148a0:	eor	r7, r7, r3
   148a4:	mov	r2, r6
   148a8:	mov	r3, r7
   148ac:	ldrd	r6, [r1]
   148b0:	add	r1, sp, #1840	; 0x730
   148b4:	add	r1, r1, #8
   148b8:	mov	lr, fp
   148bc:	ldrd	r0, [r1]
   148c0:	orr	ip, ip, fp, lsr #7
   148c4:	strd	sl, [sp, #104]	; 0x68
   148c8:	eor	r6, r6, r0
   148cc:	mov	r0, r6
   148d0:	mov	r6, sl
   148d4:	ldrd	sl, [sp, #16]
   148d8:	str	ip, [sp, #1856]	; 0x740
   148dc:	add	ip, sp, #1856	; 0x740
   148e0:	adds	r2, r2, r8
   148e4:	and	fp, fp, lr
   148e8:	eor	r7, r7, r1
   148ec:	and	sl, sl, r6
   148f0:	adc	r3, r3, r9
   148f4:	mov	r1, r7
   148f8:	ldrd	r8, [ip]
   148fc:	mov	r6, sl
   14900:	mov	r7, fp
   14904:	ldrd	sl, [sp, #88]	; 0x58
   14908:	eor	r8, r8, r0
   1490c:	eor	r9, r9, r1
   14910:	and	sl, sl, r4
   14914:	and	fp, fp, r5
   14918:	mov	r0, r8
   1491c:	mov	r1, r9
   14920:	orr	r8, r6, sl
   14924:	orr	r9, r7, fp
   14928:	mov	r4, r8
   1492c:	mov	r5, r9
   14930:	ldrd	r8, [sp, #40]	; 0x28
   14934:	adds	r8, r8, r2
   14938:	adc	r9, r9, r3
   1493c:	adds	r0, r0, r4
   14940:	mov	r6, r8
   14944:	adc	r1, r1, r5
   14948:	adds	r8, r0, r2
   1494c:	mov	r7, r9
   14950:	adc	r9, r1, r3
   14954:	ldr	r1, [sp, #12]
   14958:	mov	sl, r8
   1495c:	mov	fp, r9
   14960:	ldr	r0, [r1, #96]	; 0x60
   14964:	ldr	r1, [r1, #100]	; 0x64
   14968:	lsr	r3, r6, #18
   1496c:	lsr	r2, r6, #14
   14970:	rev	ip, r1
   14974:	orr	r3, r3, r7, lsl #14
   14978:	str	ip, [sp, #168]	; 0xa8
   1497c:	strd	sl, [sp, #40]	; 0x28
   14980:	orr	ip, r2, r7, lsl #18
   14984:	str	r3, [sp, #1872]	; 0x750
   14988:	lsr	r2, sl, #28
   1498c:	lsl	r3, fp, #30
   14990:	ldrd	sl, [sp, #136]	; 0x88
   14994:	lsr	r4, r7, #14
   14998:	strd	r6, [sp, #96]	; 0x60
   1499c:	str	ip, [sp, #1864]	; 0x748
   149a0:	lsr	lr, r7, #18
   149a4:	lsl	ip, r7, #23
   149a8:	ldrd	r6, [sp, #192]	; 0xc0
   149ac:	rev	r5, r0
   149b0:	mov	r1, fp
   149b4:	mov	r0, sl
   149b8:	eor	r0, r0, r6
   149bc:	eor	r1, r1, r7
   149c0:	ldrd	r6, [sp, #96]	; 0x60
   149c4:	str	r5, [sp, #172]	; 0xac
   149c8:	add	r9, pc, #880	; 0x370
   149cc:	ldrd	r8, [r9]
   149d0:	orr	r5, r4, r6, lsl #18
   149d4:	str	r5, [sp, #1868]	; 0x74c
   149d8:	ldrd	r4, [sp, #40]	; 0x28
   149dc:	orr	ip, ip, r6, lsr #9
   149e0:	str	ip, [sp, #1884]	; 0x75c
   149e4:	orr	r3, r3, r4, lsr #2
   149e8:	orr	ip, r2, r5, lsl #4
   149ec:	str	ip, [sp, #1888]	; 0x760
   149f0:	lsl	r2, r4, #30
   149f4:	lsr	ip, r5, #28
   149f8:	str	r3, [sp, #1900]	; 0x76c
   149fc:	lsl	r3, r5, #25
   14a00:	ldrd	r4, [sp, #168]	; 0xa8
   14a04:	orr	lr, lr, r6, lsl #14
   14a08:	str	lr, [sp, #1876]	; 0x754
   14a0c:	adds	r4, r4, r8
   14a10:	lsl	lr, r6, #23
   14a14:	adc	r5, r5, r9
   14a18:	orr	lr, lr, r7, lsr #9
   14a1c:	str	lr, [sp, #1880]	; 0x758
   14a20:	mov	r8, r4
   14a24:	mov	r9, r5
   14a28:	mov	r4, r6
   14a2c:	mov	r5, r7
   14a30:	ldrd	r6, [sp, #40]	; 0x28
   14a34:	and	r5, r5, r1
   14a38:	mov	r1, r5
   14a3c:	orr	ip, ip, r6, lsl #4
   14a40:	orr	r3, r3, r6, lsr #7
   14a44:	str	ip, [sp, #1892]	; 0x764
   14a48:	str	r3, [sp, #1908]	; 0x774
   14a4c:	orr	ip, r2, r7, lsr #2
   14a50:	ldrd	r2, [sp, #56]	; 0x38
   14a54:	and	r4, r4, r0
   14a58:	add	lr, sp, #1872	; 0x750
   14a5c:	adds	r2, r2, r8
   14a60:	adc	r3, r3, r9
   14a64:	mov	r9, r3
   14a68:	mov	r3, fp
   14a6c:	mov	r8, r2
   14a70:	eor	r3, r3, r1
   14a74:	mov	r2, sl
   14a78:	eor	r2, r2, r4
   14a7c:	mov	r1, r3
   14a80:	add	r3, sp, #1856	; 0x740
   14a84:	mov	r0, r2
   14a88:	add	r3, r3, #8
   14a8c:	adds	r8, r8, r0
   14a90:	ldrd	sl, [sp, #104]	; 0x68
   14a94:	ldrd	r4, [lr]
   14a98:	adc	r9, r9, r1
   14a9c:	ldrd	r2, [r3]
   14aa0:	add	r1, sp, #1872	; 0x750
   14aa4:	add	r1, r1, #8
   14aa8:	str	ip, [sp, #1896]	; 0x768
   14aac:	lsl	ip, r6, #25
   14ab0:	eor	r2, r2, r4
   14ab4:	eor	r3, r3, r5
   14ab8:	orr	r4, sl, r6
   14abc:	orr	r5, fp, r7
   14ac0:	orr	ip, ip, r7, lsr #7
   14ac4:	ldrd	r6, [r1]
   14ac8:	add	r1, sp, #1888	; 0x760
   14acc:	strd	sl, [sp, #112]	; 0x70
   14ad0:	eor	r6, r6, r2
   14ad4:	eor	r7, r7, r3
   14ad8:	mov	r2, r6
   14adc:	mov	r3, r7
   14ae0:	ldrd	r6, [r1]
   14ae4:	add	r1, sp, #1888	; 0x760
   14ae8:	add	r1, r1, #8
   14aec:	str	ip, [sp, #1904]	; 0x770
   14af0:	ldrd	r0, [r1]
   14af4:	add	ip, sp, #1904	; 0x770
   14af8:	adds	r2, r2, r8
   14afc:	eor	r6, r6, r0
   14b00:	eor	r7, r7, r1
   14b04:	mov	r0, r6
   14b08:	mov	r1, r7
   14b0c:	mov	r6, sl
   14b10:	mov	r7, fp
   14b14:	ldrd	sl, [sp, #40]	; 0x28
   14b18:	adc	r3, r3, r9
   14b1c:	ldrd	r8, [ip]
   14b20:	and	r6, r6, sl
   14b24:	and	r7, r7, fp
   14b28:	mov	sl, r6
   14b2c:	mov	fp, r7
   14b30:	ldrd	r6, [sp, #16]
   14b34:	eor	r8, r8, r0
   14b38:	eor	r9, r9, r1
   14b3c:	and	r6, r6, r4
   14b40:	and	r7, r7, r5
   14b44:	mov	r0, r8
   14b48:	mov	r1, r9
   14b4c:	orr	r8, sl, r6
   14b50:	orr	r9, fp, r7
   14b54:	ldrd	r6, [sp, #88]	; 0x58
   14b58:	ldrd	r4, [sp, #192]	; 0xc0
   14b5c:	adds	r6, r6, r2
   14b60:	adc	r7, r7, r3
   14b64:	adds	r0, r0, r8
   14b68:	adc	r1, r1, r9
   14b6c:	adds	r8, r0, r2
   14b70:	adc	r9, r1, r3
   14b74:	ldr	r1, [sp, #12]
   14b78:	lsr	r2, r6, #14
   14b7c:	lsr	r0, r7, #18
   14b80:	ldr	lr, [r1, #104]	; 0x68
   14b84:	ldr	r1, [r1, #108]	; 0x6c
   14b88:	lsr	r3, r6, #18
   14b8c:	rev	ip, r1
   14b90:	str	ip, [sp, #88]	; 0x58
   14b94:	orr	ip, r2, r7, lsl #18
   14b98:	str	ip, [sp, #1912]	; 0x778
   14b9c:	lsr	ip, r7, #14
   14ba0:	orr	ip, ip, r6, lsl #18
   14ba4:	mov	sl, r8
   14ba8:	mov	fp, r9
   14bac:	orr	r3, r3, r7, lsl #14
   14bb0:	lsl	r1, r7, #23
   14bb4:	str	ip, [sp, #1916]	; 0x77c
   14bb8:	orr	ip, r0, r6, lsl #14
   14bbc:	lsr	r2, r8, #28
   14bc0:	str	r3, [sp, #1920]	; 0x780
   14bc4:	str	ip, [sp, #1924]	; 0x784
   14bc8:	lsl	r3, r9, #30
   14bcc:	orr	ip, r1, r6, lsr #9
   14bd0:	orr	r3, r3, sl, lsr #2
   14bd4:	rev	lr, lr
   14bd8:	str	ip, [sp, #1932]	; 0x78c
   14bdc:	orr	ip, r2, fp, lsl #4
   14be0:	add	r1, pc, #352	; 0x160
   14be4:	ldrd	r0, [r1]
   14be8:	ldrd	r8, [sp, #96]	; 0x60
   14bec:	str	lr, [sp, #92]	; 0x5c
   14bf0:	strd	r6, [sp, #104]	; 0x68
   14bf4:	lsl	lr, r6, #23
   14bf8:	str	ip, [sp, #1936]	; 0x790
   14bfc:	str	r3, [sp, #1948]	; 0x79c
   14c00:	ldrd	r6, [sp, #88]	; 0x58
   14c04:	lsr	ip, fp, #28
   14c08:	lsl	r3, fp, #25
   14c0c:	adds	r6, r6, r0
   14c10:	lsl	r2, sl, #30
   14c14:	adc	r7, r7, r1
   14c18:	orr	ip, ip, sl, lsl #4
   14c1c:	orr	r3, r3, sl, lsr #7
   14c20:	mov	r0, r6
   14c24:	mov	r1, r7
   14c28:	str	ip, [sp, #1940]	; 0x794
   14c2c:	ldrd	r6, [sp, #104]	; 0x68
   14c30:	orr	ip, r2, fp, lsr #2
   14c34:	str	r3, [sp, #1956]	; 0x7a4
   14c38:	ldrd	r2, [sp, #136]	; 0x88
   14c3c:	eor	r9, r9, r5
   14c40:	and	r7, r7, r9
   14c44:	adds	r2, r2, r0
   14c48:	mov	r9, r7
   14c4c:	adc	r3, r3, r1
   14c50:	ldr	r7, [sp, #108]	; 0x6c
   14c54:	mov	r1, r3
   14c58:	mov	r3, r5
   14c5c:	eor	r3, r3, r9
   14c60:	eor	r8, r8, r4
   14c64:	orr	lr, lr, r7, lsr #9
   14c68:	mov	r9, r3
   14c6c:	add	r3, sp, #1904	; 0x770
   14c70:	and	r6, r6, r8
   14c74:	str	lr, [sp, #1928]	; 0x788
   14c78:	mov	r0, r2
   14c7c:	add	lr, sp, #1920	; 0x780
   14c80:	mov	r2, r4
   14c84:	add	r3, r3, #8
   14c88:	eor	r2, r2, r6
   14c8c:	mov	r8, r2
   14c90:	ldrd	r6, [lr]
   14c94:	ldrd	r2, [r3]
   14c98:	str	ip, [sp, #1944]	; 0x798
   14c9c:	lsl	ip, sl, #25
   14ca0:	eor	r2, r2, r6
   14ca4:	adds	r6, r8, r0
   14ca8:	eor	r3, r3, r7
   14cac:	adc	r7, r9, r1
   14cb0:	add	r1, sp, #1920	; 0x780
   14cb4:	add	r1, r1, #8
   14cb8:	ldrd	r8, [r1]
   14cbc:	add	r1, sp, #1936	; 0x790
   14cc0:	strd	r6, [sp, #56]	; 0x38
   14cc4:	eor	r8, r8, r2
   14cc8:	eor	r9, r9, r3
   14ccc:	mov	r2, r8
   14cd0:	mov	r3, r9
   14cd4:	ldrd	r8, [r1]
   14cd8:	add	r1, sp, #1936	; 0x790
   14cdc:	add	r1, r1, #8
   14ce0:	ldrd	r6, [r1]
   14ce4:	ldrd	r4, [sp, #40]	; 0x28
   14ce8:	orr	ip, ip, fp, lsr #7
   14cec:	eor	r8, r8, r6
   14cf0:	eor	r9, r9, r7
   14cf4:	mov	r0, r8
   14cf8:	mov	r1, r9
   14cfc:	ldrd	r8, [sp, #40]	; 0x28
   14d00:	str	ip, [sp, #1952]	; 0x7a0
   14d04:	add	ip, sp, #1952	; 0x7a0
   14d08:	and	r8, r8, sl
   14d0c:	and	r9, r9, fp
   14d10:	mov	r6, r8
   14d14:	mov	r7, r9
   14d18:	ldrd	r8, [sp, #112]	; 0x70
   14d1c:	orr	r4, r4, sl
   14d20:	orr	r5, r5, fp
   14d24:	strd	sl, [sp, #208]	; 0xd0
   14d28:	ldrd	sl, [ip]
   14d2c:	and	r8, r8, r4
   14d30:	and	r9, r9, r5
   14d34:	mov	r4, r8
   14d38:	mov	r5, r9
   14d3c:	b	14d60 <dcngettext@plt+0x3d38>
   14d40:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   14d44:	adcsvc	r5, lr, #116, 26	; 0x1d00
   14d48:	blcc	5ba814 <stdout@@GLIBC_2.4+0x57d6a8>
   14d4c:	ldrshhi	fp, [lr], #30
   14d50:	strbcs	r1, [r7, #565]	; 0x235
   14d54:	blls	ff7167f8 <stdout@@GLIBC_2.4+0xff6d968c>
   14d58:	svcgt	0x00692694
   14d5c:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   14d60:	ldrd	r8, [sp, #56]	; 0x38
   14d64:	eor	sl, sl, r0
   14d68:	eor	fp, fp, r1
   14d6c:	mov	r0, sl
   14d70:	mov	r1, fp
   14d74:	ldrd	sl, [sp, #16]
   14d78:	adds	r8, r8, r2
   14d7c:	mov	r2, r8
   14d80:	adc	r9, r9, r3
   14d84:	mov	r3, r9
   14d88:	adds	sl, sl, r2
   14d8c:	orr	r8, r6, r4
   14d90:	adc	fp, fp, r3
   14d94:	orr	r9, r7, r5
   14d98:	adds	r0, r0, r8
   14d9c:	adc	r1, r1, r9
   14da0:	adds	r4, r0, r2
   14da4:	adc	r5, r1, r3
   14da8:	ldr	r1, [sp, #12]
   14dac:	lsr	r2, sl, #14
   14db0:	mov	r6, sl
   14db4:	ldr	lr, [r1, #112]	; 0x70
   14db8:	ldr	r1, [r1, #116]	; 0x74
   14dbc:	lsr	r3, sl, #18
   14dc0:	rev	ip, r1
   14dc4:	str	ip, [sp, #56]	; 0x38
   14dc8:	orr	ip, r2, fp, lsl #18
   14dcc:	orr	r3, r3, fp, lsl #14
   14dd0:	str	ip, [sp, #1960]	; 0x7a8
   14dd4:	rev	lr, lr
   14dd8:	lsr	ip, fp, #14
   14ddc:	mov	r7, fp
   14de0:	lsr	r0, fp, #18
   14de4:	lsl	r1, fp, #23
   14de8:	lsr	r2, r4, #28
   14dec:	orr	ip, ip, r6, lsl #18
   14df0:	str	r3, [sp, #1968]	; 0x7b0
   14df4:	strd	r4, [sp, #152]	; 0x98
   14df8:	lsl	r3, r5, #30
   14dfc:	str	lr, [sp, #60]	; 0x3c
   14e00:	ldrd	r4, [sp, #96]	; 0x60
   14e04:	ldrd	r8, [sp, #104]	; 0x68
   14e08:	ldrd	sl, [sp, #152]	; 0x98
   14e0c:	str	ip, [sp, #1964]	; 0x7ac
   14e10:	orr	ip, r0, r6, lsl #14
   14e14:	str	ip, [sp, #1972]	; 0x7b4
   14e18:	orr	ip, r1, r6, lsr #9
   14e1c:	str	ip, [sp, #1980]	; 0x7bc
   14e20:	orr	r3, r3, sl, lsr #2
   14e24:	orr	ip, r2, fp, lsl #4
   14e28:	lsl	r1, sl, #30
   14e2c:	lsl	r2, fp, #25
   14e30:	str	r1, [sp, #16]
   14e34:	str	r2, [sp, #96]	; 0x60
   14e38:	str	r3, [sp, #1996]	; 0x7cc
   14e3c:	ldrd	r0, [sp, #56]	; 0x38
   14e40:	sub	r3, pc, #248	; 0xf8
   14e44:	ldrd	r2, [r3]
   14e48:	strd	r6, [sp, #144]	; 0x90
   14e4c:	eor	r9, r9, r5
   14e50:	adds	r0, r0, r2
   14e54:	adc	r1, r1, r3
   14e58:	ldrd	r2, [sp, #144]	; 0x90
   14e5c:	mov	r7, r1
   14e60:	lsl	lr, r6, #23
   14e64:	mov	r1, r3
   14e68:	and	r1, r1, r9
   14e6c:	str	ip, [sp, #1984]	; 0x7c0
   14e70:	mov	r9, r1
   14e74:	lsr	ip, fp, #28
   14e78:	ldr	r1, [sp, #16]
   14e7c:	orr	r3, lr, r3, lsr #9
   14e80:	mov	r6, r0
   14e84:	str	r3, [sp, #1976]	; 0x7b8
   14e88:	mov	r0, r2
   14e8c:	orr	r3, ip, sl, lsl #4
   14e90:	ldr	r2, [sp, #96]	; 0x60
   14e94:	str	r3, [sp, #1988]	; 0x7c4
   14e98:	orr	r3, r1, fp, lsr #2
   14e9c:	str	r3, [sp, #1992]	; 0x7c8
   14ea0:	orr	r3, r2, sl, lsr #7
   14ea4:	str	r3, [sp, #2004]	; 0x7d4
   14ea8:	ldrd	r2, [sp, #192]	; 0xc0
   14eac:	eor	r8, r8, r4
   14eb0:	and	r0, r0, r8
   14eb4:	mov	r8, r0
   14eb8:	adds	r0, r6, r2
   14ebc:	adc	r1, r7, r3
   14ec0:	mov	r3, r5
   14ec4:	eor	r3, r3, r9
   14ec8:	mov	r9, r3
   14ecc:	add	r3, sp, #1952	; 0x7a0
   14ed0:	mov	r2, r4
   14ed4:	add	lr, sp, #1968	; 0x7b0
   14ed8:	add	r3, r3, #8
   14edc:	eor	r2, r2, r8
   14ee0:	strd	r4, [sp, #96]	; 0x60
   14ee4:	mov	r8, r2
   14ee8:	ldrd	r4, [lr]
   14eec:	ldrd	r2, [r3]
   14ef0:	adds	r8, r8, r0
   14ef4:	adc	r9, r9, r1
   14ef8:	eor	r2, r2, r4
   14efc:	eor	r3, r3, r5
   14f00:	add	r1, sp, #1968	; 0x7b0
   14f04:	ldrd	r4, [sp, #208]	; 0xd0
   14f08:	add	r1, r1, #8
   14f0c:	lsl	ip, sl, #25
   14f10:	mov	r6, sl
   14f14:	mov	r7, fp
   14f18:	orr	r4, r4, sl
   14f1c:	orr	r5, r5, fp
   14f20:	orr	ip, ip, fp, lsr #7
   14f24:	ldrd	sl, [r1]
   14f28:	add	r1, sp, #1984	; 0x7c0
   14f2c:	str	ip, [sp, #2000]	; 0x7d0
   14f30:	eor	sl, sl, r2
   14f34:	eor	fp, fp, r3
   14f38:	mov	r2, sl
   14f3c:	mov	r3, fp
   14f40:	ldrd	sl, [r1]
   14f44:	add	r1, sp, #1984	; 0x7c0
   14f48:	add	r1, r1, #8
   14f4c:	adds	r2, r2, r8
   14f50:	ldrd	r0, [r1]
   14f54:	adc	r3, r3, r9
   14f58:	eor	sl, sl, r0
   14f5c:	eor	fp, fp, r1
   14f60:	ldrd	r0, [sp, #40]	; 0x28
   14f64:	strd	sl, [sp, #16]
   14f68:	ldrd	sl, [sp, #208]	; 0xd0
   14f6c:	and	r1, r1, r5
   14f70:	mov	r5, r1
   14f74:	add	r1, sp, #2000	; 0x7d0
   14f78:	and	r0, r0, r4
   14f7c:	ldrd	r8, [r1]
   14f80:	mov	r4, r0
   14f84:	ldrd	r0, [sp, #16]
   14f88:	and	sl, sl, r6
   14f8c:	and	fp, fp, r7
   14f90:	eor	r0, r0, r8
   14f94:	eor	r1, r1, r9
   14f98:	ldrd	r8, [sp, #112]	; 0x70
   14f9c:	orr	r4, r4, sl
   14fa0:	orr	r5, r5, fp
   14fa4:	adds	r8, r8, r2
   14fa8:	adc	r9, r9, r3
   14fac:	adds	r0, r0, r4
   14fb0:	adc	r1, r1, r5
   14fb4:	adds	r4, r0, r2
   14fb8:	adc	r5, r1, r3
   14fbc:	ldr	r1, [sp, #12]
   14fc0:	lsr	r3, r8, #18
   14fc4:	strd	r8, [sp, #112]	; 0x70
   14fc8:	ldr	r0, [r1, #120]	; 0x78
   14fcc:	orr	r3, r3, r9, lsl #14
   14fd0:	ldr	r1, [r1, #124]	; 0x7c
   14fd4:	str	r3, [sp, #2016]	; 0x7e0
   14fd8:	ldr	r3, [sp, #116]	; 0x74
   14fdc:	lsr	r2, r8, #14
   14fe0:	rev	ip, r1
   14fe4:	ldrd	r6, [sp, #104]	; 0x68
   14fe8:	str	ip, [sp, #16]
   14fec:	orr	ip, r2, r9, lsl #18
   14ff0:	mov	fp, r5
   14ff4:	str	ip, [sp, #2008]	; 0x7d8
   14ff8:	lsl	ip, r3, #23
   14ffc:	lsl	r3, r5, #30
   15000:	rev	r5, r0
   15004:	ldrd	r0, [sp, #144]	; 0x90
   15008:	mov	sl, r4
   1500c:	lsr	lr, r9, #18
   15010:	lsr	r4, r9, #14
   15014:	mov	r8, r6
   15018:	mov	r9, r7
   1501c:	eor	r8, r8, r0
   15020:	eor	r9, r9, r1
   15024:	mov	r0, r8
   15028:	mov	r1, r9
   1502c:	ldrd	r8, [sp, #112]	; 0x70
   15030:	lsr	r2, sl, #28
   15034:	str	r5, [sp, #20]
   15038:	orr	ip, ip, r8, lsr #9
   1503c:	orr	r5, r4, r8, lsl #18
   15040:	str	r5, [sp, #2012]	; 0x7dc
   15044:	orr	lr, lr, r8, lsl #14
   15048:	orr	r3, r3, sl, lsr #2
   1504c:	str	ip, [sp, #2028]	; 0x7ec
   15050:	mov	r4, r8
   15054:	orr	ip, r2, fp, lsl #4
   15058:	mov	r5, r9
   1505c:	str	lr, [sp, #2020]	; 0x7e4
   15060:	str	ip, [sp, #2032]	; 0x7f0
   15064:	lsl	lr, r8, #23
   15068:	lsr	ip, fp, #28
   1506c:	str	r3, [sp, #2044]	; 0x7fc
   15070:	and	r4, r4, r0
   15074:	lsl	r3, fp, #25
   15078:	and	r5, r5, r1
   1507c:	lsl	r2, sl, #30
   15080:	mov	r0, r4
   15084:	mov	r1, r5
   15088:	orr	lr, lr, r9, lsr #9
   1508c:	ldrd	r4, [sp, #16]
   15090:	orr	ip, ip, sl, lsl #4
   15094:	orr	r3, r3, sl, lsr #7
   15098:	strd	r8, [sp, #216]	; 0xd8
   1509c:	sub	r9, pc, #844	; 0x34c
   150a0:	ldrd	r8, [r9]
   150a4:	str	ip, [sp, #2036]	; 0x7f4
   150a8:	str	r3, [sp, #2052]	; 0x804
   150ac:	orr	ip, r2, fp, lsr #2
   150b0:	ldrd	r2, [sp, #96]	; 0x60
   150b4:	adds	r4, r4, r8
   150b8:	adc	r5, r5, r9
   150bc:	adds	r2, r2, r4
   150c0:	adc	r3, r3, r5
   150c4:	mov	r9, r3
   150c8:	mov	r3, r7
   150cc:	eor	r3, r3, r1
   150d0:	mov	r1, r3
   150d4:	add	r3, sp, #2000	; 0x7d0
   150d8:	mov	r8, r2
   150dc:	str	lr, [sp, #2024]	; 0x7e8
   150e0:	mov	r2, r6
   150e4:	add	lr, sp, #2016	; 0x7e0
   150e8:	add	r3, r3, #8
   150ec:	eor	r2, r2, r0
   150f0:	ldrd	r4, [lr]
   150f4:	mov	r0, r2
   150f8:	ldrd	r2, [r3]
   150fc:	ldrd	r6, [sp, #56]	; 0x38
   15100:	str	ip, [sp, #2040]	; 0x7f8
   15104:	eor	r2, r2, r4
   15108:	eor	r3, r3, r5
   1510c:	ldrd	r4, [sp, #152]	; 0x98
   15110:	lsl	ip, sl, #25
   15114:	lsr	lr, r6, #6
   15118:	orr	ip, ip, fp, lsr #7
   1511c:	adds	r0, r0, r8
   15120:	orr	r4, r4, sl
   15124:	orr	r5, r5, fp
   15128:	str	lr, [sp, #232]	; 0xe8
   1512c:	strd	sl, [sp, #200]	; 0xc8
   15130:	add	r8, sp, #2016	; 0x7e0
   15134:	str	ip, [sp, #2048]	; 0x800
   15138:	ldrd	sl, [sp, #64]	; 0x40
   1513c:	add	r8, r8, #8
   15140:	adc	r1, r1, r9
   15144:	lsr	lr, sl, #1
   15148:	lsr	r9, sl, #8
   1514c:	ldrd	sl, [r8]
   15150:	lsr	ip, r6, #19
   15154:	orr	ip, ip, r7, lsl #13
   15158:	eor	sl, sl, r2
   1515c:	eor	fp, fp, r3
   15160:	mov	r2, sl
   15164:	mov	r3, fp
   15168:	ldrd	sl, [sp, #208]	; 0xd0
   1516c:	str	ip, [sp, #2056]	; 0x808
   15170:	lsl	ip, r7, #3
   15174:	and	sl, sl, r4
   15178:	and	fp, fp, r5
   1517c:	mov	r4, sl
   15180:	mov	r5, fp
   15184:	ldrd	sl, [sp, #64]	; 0x40
   15188:	orr	ip, ip, r6, lsr #29
   1518c:	str	ip, [sp, #2068]	; 0x814
   15190:	lsr	ip, sl, #7
   15194:	str	ip, [sp, #240]	; 0xf0
   15198:	orr	ip, lr, fp, lsl #31
   1519c:	adds	sl, r0, r2
   151a0:	str	ip, [sp, #2072]	; 0x818
   151a4:	orr	ip, r9, fp, lsl #24
   151a8:	lsr	lr, fp, #1
   151ac:	str	ip, [sp, #2080]	; 0x820
   151b0:	lsr	ip, fp, #8
   151b4:	adc	fp, r1, r3
   151b8:	add	r1, sp, #2032	; 0x7f0
   151bc:	add	r3, sp, #2032	; 0x7f0
   151c0:	add	r1, r1, #8
   151c4:	ldrd	r2, [r3]
   151c8:	ldrd	r0, [r1]
   151cc:	ldr	r9, [sp, #232]	; 0xe8
   151d0:	lsr	r8, r7, #19
   151d4:	eor	r3, r3, r1
   151d8:	add	r1, sp, #2048	; 0x800
   151dc:	eor	r2, r2, r0
   151e0:	ldrd	r0, [r1]
   151e4:	orr	r9, r9, r7, lsl #26
   151e8:	str	r9, [sp, #232]	; 0xe8
   151ec:	eor	r0, r0, r2
   151f0:	orr	r9, r8, r6, lsl #13
   151f4:	eor	r1, r1, r3
   151f8:	mov	r2, r0
   151fc:	mov	r3, r1
   15200:	str	r9, [sp, #2060]	; 0x80c
   15204:	ldrd	r0, [sp, #152]	; 0x98
   15208:	ldrd	r8, [sp, #200]	; 0xc8
   1520c:	and	r1, r1, r9
   15210:	orr	r5, r5, r1
   15214:	lsl	r1, r6, #3
   15218:	orr	r9, r1, r7, lsr #29
   1521c:	and	r0, r0, r8
   15220:	str	r9, [sp, #2064]	; 0x810
   15224:	ldrd	r8, [sp, #64]	; 0x40
   15228:	ldr	r1, [sp, #240]	; 0xf0
   1522c:	orr	r4, r4, r0
   15230:	orr	r1, r1, r9, lsl #25
   15234:	str	r1, [sp, #240]	; 0xf0
   15238:	ldrd	r0, [sp, #40]	; 0x28
   1523c:	orr	ip, ip, r8, lsl #24
   15240:	str	ip, [sp, #2084]	; 0x824
   15244:	adds	r0, r0, sl
   15248:	adc	r1, r1, fp
   1524c:	adds	r4, r4, r2
   15250:	adc	r5, r5, r3
   15254:	add	r3, sp, #2048	; 0x800
   15258:	strd	r0, [sp, #112]	; 0x70
   1525c:	add	r3, r3, #8
   15260:	add	r1, sp, #2064	; 0x810
   15264:	lsr	ip, r7, #6
   15268:	ldrd	r2, [r3]
   1526c:	ldrd	r6, [r1]
   15270:	orr	lr, lr, r8, lsl #31
   15274:	str	ip, [sp, #236]	; 0xec
   15278:	eor	r2, r2, r6
   1527c:	eor	r3, r3, r7
   15280:	lsr	ip, r9, #7
   15284:	ldrd	r6, [sp, #48]	; 0x30
   15288:	ldrd	r8, [sp, #224]	; 0xe0
   1528c:	str	ip, [sp, #244]	; 0xf4
   15290:	add	ip, sp, #2080	; 0x820
   15294:	adds	r8, r8, r6
   15298:	adc	r9, r9, r7
   1529c:	mov	r0, r8
   152a0:	mov	r1, r9
   152a4:	ldrd	r8, [sp, #232]	; 0xe8
   152a8:	adds	sl, sl, r4
   152ac:	adc	fp, fp, r5
   152b0:	eor	r9, r9, r3
   152b4:	add	r3, sp, #2064	; 0x810
   152b8:	add	r3, r3, #8
   152bc:	eor	r8, r8, r2
   152c0:	str	lr, [sp, #2076]	; 0x81c
   152c4:	mov	r4, r8
   152c8:	ldrd	r2, [r3]
   152cc:	mov	r5, r9
   152d0:	ldrd	r8, [ip]
   152d4:	ldrd	r6, [sp, #112]	; 0x70
   152d8:	adds	r4, r4, r0
   152dc:	eor	r2, r2, r8
   152e0:	eor	r3, r3, r9
   152e4:	ldrd	r8, [sp, #240]	; 0xf0
   152e8:	mov	lr, r7
   152ec:	lsr	ip, r6, #14
   152f0:	eor	r8, r8, r2
   152f4:	mov	r2, r8
   152f8:	mov	r8, r6
   152fc:	adc	r5, r5, r1
   15300:	orr	ip, ip, r7, lsl #18
   15304:	lsr	r1, r6, #18
   15308:	lsr	r0, r7, #14
   1530c:	eor	r9, r9, r3
   15310:	adds	r6, r4, r2
   15314:	mov	r3, r9
   15318:	str	ip, [sp, #2088]	; 0x828
   1531c:	lsl	r2, lr, #23
   15320:	orr	ip, r1, r7, lsl #14
   15324:	orr	lr, r0, r8, lsl #18
   15328:	lsr	r1, r7, #18
   1532c:	str	lr, [sp, #2092]	; 0x82c
   15330:	adc	r7, r5, r3
   15334:	orr	lr, r1, r8, lsl #14
   15338:	ldrd	r4, [sp, #216]	; 0xd8
   1533c:	ldrd	r0, [sp, #144]	; 0x90
   15340:	lsl	r3, fp, #30
   15344:	str	ip, [sp, #2096]	; 0x830
   15348:	eor	r0, r0, r4
   1534c:	eor	r1, r1, r5
   15350:	add	r5, pc, #864	; 0x360
   15354:	ldrd	r4, [r5]
   15358:	orr	r3, r3, sl, lsr #2
   1535c:	lsr	ip, sl, #28
   15360:	adds	r4, r4, r6
   15364:	adc	r5, r5, r7
   15368:	strd	r6, [sp, #136]	; 0x88
   1536c:	ldrd	r6, [sp, #112]	; 0x70
   15370:	orr	ip, ip, fp, lsl #4
   15374:	str	r3, [sp, #2124]	; 0x84c
   15378:	lsr	r3, fp, #28
   1537c:	str	lr, [sp, #2100]	; 0x834
   15380:	orr	r3, r3, sl, lsl #4
   15384:	orr	lr, r2, r8, lsr #9
   15388:	str	ip, [sp, #2112]	; 0x840
   1538c:	lsl	r2, r8, #23
   15390:	lsl	ip, sl, #30
   15394:	str	lr, [sp, #2108]	; 0x83c
   15398:	str	r3, [sp, #2116]	; 0x844
   1539c:	orr	lr, r2, r7, lsr #9
   153a0:	orr	r3, ip, fp, lsr #2
   153a4:	lsl	r2, fp, #25
   153a8:	str	r3, [sp, #2120]	; 0x848
   153ac:	orr	r3, r2, sl, lsr #7
   153b0:	str	r3, [sp, #2132]	; 0x854
   153b4:	ldrd	r2, [sp, #144]	; 0x90
   153b8:	mov	r9, r7
   153bc:	and	r9, r9, r1
   153c0:	eor	r3, r3, r9
   153c4:	mov	r8, r6
   153c8:	mov	r1, r3
   153cc:	add	r3, sp, #2080	; 0x820
   153d0:	and	r8, r8, r0
   153d4:	str	lr, [sp, #2104]	; 0x838
   153d8:	add	r3, r3, #8
   153dc:	add	lr, sp, #2096	; 0x830
   153e0:	eor	r2, r2, r8
   153e4:	mov	r0, r2
   153e8:	ldrd	r8, [lr]
   153ec:	ldrd	r2, [r3]
   153f0:	ldrd	r6, [sp, #104]	; 0x68
   153f4:	lsl	ip, sl, #25
   153f8:	eor	r2, r2, r8
   153fc:	eor	r3, r3, r9
   15400:	ldrd	r8, [sp, #200]	; 0xc8
   15404:	adds	r6, r6, r4
   15408:	adc	r7, r7, r5
   1540c:	orr	r8, r8, sl
   15410:	adds	r0, r0, r6
   15414:	orr	r9, r9, fp
   15418:	adc	r1, r1, r7
   1541c:	mov	r4, r8
   15420:	ldrd	r6, [sp, #24]
   15424:	mov	r5, r9
   15428:	add	r7, sp, #2096	; 0x830
   1542c:	ldrd	r8, [sp, #16]
   15430:	add	r7, r7, #8
   15434:	orr	ip, ip, fp, lsr #7
   15438:	lsr	lr, r8, #6
   1543c:	str	ip, [sp, #2128]	; 0x850
   15440:	lsr	ip, r8, #19
   15444:	ldrd	r8, [r7]
   15448:	str	lr, [sp, #248]	; 0xf8
   1544c:	lsr	lr, r6, #1
   15450:	eor	r8, r8, r2
   15454:	eor	r9, r9, r3
   15458:	mov	r2, r8
   1545c:	mov	r3, r9
   15460:	ldrd	r8, [sp, #152]	; 0x98
   15464:	lsr	r6, r6, #8
   15468:	and	r8, r8, r4
   1546c:	and	r9, r9, r5
   15470:	mov	r4, r8
   15474:	mov	r5, r9
   15478:	ldrd	r8, [sp, #16]
   1547c:	orr	ip, ip, r9, lsl #13
   15480:	str	ip, [sp, #2136]	; 0x858
   15484:	lsl	ip, r9, #3
   15488:	orr	ip, ip, r8, lsr #29
   1548c:	str	ip, [sp, #2148]	; 0x864
   15490:	ldr	ip, [sp, #24]
   15494:	adds	r8, r0, r2
   15498:	lsr	r7, r9, #19
   1549c:	lsr	ip, ip, #7
   154a0:	str	ip, [sp, #256]	; 0x100
   154a4:	ldr	ip, [sp, #28]
   154a8:	orr	ip, lr, ip, lsl #31
   154ac:	str	ip, [sp, #2152]	; 0x868
   154b0:	ldr	ip, [sp, #28]
   154b4:	lsr	lr, ip, #1
   154b8:	orr	ip, r6, ip, lsl #24
   154bc:	ldr	r6, [sp, #248]	; 0xf8
   154c0:	str	ip, [sp, #2160]	; 0x870
   154c4:	orr	r9, r6, r9, lsl #26
   154c8:	str	r9, [sp, #248]	; 0xf8
   154cc:	adc	r9, r1, r3
   154d0:	add	r1, sp, #2112	; 0x840
   154d4:	add	r3, sp, #2112	; 0x840
   154d8:	add	r1, r1, #8
   154dc:	ldrd	r2, [r3]
   154e0:	ldrd	r0, [r1]
   154e4:	ldr	ip, [sp, #28]
   154e8:	str	lr, [sp, #40]	; 0x28
   154ec:	eor	r3, r3, r1
   154f0:	add	r1, sp, #2128	; 0x850
   154f4:	eor	r2, r2, r0
   154f8:	ldrd	r0, [r1]
   154fc:	lsr	ip, ip, #8
   15500:	str	ip, [sp, #96]	; 0x60
   15504:	eor	r1, r1, r3
   15508:	mov	r3, r1
   1550c:	ldr	r1, [sp, #16]
   15510:	eor	r0, r0, r2
   15514:	mov	r2, r0
   15518:	orr	r7, r7, r1, lsl #13
   1551c:	ldrd	r0, [sp, #200]	; 0xc8
   15520:	str	r7, [sp, #2140]	; 0x85c
   15524:	ldrd	r6, [sp, #16]
   15528:	and	r1, r1, fp
   1552c:	orr	r5, r5, r1
   15530:	lsl	r1, r6, #3
   15534:	and	r0, r0, sl
   15538:	orr	r1, r1, r7, lsr #29
   1553c:	str	r1, [sp, #2144]	; 0x860
   15540:	orr	r4, r4, r0
   15544:	ldrd	r0, [sp, #24]
   15548:	ldr	ip, [sp, #256]	; 0x100
   1554c:	ldr	lr, [sp, #40]	; 0x28
   15550:	orr	ip, ip, r1, lsl #25
   15554:	str	ip, [sp, #256]	; 0x100
   15558:	orr	ip, lr, r0, lsl #31
   1555c:	ldr	r1, [sp, #96]	; 0x60
   15560:	str	ip, [sp, #2156]	; 0x86c
   15564:	mov	ip, r0
   15568:	orr	ip, r1, ip, lsl #24
   1556c:	ldrd	r0, [sp, #208]	; 0xd0
   15570:	str	ip, [sp, #2164]	; 0x874
   15574:	lsr	ip, r7, #6
   15578:	adds	r0, r0, r8
   1557c:	adc	r1, r1, r9
   15580:	adds	r4, r4, r2
   15584:	adc	r5, r5, r3
   15588:	add	r3, sp, #2128	; 0x850
   1558c:	strd	r0, [sp, #192]	; 0xc0
   15590:	add	r3, r3, #8
   15594:	add	r1, sp, #2144	; 0x860
   15598:	str	ip, [sp, #252]	; 0xfc
   1559c:	ldr	ip, [sp, #28]
   155a0:	ldrd	r6, [r1]
   155a4:	ldrd	r2, [r3]
   155a8:	lsr	ip, ip, #7
   155ac:	str	ip, [sp, #260]	; 0x104
   155b0:	eor	r2, r2, r6
   155b4:	ldrd	r0, [sp, #120]	; 0x78
   155b8:	eor	r3, r3, r7
   155bc:	ldrd	r6, [sp, #64]	; 0x40
   155c0:	adds	r6, r6, r0
   155c4:	adc	r7, r7, r1
   155c8:	adds	r0, r8, r4
   155cc:	adc	r1, r9, r5
   155d0:	ldrd	r4, [sp, #248]	; 0xf8
   155d4:	strd	r0, [sp, #104]	; 0x68
   155d8:	add	r1, sp, #2160	; 0x870
   155dc:	eor	r5, r5, r3
   155e0:	add	r3, sp, #2144	; 0x860
   155e4:	add	r3, r3, #8
   155e8:	ldrd	r0, [r1]
   155ec:	eor	r4, r4, r2
   155f0:	ldrd	r2, [r3]
   155f4:	ldrd	r8, [sp, #192]	; 0xc0
   155f8:	adds	r4, r4, r6
   155fc:	eor	r3, r3, r1
   15600:	mov	r1, r3
   15604:	add	r3, sp, #256	; 0x100
   15608:	eor	r2, r2, r0
   1560c:	mov	r0, r2
   15610:	ldrd	r2, [r3]
   15614:	lsr	ip, r8, #14
   15618:	lsr	lr, r8, #18
   1561c:	eor	r3, r3, r1
   15620:	mov	r1, r3
   15624:	eor	r2, r2, r0
   15628:	orr	r3, ip, r9, lsl #18
   1562c:	adc	r5, r5, r7
   15630:	str	r3, [sp, #2168]	; 0x878
   15634:	adds	r2, r4, r2
   15638:	orr	r3, lr, r9, lsl #14
   1563c:	mov	r0, r8
   15640:	lsr	r6, r9, #14
   15644:	str	r3, [sp, #2176]	; 0x880
   15648:	lsr	lr, r9, #18
   1564c:	adc	r3, r5, r1
   15650:	mov	r1, r9
   15654:	lsl	r5, r9, #23
   15658:	ldrd	r8, [sp, #104]	; 0x68
   1565c:	orr	r7, r6, r0, lsl #18
   15660:	str	r7, [sp, #2172]	; 0x87c
   15664:	lsr	r4, r8, #28
   15668:	ldrd	r6, [sp, #216]	; 0xd8
   1566c:	mov	r8, r0
   15670:	orr	lr, lr, r0, lsl #14
   15674:	lsl	ip, r9, #30
   15678:	mov	r9, r1
   1567c:	ldrd	r0, [sp, #112]	; 0x70
   15680:	strd	r6, [sp, #40]	; 0x28
   15684:	str	lr, [sp, #2180]	; 0x884
   15688:	eor	r0, r0, r6
   1568c:	eor	r1, r1, r7
   15690:	ldrd	r6, [sp, #104]	; 0x68
   15694:	orr	lr, r5, r8, lsr #9
   15698:	strd	r2, [sp, #64]	; 0x40
   1569c:	orr	r5, r4, r7, lsl #4
   156a0:	str	r5, [sp, #2192]	; 0x890
   156a4:	mov	r5, r7
   156a8:	orr	ip, ip, r6, lsr #2
   156ac:	mov	r4, r6
   156b0:	mov	r6, r4
   156b4:	b	156c8 <dcngettext@plt+0x46a0>
   156b8:			; <UNDEFINED> instruction: 0x9ef14ad2
   156bc:	ldr	r6, [fp], #2497	; 0x9c1
   156c0:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   156c4:	svc	0x00be4786
   156c8:	mov	r7, r5
   156cc:	str	ip, [sp, #2204]	; 0x89c
   156d0:	lsr	ip, r5, #28
   156d4:	sub	r5, pc, #28
   156d8:	ldrd	r4, [r5]
   156dc:	orr	ip, ip, r6, lsl #4
   156e0:	str	lr, [sp, #2188]	; 0x88c
   156e4:	adds	r4, r4, r2
   156e8:	adc	r5, r5, r3
   156ec:	mov	r2, r4
   156f0:	mov	r4, r8
   156f4:	mov	r3, r5
   156f8:	and	r4, r4, r0
   156fc:	mov	r5, r9
   15700:	mov	r0, r4
   15704:	lsl	lr, r8, #23
   15708:	lsl	r4, r6, #30
   1570c:	and	r5, r5, r1
   15710:	mov	r1, r5
   15714:	orr	lr, lr, r9, lsr #9
   15718:	str	ip, [sp, #2196]	; 0x894
   1571c:	orr	ip, r4, r7, lsr #2
   15720:	ldrd	r4, [sp, #144]	; 0x90
   15724:	str	lr, [sp, #2184]	; 0x888
   15728:	lsl	lr, r7, #25
   1572c:	str	ip, [sp, #2200]	; 0x898
   15730:	orr	ip, lr, r6, lsr #7
   15734:	add	lr, sp, #2160	; 0x870
   15738:	mov	r9, r7
   1573c:	adds	r4, r4, r2
   15740:	mov	r8, r6
   15744:	str	ip, [sp, #2212]	; 0x8a4
   15748:	add	lr, lr, #8
   1574c:	lsl	ip, r6, #25
   15750:	ldrd	r6, [sp, #40]	; 0x28
   15754:	adc	r5, r5, r3
   15758:	mov	r2, r4
   1575c:	mov	r3, r5
   15760:	ldrd	r4, [lr]
   15764:	add	lr, sp, #2176	; 0x880
   15768:	eor	r6, r6, r0
   1576c:	eor	r7, r7, r1
   15770:	mov	r0, r6
   15774:	mov	r1, r7
   15778:	ldrd	r6, [lr]
   1577c:	eor	r4, r4, r6
   15780:	eor	r5, r5, r7
   15784:	mov	r7, r9
   15788:	adds	r6, r2, r0
   1578c:	strd	r4, [sp, #96]	; 0x60
   15790:	orr	r4, r8, sl
   15794:	orr	r5, r9, fp
   15798:	ldrd	r8, [sp, #184]	; 0xb8
   1579c:	orr	ip, ip, r7, lsr #7
   157a0:	adc	r7, r3, r1
   157a4:	add	r3, sp, #2176	; 0x880
   157a8:	add	r3, r3, #8
   157ac:	lsr	lr, r8, #7
   157b0:	str	lr, [sp, #264]	; 0x108
   157b4:	str	ip, [sp, #2208]	; 0x8a0
   157b8:	ldrd	r2, [r3]
   157bc:	ldrd	r0, [sp, #96]	; 0x60
   157c0:	strd	r6, [sp, #40]	; 0x28
   157c4:	lsr	ip, r8, #1
   157c8:	eor	r1, r1, r3
   157cc:	mov	r7, r1
   157d0:	add	r1, sp, #2192	; 0x890
   157d4:	add	r3, sp, #2192	; 0x890
   157d8:	add	r1, r1, #8
   157dc:	eor	r0, r0, r2
   157e0:	mov	r6, r0
   157e4:	ldrd	r2, [r3]
   157e8:	ldrd	r0, [r1]
   157ec:	eor	r2, r2, r0
   157f0:	eor	r3, r3, r1
   157f4:	ldrd	r0, [sp, #40]	; 0x28
   157f8:	strd	r2, [sp, #96]	; 0x60
   157fc:	ldrd	r2, [sp, #200]	; 0xc8
   15800:	adds	r0, r0, r6
   15804:	adc	r1, r1, r7
   15808:	and	r3, r3, r5
   1580c:	mov	r5, r3
   15810:	orr	r3, ip, r9, lsl #31
   15814:	lsr	ip, r8, #8
   15818:	str	r3, [sp, #2216]	; 0x8a8
   1581c:	orr	r3, ip, r9, lsl #24
   15820:	str	r3, [sp, #2224]	; 0x8b0
   15824:	ldr	r3, [sp, #264]	; 0x108
   15828:	strd	r0, [sp, #40]	; 0x28
   1582c:	orr	r3, r3, r9, lsl #25
   15830:	str	r3, [sp, #264]	; 0x108
   15834:	ldr	r3, [sp, #136]	; 0x88
   15838:	add	r1, sp, #2208	; 0x8a0
   1583c:	and	r2, r2, r4
   15840:	lsr	r3, r3, #6
   15844:	ldrd	r0, [r1]
   15848:	str	r3, [sp, #272]	; 0x110
   1584c:	ldrd	r6, [sp, #96]	; 0x60
   15850:	mov	r4, r2
   15854:	ldrd	r2, [sp, #104]	; 0x68
   15858:	eor	r6, r6, r0
   1585c:	eor	r7, r7, r1
   15860:	and	r2, r2, sl
   15864:	and	r3, r3, fp
   15868:	mov	r0, r6
   1586c:	mov	r1, r7
   15870:	orr	r6, r4, r2
   15874:	orr	r7, r5, r3
   15878:	ldrd	r4, [sp, #136]	; 0x88
   1587c:	lsr	ip, r9, #1
   15880:	orr	ip, ip, r8, lsl #31
   15884:	lsr	r2, r4, #19
   15888:	str	ip, [sp, #2220]	; 0x8ac
   1588c:	lsr	r3, r9, #8
   15890:	orr	ip, r2, r5, lsl #13
   15894:	orr	r3, r3, r8, lsl #24
   15898:	str	ip, [sp, #2232]	; 0x8b8
   1589c:	lsr	ip, r9, #7
   158a0:	str	r3, [sp, #2228]	; 0x8b4
   158a4:	str	ip, [sp, #268]	; 0x10c
   158a8:	lsl	r3, r5, #3
   158ac:	ldr	ip, [sp, #272]	; 0x110
   158b0:	orr	r3, r3, r4, lsr #29
   158b4:	mov	r9, r5
   158b8:	strd	r0, [sp, #96]	; 0x60
   158bc:	lsr	r2, r5, #19
   158c0:	mov	r8, r4
   158c4:	orr	ip, ip, r5, lsl #26
   158c8:	ldrd	r0, [sp, #40]	; 0x28
   158cc:	str	r3, [sp, #2244]	; 0x8c4
   158d0:	lsl	r3, r4, #3
   158d4:	ldrd	r4, [sp, #152]	; 0x98
   158d8:	str	ip, [sp, #272]	; 0x110
   158dc:	add	ip, sp, #2224	; 0x8b0
   158e0:	adds	r0, r0, r4
   158e4:	adc	r1, r1, r5
   158e8:	mov	r4, r0
   158ec:	mov	r5, r1
   158f0:	ldrd	r0, [sp, #96]	; 0x60
   158f4:	strd	r4, [sp, #144]	; 0x90
   158f8:	orr	r3, r3, r9, lsr #29
   158fc:	adds	r0, r0, r6
   15900:	adc	r1, r1, r7
   15904:	mov	r7, r1
   15908:	add	r1, sp, #2208	; 0x8a0
   1590c:	add	r1, r1, #8
   15910:	mov	r6, r0
   15914:	ldrd	r0, [r1]
   15918:	ldrd	r4, [ip]
   1591c:	str	r3, [sp, #2240]	; 0x8c0
   15920:	lsr	r3, r9, #6
   15924:	eor	r0, r0, r4
   15928:	eor	r1, r1, r5
   1592c:	orr	ip, r2, r8, lsl #13
   15930:	mov	r4, r0
   15934:	mov	r5, r1
   15938:	str	r3, [sp, #276]	; 0x114
   1593c:	ldrd	r0, [sp, #160]	; 0xa0
   15940:	ldrd	r2, [sp, #24]
   15944:	str	ip, [sp, #2236]	; 0x8bc
   15948:	adds	r2, r2, r0
   1594c:	adc	r3, r3, r1
   15950:	mov	r8, r2
   15954:	mov	r9, r3
   15958:	ldrd	r2, [sp, #40]	; 0x28
   1595c:	adds	r2, r2, r6
   15960:	adc	r3, r3, r7
   15964:	ldrd	r6, [sp, #144]	; 0x90
   15968:	strd	r2, [sp, #24]
   1596c:	add	r3, sp, #264	; 0x108
   15970:	lsr	ip, r6, #14
   15974:	ldrd	r2, [r3]
   15978:	lsr	lr, r6, #18
   1597c:	eor	r3, r3, r5
   15980:	mov	r5, r3
   15984:	add	r3, sp, #2224	; 0x8b0
   15988:	add	r3, r3, #8
   1598c:	ldrd	r0, [r3]
   15990:	add	r3, sp, #2240	; 0x8c0
   15994:	eor	r2, r2, r4
   15998:	mov	r4, r2
   1599c:	ldrd	r2, [r3]
   159a0:	eor	r0, r0, r2
   159a4:	adds	r2, r8, r4
   159a8:	eor	r1, r1, r3
   159ac:	adc	r3, r9, r5
   159b0:	mov	r5, r3
   159b4:	add	r3, sp, #272	; 0x110
   159b8:	mov	r4, r2
   159bc:	ldrd	r2, [r3]
   159c0:	mov	r8, r6
   159c4:	lsr	r6, r7, #14
   159c8:	eor	r3, r3, r1
   159cc:	mov	r1, r3
   159d0:	eor	r2, r2, r0
   159d4:	orr	r3, ip, r7, lsl #18
   159d8:	adds	r2, r4, r2
   159dc:	str	r3, [sp, #2248]	; 0x8c8
   159e0:	orr	r3, lr, r7, lsl #14
   159e4:	str	r3, [sp, #2256]	; 0x8d0
   159e8:	adc	r3, r5, r1
   159ec:	ldrd	r0, [sp, #24]
   159f0:	strd	r2, [sp, #96]	; 0x60
   159f4:	lsr	lr, r7, #18
   159f8:	orr	r3, r6, r8, lsl #18
   159fc:	str	r3, [sp, #2252]	; 0x8cc
   15a00:	orr	r3, lr, r8, lsl #14
   15a04:	lsr	r4, r0, #28
   15a08:	lsl	ip, r1, #30
   15a0c:	str	r3, [sp, #2260]	; 0x8d4
   15a10:	ldrd	r0, [sp, #112]	; 0x70
   15a14:	ldrd	r2, [sp, #192]	; 0xc0
   15a18:	mov	r9, r7
   15a1c:	lsl	r5, r7, #23
   15a20:	ldrd	r6, [sp, #24]
   15a24:	eor	r1, r1, r3
   15a28:	orr	r3, r5, r8, lsr #9
   15a2c:	str	r3, [sp, #2268]	; 0x8dc
   15a30:	orr	r3, r4, r7, lsl #4
   15a34:	str	r3, [sp, #2272]	; 0x8e0
   15a38:	orr	r3, ip, r6, lsr #2
   15a3c:	eor	r0, r0, r2
   15a40:	mov	r4, r6
   15a44:	mov	r5, r7
   15a48:	str	r3, [sp, #2284]	; 0x8ec
   15a4c:	lsr	ip, r7, #28
   15a50:	ldrd	r2, [sp, #96]	; 0x60
   15a54:	add	r7, pc, #860	; 0x35c
   15a58:	ldrd	r6, [r7]
   15a5c:	lsl	lr, r8, #23
   15a60:	orr	lr, lr, r9, lsr #9
   15a64:	adds	r6, r6, r2
   15a68:	adc	r7, r7, r3
   15a6c:	mov	r2, r6
   15a70:	mov	r6, r8
   15a74:	mov	r3, r7
   15a78:	and	r6, r6, r0
   15a7c:	mov	r7, r9
   15a80:	mov	r0, r6
   15a84:	and	r7, r7, r1
   15a88:	mov	r6, r4
   15a8c:	mov	r1, r7
   15a90:	mov	r7, r5
   15a94:	orr	ip, ip, r6, lsl #4
   15a98:	lsl	r4, r4, #30
   15a9c:	str	lr, [sp, #2264]	; 0x8d8
   15aa0:	str	ip, [sp, #2276]	; 0x8e4
   15aa4:	lsl	lr, r7, #25
   15aa8:	orr	ip, r4, r7, lsr #2
   15aac:	str	ip, [sp, #2280]	; 0x8e8
   15ab0:	orr	ip, lr, r6, lsr #7
   15ab4:	mov	r8, r6
   15ab8:	mov	r9, r7
   15abc:	str	ip, [sp, #2292]	; 0x8f4
   15ac0:	lsl	ip, r6, #25
   15ac4:	ldrd	r6, [sp, #216]	; 0xd8
   15ac8:	add	lr, sp, #2240	; 0x8c0
   15acc:	add	lr, lr, #8
   15ad0:	adds	r6, r6, r2
   15ad4:	adc	r7, r7, r3
   15ad8:	mov	r2, r6
   15adc:	mov	r3, r7
   15ae0:	ldrd	r6, [sp, #112]	; 0x70
   15ae4:	eor	r6, r6, r0
   15ae8:	eor	r7, r7, r1
   15aec:	mov	r0, r6
   15af0:	mov	r1, r7
   15af4:	ldrd	r6, [lr]
   15af8:	add	lr, sp, #2256	; 0x8d0
   15afc:	adds	r2, r2, r0
   15b00:	ldrd	r4, [lr]
   15b04:	adc	r3, r3, r1
   15b08:	add	r1, sp, #2256	; 0x8d0
   15b0c:	eor	r6, r6, r4
   15b10:	eor	r7, r7, r5
   15b14:	mov	r4, r8
   15b18:	mov	r5, r9
   15b1c:	ldrd	r8, [sp, #104]	; 0x68
   15b20:	add	r1, r1, #8
   15b24:	orr	r8, r8, r4
   15b28:	orr	r9, r9, r5
   15b2c:	mov	r4, r8
   15b30:	mov	r5, r9
   15b34:	ldrd	r8, [sp, #72]	; 0x48
   15b38:	ldrd	r0, [r1]
   15b3c:	and	r4, r4, sl
   15b40:	lsr	lr, r8, #7
   15b44:	str	lr, [sp, #280]	; 0x118
   15b48:	ldr	lr, [sp, #28]
   15b4c:	eor	r1, r1, r7
   15b50:	mov	r7, r1
   15b54:	orr	ip, ip, lr, lsr #7
   15b58:	add	lr, sp, #2272	; 0x8e0
   15b5c:	add	lr, lr, #8
   15b60:	add	r1, sp, #2272	; 0x8e0
   15b64:	eor	r0, r0, r6
   15b68:	str	ip, [sp, #2288]	; 0x8f0
   15b6c:	mov	r6, r0
   15b70:	lsr	ip, r8, #1
   15b74:	ldrd	r0, [r1]
   15b78:	ldrd	r8, [lr]
   15b7c:	ldr	lr, [sp, #280]	; 0x118
   15b80:	adds	r6, r6, r2
   15b84:	eor	r0, r0, r8
   15b88:	eor	r1, r1, r9
   15b8c:	ldrd	r8, [sp, #72]	; 0x48
   15b90:	adc	r7, r7, r3
   15b94:	ldrd	r2, [sp, #24]
   15b98:	orr	ip, ip, r9, lsl #31
   15b9c:	str	ip, [sp, #2296]	; 0x8f8
   15ba0:	lsr	ip, r8, #8
   15ba4:	orr	ip, ip, r9, lsl #24
   15ba8:	orr	lr, lr, r9, lsl #25
   15bac:	str	ip, [sp, #2304]	; 0x900
   15bb0:	lsr	ip, r9, #1
   15bb4:	ldrd	r8, [sp, #104]	; 0x68
   15bb8:	and	r5, r5, fp
   15bbc:	str	lr, [sp, #280]	; 0x118
   15bc0:	and	r9, r9, r3
   15bc4:	add	r3, sp, #2288	; 0x8f0
   15bc8:	and	r8, r8, r2
   15bcc:	ldrd	r2, [r3]
   15bd0:	ldr	lr, [sp, #64]	; 0x40
   15bd4:	eor	r2, r2, r0
   15bd8:	eor	r3, r3, r1
   15bdc:	mov	r0, r2
   15be0:	mov	r1, r3
   15be4:	orr	r2, r4, r8
   15be8:	orr	r3, r5, r9
   15bec:	ldrd	r4, [sp, #64]	; 0x40
   15bf0:	ldrd	r8, [sp, #72]	; 0x48
   15bf4:	strd	r2, [sp, #40]	; 0x28
   15bf8:	lsr	r2, r4, #19
   15bfc:	orr	ip, ip, r8, lsl #31
   15c00:	lsr	lr, lr, #6
   15c04:	lsr	r3, r9, #8
   15c08:	str	ip, [sp, #2300]	; 0x8fc
   15c0c:	orr	ip, r2, r5, lsl #13
   15c10:	str	lr, [sp, #288]	; 0x120
   15c14:	orr	r3, r3, r8, lsl #24
   15c18:	str	ip, [sp, #2312]	; 0x908
   15c1c:	lsr	ip, r9, #7
   15c20:	str	r3, [sp, #2308]	; 0x904
   15c24:	str	ip, [sp, #284]	; 0x11c
   15c28:	lsl	r3, r5, #3
   15c2c:	ldr	ip, [sp, #288]	; 0x120
   15c30:	orr	r3, r3, r4, lsr #29
   15c34:	lsr	r2, r5, #19
   15c38:	orr	ip, ip, r5, lsl #26
   15c3c:	str	r3, [sp, #2324]	; 0x914
   15c40:	lsl	r3, r4, #3
   15c44:	ldrd	r4, [sp, #200]	; 0xc8
   15c48:	str	ip, [sp, #288]	; 0x120
   15c4c:	add	ip, sp, #2304	; 0x900
   15c50:	adds	r4, r4, r6
   15c54:	adc	r5, r5, r7
   15c58:	strd	r4, [sp, #208]	; 0xd0
   15c5c:	ldrd	r4, [sp, #40]	; 0x28
   15c60:	ldrd	r8, [ip]
   15c64:	adds	r4, r4, r0
   15c68:	adc	r5, r5, r1
   15c6c:	add	r1, sp, #2288	; 0x8f0
   15c70:	add	r1, r1, #8
   15c74:	strd	r4, [sp, #40]	; 0x28
   15c78:	ldrd	r0, [r1]
   15c7c:	eor	r0, r0, r8
   15c80:	eor	r1, r1, r9
   15c84:	ldrd	r8, [sp, #64]	; 0x40
   15c88:	mov	r4, r0
   15c8c:	mov	r5, r1
   15c90:	orr	r3, r3, r9, lsr #29
   15c94:	str	r3, [sp, #2320]	; 0x910
   15c98:	lsr	r3, r9, #6
   15c9c:	orr	ip, r2, r8, lsl #13
   15ca0:	ldrd	r0, [sp, #168]	; 0xa8
   15ca4:	str	r3, [sp, #292]	; 0x124
   15ca8:	ldrd	r2, [sp, #184]	; 0xb8
   15cac:	str	ip, [sp, #2316]	; 0x90c
   15cb0:	adds	r2, r2, r0
   15cb4:	adc	r3, r3, r1
   15cb8:	ldrd	r0, [sp, #40]	; 0x28
   15cbc:	strd	r2, [sp, #152]	; 0x98
   15cc0:	adds	r0, r0, r6
   15cc4:	adc	r1, r1, r7
   15cc8:	mov	r2, r0
   15ccc:	mov	r3, r1
   15cd0:	ldrd	r6, [sp, #208]	; 0xd0
   15cd4:	strd	r2, [sp, #40]	; 0x28
   15cd8:	add	r3, sp, #280	; 0x118
   15cdc:	lsr	lr, r6, #18
   15ce0:	ldrd	r2, [r3]
   15ce4:	lsr	ip, r6, #14
   15ce8:	orr	ip, ip, r7, lsl #18
   15cec:	eor	r3, r3, r5
   15cf0:	mov	r5, r3
   15cf4:	add	r3, sp, #2304	; 0x900
   15cf8:	add	r3, r3, #8
   15cfc:	ldrd	r0, [r3]
   15d00:	add	r3, sp, #2320	; 0x910
   15d04:	eor	r2, r2, r4
   15d08:	ldrd	r8, [r3]
   15d0c:	mov	r4, r2
   15d10:	str	ip, [sp, #2328]	; 0x918
   15d14:	eor	r0, r0, r8
   15d18:	eor	r1, r1, r9
   15d1c:	mov	r8, r0
   15d20:	mov	r9, r1
   15d24:	ldrd	r0, [sp, #152]	; 0x98
   15d28:	orr	ip, lr, r7, lsl #14
   15d2c:	lsr	lr, r7, #18
   15d30:	adds	r0, r0, r4
   15d34:	adc	r1, r1, r5
   15d38:	mov	r5, r1
   15d3c:	add	r1, sp, #288	; 0x120
   15d40:	mov	r4, r0
   15d44:	ldrd	r0, [r1]
   15d48:	str	ip, [sp, #2336]	; 0x920
   15d4c:	add	r3, pc, #108	; 0x6c
   15d50:	ldrd	r2, [r3]
   15d54:	eor	r0, r0, r8
   15d58:	mov	r8, r6
   15d5c:	lsr	r6, r7, #14
   15d60:	eor	r1, r1, r9
   15d64:	str	r6, [sp, #152]	; 0x98
   15d68:	adds	r6, r4, r0
   15d6c:	mov	r9, r7
   15d70:	adc	r7, r5, r1
   15d74:	mov	r0, r8
   15d78:	strd	r6, [sp, #184]	; 0xb8
   15d7c:	mov	r1, r9
   15d80:	lsl	r5, r9, #23
   15d84:	ldr	r6, [sp, #152]	; 0x98
   15d88:	ldrd	r8, [sp, #40]	; 0x28
   15d8c:	orr	r7, r6, r0, lsl #18
   15d90:	orr	lr, lr, r0, lsl #14
   15d94:	lsr	r4, r8, #28
   15d98:	lsl	ip, r9, #30
   15d9c:	mov	r8, r0
   15da0:	mov	r9, r1
   15da4:	str	r7, [sp, #2332]	; 0x91c
   15da8:	ldrd	r0, [sp, #144]	; 0x90
   15dac:	ldrd	r6, [sp, #192]	; 0xc0
   15db0:	b	15dc8 <dcngettext@plt+0x4da0>
   15db4:	nop			; (mov r0, r0)
   15db8:	blhi	fe34b494 <stdout@@GLIBC_2.4+0xfe30e328>
   15dbc:	svceq	0x00c19dc6
   15dc0:	strvc	r9, [ip, r5, ror #24]!
   15dc4:	strcs	sl, [ip], #-460	; 0xfffffe34
   15dc8:	str	lr, [sp, #2340]	; 0x924
   15dcc:	orr	lr, r5, r8, lsr #9
   15dd0:	eor	r0, r0, r6
   15dd4:	eor	r1, r1, r7
   15dd8:	mov	r6, r8
   15ddc:	mov	r7, r9
   15de0:	str	lr, [sp, #2348]	; 0x92c
   15de4:	lsl	lr, r8, #23
   15de8:	ldrd	r8, [sp, #40]	; 0x28
   15dec:	orr	lr, lr, r7, lsr #9
   15df0:	orr	r5, r4, r9, lsl #4
   15df4:	str	r5, [sp, #2352]	; 0x930
   15df8:	mov	r5, r9
   15dfc:	orr	ip, ip, r8, lsr #2
   15e00:	mov	r4, r8
   15e04:	str	ip, [sp, #2364]	; 0x93c
   15e08:	mov	r8, r4
   15e0c:	mov	r9, r5
   15e10:	lsr	ip, r5, #28
   15e14:	ldrd	r4, [sp, #184]	; 0xb8
   15e18:	orr	ip, ip, r8, lsl #4
   15e1c:	str	lr, [sp, #2344]	; 0x928
   15e20:	adds	r4, r4, r2
   15e24:	adc	r5, r5, r3
   15e28:	mov	r2, r4
   15e2c:	mov	r3, r5
   15e30:	mov	r4, r6
   15e34:	mov	r5, r7
   15e38:	ldrd	r6, [sp, #112]	; 0x70
   15e3c:	and	r4, r4, r0
   15e40:	mov	r0, r4
   15e44:	adds	r6, r6, r2
   15e48:	lsl	r4, r8, #30
   15e4c:	adc	r7, r7, r3
   15e50:	lsl	lr, r9, #25
   15e54:	str	ip, [sp, #2356]	; 0x934
   15e58:	add	r3, sp, #2320	; 0x910
   15e5c:	orr	ip, r4, r9, lsr #2
   15e60:	str	ip, [sp, #2360]	; 0x938
   15e64:	add	r3, r3, #8
   15e68:	orr	ip, lr, r8, lsr #7
   15e6c:	add	lr, sp, #2336	; 0x920
   15e70:	strd	r6, [sp, #112]	; 0x70
   15e74:	str	ip, [sp, #2372]	; 0x944
   15e78:	ldrd	r6, [sp, #192]	; 0xc0
   15e7c:	lsl	ip, r8, #25
   15e80:	ldrd	r2, [r3]
   15e84:	ldrd	r8, [lr]
   15e88:	and	r5, r5, r1
   15e8c:	mov	r1, r5
   15e90:	eor	r2, r2, r8
   15e94:	eor	r3, r3, r9
   15e98:	eor	r6, r6, r0
   15e9c:	eor	r7, r7, r1
   15ea0:	mov	r0, r6
   15ea4:	mov	r1, r7
   15ea8:	mov	r6, r2
   15eac:	mov	r7, r3
   15eb0:	ldrd	r4, [sp, #24]
   15eb4:	ldrd	r2, [sp, #40]	; 0x28
   15eb8:	ldrd	r8, [sp, #80]	; 0x50
   15ebc:	orr	r5, r5, r3
   15ec0:	orr	r3, ip, r3, lsr #7
   15ec4:	orr	r4, r4, r2
   15ec8:	str	r3, [sp, #2368]	; 0x940
   15ecc:	ldrd	r2, [sp, #112]	; 0x70
   15ed0:	lsr	lr, r8, #7
   15ed4:	str	lr, [sp, #296]	; 0x128
   15ed8:	adds	r2, r2, r0
   15edc:	adc	r3, r3, r1
   15ee0:	add	r1, sp, #2336	; 0x920
   15ee4:	add	r1, r1, #8
   15ee8:	add	lr, sp, #2352	; 0x930
   15eec:	ldrd	r0, [r1]
   15ef0:	add	lr, lr, #8
   15ef4:	lsr	ip, r8, #1
   15ef8:	eor	r1, r1, r7
   15efc:	mov	r7, r1
   15f00:	add	r1, sp, #2352	; 0x930
   15f04:	eor	r0, r0, r6
   15f08:	ldrd	r8, [lr]
   15f0c:	mov	r6, r0
   15f10:	ldrd	r0, [r1]
   15f14:	ldr	lr, [sp, #296]	; 0x128
   15f18:	eor	r0, r0, r8
   15f1c:	eor	r1, r1, r9
   15f20:	ldrd	r8, [sp, #96]	; 0x60
   15f24:	strd	r0, [sp, #152]	; 0x98
   15f28:	ldrd	r0, [sp, #104]	; 0x68
   15f2c:	and	r0, r0, r4
   15f30:	and	r1, r1, r5
   15f34:	mov	r4, r0
   15f38:	mov	r5, r1
   15f3c:	ldrd	r0, [sp, #80]	; 0x50
   15f40:	orr	ip, ip, r1, lsl #31
   15f44:	str	ip, [sp, #2376]	; 0x948
   15f48:	lsr	ip, r0, #8
   15f4c:	orr	ip, ip, r1, lsl #24
   15f50:	adds	r0, r6, r2
   15f54:	orr	lr, lr, r1, lsl #25
   15f58:	str	ip, [sp, #2384]	; 0x950
   15f5c:	lsr	ip, r1, #1
   15f60:	adc	r1, r7, r3
   15f64:	ldrd	r2, [sp, #24]
   15f68:	strd	r0, [sp, #112]	; 0x70
   15f6c:	ldrd	r0, [sp, #40]	; 0x28
   15f70:	str	lr, [sp, #296]	; 0x128
   15f74:	lsr	lr, r8, #6
   15f78:	and	r3, r3, r1
   15f7c:	add	r1, sp, #2368	; 0x940
   15f80:	and	r2, r2, r0
   15f84:	str	lr, [sp, #304]	; 0x130
   15f88:	ldrd	r0, [r1]
   15f8c:	ldrd	r6, [sp, #152]	; 0x98
   15f90:	eor	r6, r6, r0
   15f94:	eor	r7, r7, r1
   15f98:	mov	r0, r6
   15f9c:	mov	r1, r7
   15fa0:	orr	r6, r4, r2
   15fa4:	orr	r7, r5, r3
   15fa8:	ldrd	r4, [sp, #80]	; 0x50
   15fac:	lsr	r2, r8, #19
   15fb0:	orr	ip, ip, r4, lsl #31
   15fb4:	str	ip, [sp, #2380]	; 0x94c
   15fb8:	lsr	r3, r5, #8
   15fbc:	orr	ip, r2, r9, lsl #13
   15fc0:	orr	r3, r3, r4, lsl #24
   15fc4:	str	ip, [sp, #2392]	; 0x958
   15fc8:	lsr	ip, r5, #7
   15fcc:	ldrd	r4, [sp, #112]	; 0x70
   15fd0:	str	ip, [sp, #300]	; 0x12c
   15fd4:	ldr	ip, [sp, #304]	; 0x130
   15fd8:	adds	r4, r4, sl
   15fdc:	adc	r5, r5, fp
   15fe0:	orr	ip, ip, r9, lsl #26
   15fe4:	strd	r4, [sp, #216]	; 0xd8
   15fe8:	adds	r4, r6, r0
   15fec:	adc	r5, r7, r1
   15ff0:	str	r3, [sp, #2388]	; 0x954
   15ff4:	str	ip, [sp, #304]	; 0x130
   15ff8:	mov	r0, r4
   15ffc:	mov	r1, r5
   16000:	lsl	r3, r9, #3
   16004:	ldrd	r4, [sp, #96]	; 0x60
   16008:	add	ip, sp, #2368	; 0x940
   1600c:	orr	r3, r3, r8, lsr #29
   16010:	add	ip, ip, #8
   16014:	str	r3, [sp, #2404]	; 0x964
   16018:	lsl	r3, r8, #3
   1601c:	ldrd	sl, [ip]
   16020:	orr	r3, r3, r5, lsr #29
   16024:	add	ip, sp, #2384	; 0x950
   16028:	lsr	r2, r9, #19
   1602c:	str	r3, [sp, #2400]	; 0x960
   16030:	lsr	r3, r5, #6
   16034:	ldrd	r8, [ip]
   16038:	str	r3, [sp, #308]	; 0x134
   1603c:	orr	ip, r2, r4, lsl #13
   16040:	ldrd	r4, [sp, #88]	; 0x58
   16044:	ldrd	r2, [sp, #72]	; 0x48
   16048:	eor	fp, fp, r9
   1604c:	eor	sl, sl, r8
   16050:	adds	r2, r2, r4
   16054:	adc	r3, r3, r5
   16058:	str	ip, [sp, #2396]	; 0x95c
   1605c:	strd	r2, [sp, #72]	; 0x48
   16060:	ldrd	r2, [sp, #112]	; 0x70
   16064:	add	ip, sp, #304	; 0x130
   16068:	adds	r2, r2, r0
   1606c:	adc	r3, r3, r1
   16070:	mov	r5, r3
   16074:	add	r3, sp, #296	; 0x128
   16078:	mov	r4, r2
   1607c:	ldrd	r2, [r3]
   16080:	strd	r4, [sp, #200]	; 0xc8
   16084:	ldrd	r4, [sp, #72]	; 0x48
   16088:	eor	r3, r3, fp
   1608c:	mov	r7, r3
   16090:	add	r3, sp, #2384	; 0x950
   16094:	add	r3, r3, #8
   16098:	eor	r2, r2, sl
   1609c:	ldrd	sl, [r3]
   160a0:	add	r3, sp, #2400	; 0x960
   160a4:	mov	r6, r2
   160a8:	ldrd	r8, [r3]
   160ac:	adds	r4, r4, r6
   160b0:	adc	r5, r5, r7
   160b4:	eor	sl, sl, r8
   160b8:	eor	fp, fp, r9
   160bc:	mov	r6, r4
   160c0:	mov	r7, r5
   160c4:	ldrd	r4, [ip]
   160c8:	mov	r2, sl
   160cc:	mov	r3, fp
   160d0:	ldrd	sl, [sp, #216]	; 0xd8
   160d4:	eor	r4, r4, r2
   160d8:	mov	r2, r4
   160dc:	lsr	r1, sl, #14
   160e0:	eor	r5, r5, r3
   160e4:	mov	r4, sl
   160e8:	orr	ip, r1, fp, lsl #18
   160ec:	lsr	r0, sl, #18
   160f0:	mov	r3, r5
   160f4:	adds	sl, r6, r2
   160f8:	mov	r5, fp
   160fc:	lsr	r1, fp, #14
   16100:	str	ip, [sp, #2408]	; 0x968
   16104:	orr	ip, r0, fp, lsl #14
   16108:	lsr	r0, fp, #18
   1610c:	adc	fp, r7, r3
   16110:	orr	lr, r1, r4, lsl #18
   16114:	ldrd	r6, [sp, #200]	; 0xc8
   16118:	strd	sl, [sp, #112]	; 0x70
   1611c:	lsl	r2, r5, #23
   16120:	mov	sl, r4
   16124:	mov	fp, r5
   16128:	str	ip, [sp, #2416]	; 0x970
   1612c:	str	lr, [sp, #2412]	; 0x96c
   16130:	orr	lr, r0, r4, lsl #14
   16134:	ldrd	r4, [sp, #208]	; 0xd0
   16138:	ldrd	r0, [sp, #144]	; 0x90
   1613c:	add	r9, pc, #876	; 0x36c
   16140:	ldrd	r8, [r9]
   16144:	str	lr, [sp, #2420]	; 0x974
   16148:	eor	r0, r0, r4
   1614c:	eor	r1, r1, r5
   16150:	ldrd	r4, [sp, #112]	; 0x70
   16154:	orr	lr, r2, sl, lsr #9
   16158:	lsl	r2, sl, #23
   1615c:	adds	r4, r4, r8
   16160:	adc	r5, r5, r9
   16164:	and	sl, sl, r0
   16168:	mov	r9, fp
   1616c:	and	fp, fp, r1
   16170:	mov	r0, sl
   16174:	mov	r1, fp
   16178:	ldrd	sl, [sp, #144]	; 0x90
   1617c:	lsl	r3, r7, #30
   16180:	orr	r3, r3, r6, lsr #2
   16184:	lsr	ip, r6, #28
   16188:	orr	ip, ip, r7, lsl #4
   1618c:	str	r3, [sp, #2444]	; 0x98c
   16190:	eor	fp, fp, r1
   16194:	lsr	r3, r7, #28
   16198:	add	r1, sp, #2400	; 0x960
   1619c:	str	ip, [sp, #2432]	; 0x980
   161a0:	orr	r3, r3, r6, lsl #4
   161a4:	lsl	ip, r6, #30
   161a8:	eor	sl, sl, r0
   161ac:	add	r1, r1, #8
   161b0:	str	lr, [sp, #2428]	; 0x97c
   161b4:	str	r3, [sp, #2436]	; 0x984
   161b8:	orr	lr, r2, r9, lsr #9
   161bc:	orr	r3, ip, r7, lsr #2
   161c0:	lsl	r2, r7, #25
   161c4:	str	r3, [sp, #2440]	; 0x988
   161c8:	strd	sl, [sp, #72]	; 0x48
   161cc:	orr	r3, r2, r6, lsr #7
   161d0:	ldrd	sl, [r1]
   161d4:	add	r1, sp, #2416	; 0x970
   161d8:	str	lr, [sp, #2424]	; 0x978
   161dc:	str	r3, [sp, #2452]	; 0x994
   161e0:	mov	lr, r6
   161e4:	mov	r3, r7
   161e8:	lsl	ip, r6, #25
   161ec:	ldrd	r6, [sp, #192]	; 0xc0
   161f0:	ldrd	r8, [r1]
   161f4:	ldrd	r0, [sp, #40]	; 0x28
   161f8:	adds	r6, r6, r4
   161fc:	adc	r7, r7, r5
   16200:	eor	fp, fp, r9
   16204:	orr	r0, r0, lr
   16208:	orr	r1, r1, r3
   1620c:	mov	r5, r7
   16210:	mov	r2, r0
   16214:	mov	r7, fp
   16218:	mov	fp, r3
   1621c:	mov	r3, r1
   16220:	ldrd	r0, [sp, #128]	; 0x80
   16224:	eor	sl, sl, r8
   16228:	mov	r4, r6
   1622c:	lsr	lr, r0, #7
   16230:	str	lr, [sp, #312]	; 0x138
   16234:	add	lr, sp, #2416	; 0x970
   16238:	add	lr, lr, #8
   1623c:	mov	r6, sl
   16240:	orr	ip, ip, fp, lsr #7
   16244:	ldrd	sl, [lr]
   16248:	add	lr, sp, #2432	; 0x980
   1624c:	str	ip, [sp, #2448]	; 0x990
   16250:	eor	sl, sl, r6
   16254:	eor	fp, fp, r7
   16258:	mov	r6, sl
   1625c:	mov	r7, fp
   16260:	ldrd	sl, [lr]
   16264:	add	lr, sp, #2432	; 0x980
   16268:	add	lr, lr, #8
   1626c:	lsr	ip, r0, #1
   16270:	ldrd	r8, [lr]
   16274:	ldrd	r0, [sp, #72]	; 0x48
   16278:	ldr	lr, [sp, #312]	; 0x138
   1627c:	eor	sl, sl, r8
   16280:	adds	r0, r0, r4
   16284:	eor	fp, fp, r9
   16288:	adc	r1, r1, r5
   1628c:	mov	r4, sl
   16290:	mov	r5, fp
   16294:	ldrd	sl, [sp, #24]
   16298:	ldrd	r8, [sp, #184]	; 0xb8
   1629c:	adds	r6, r6, r0
   162a0:	and	sl, sl, r2
   162a4:	and	fp, fp, r3
   162a8:	mov	r2, sl
   162ac:	mov	r3, fp
   162b0:	ldrd	sl, [sp, #128]	; 0x80
   162b4:	adc	r7, r7, r1
   162b8:	orr	ip, ip, fp, lsl #31
   162bc:	orr	lr, lr, fp, lsl #25
   162c0:	str	ip, [sp, #2456]	; 0x998
   162c4:	lsr	ip, sl, #8
   162c8:	orr	ip, ip, fp, lsl #24
   162cc:	str	lr, [sp, #312]	; 0x138
   162d0:	lsr	lr, r8, #6
   162d4:	str	ip, [sp, #2464]	; 0x9a0
   162d8:	str	lr, [sp, #320]	; 0x140
   162dc:	lsr	ip, fp, #1
   162e0:	ldrd	sl, [sp, #40]	; 0x28
   162e4:	ldrd	r0, [sp, #200]	; 0xc8
   162e8:	add	lr, sp, #2448	; 0x990
   162ec:	and	sl, sl, r0
   162f0:	and	fp, fp, r1
   162f4:	mov	r0, sl
   162f8:	mov	r1, fp
   162fc:	ldrd	sl, [lr]
   16300:	eor	sl, sl, r4
   16304:	eor	fp, fp, r5
   16308:	mov	r4, sl
   1630c:	mov	r5, fp
   16310:	orr	sl, r2, r0
   16314:	orr	fp, r3, r1
   16318:	ldrd	r2, [sp, #128]	; 0x80
   1631c:	lsr	r1, r8, #19
   16320:	lsr	r0, r3, #8
   16324:	lsr	r3, r3, #7
   16328:	str	r3, [sp, #316]	; 0x13c
   1632c:	ldr	r3, [sp, #320]	; 0x140
   16330:	orr	lr, r0, r2, lsl #24
   16334:	orr	r3, r3, r9, lsl #26
   16338:	orr	ip, ip, r2, lsl #31
   1633c:	str	r3, [sp, #320]	; 0x140
   16340:	ldrd	r2, [sp, #104]	; 0x68
   16344:	lsr	r0, r9, #19
   16348:	str	ip, [sp, #2460]	; 0x99c
   1634c:	adds	r2, r2, r6
   16350:	adc	r3, r3, r7
   16354:	str	lr, [sp, #2468]	; 0x9a4
   16358:	strd	r2, [sp, #72]	; 0x48
   1635c:	orr	r3, r0, r8, lsl #13
   16360:	add	r0, sp, #2448	; 0x990
   16364:	add	r0, r0, #8
   16368:	adds	r2, sl, r4
   1636c:	str	r3, [sp, #2476]	; 0x9ac
   16370:	adc	r3, fp, r5
   16374:	ldrd	sl, [r0]
   16378:	add	r0, sp, #2464	; 0x9a0
   1637c:	lsl	ip, r9, #3
   16380:	ldrd	r4, [r0]
   16384:	orr	lr, r1, r9, lsl #13
   16388:	orr	ip, ip, r8, lsr #29
   1638c:	lsl	r1, r8, #3
   16390:	eor	sl, sl, r4
   16394:	str	ip, [sp, #2484]	; 0x9b4
   16398:	mov	r4, sl
   1639c:	orr	ip, r1, r9, lsr #29
   163a0:	adds	sl, r2, r6
   163a4:	eor	fp, fp, r5
   163a8:	mov	r5, fp
   163ac:	str	ip, [sp, #2480]	; 0x9b0
   163b0:	adc	fp, r3, r7
   163b4:	lsr	ip, r9, #6
   163b8:	ldrd	r2, [sp, #56]	; 0x38
   163bc:	ldrd	r8, [sp, #80]	; 0x50
   163c0:	str	lr, [sp, #2472]	; 0x9a8
   163c4:	str	ip, [sp, #324]	; 0x144
   163c8:	adds	r8, r8, r2
   163cc:	adc	r9, r9, r3
   163d0:	add	r3, sp, #312	; 0x138
   163d4:	mov	r6, r8
   163d8:	mov	r7, r9
   163dc:	ldrd	r8, [r3]
   163e0:	add	r3, sp, #2464	; 0x9a0
   163e4:	add	r3, r3, #8
   163e8:	eor	r8, r8, r4
   163ec:	eor	r9, r9, r5
   163f0:	mov	r4, r8
   163f4:	mov	r5, r9
   163f8:	ldrd	r8, [r3]
   163fc:	add	r3, sp, #2480	; 0x9b0
   16400:	adds	r4, r4, r6
   16404:	ldrd	r2, [r3]
   16408:	add	r6, sp, #320	; 0x140
   1640c:	adc	r5, r5, r7
   16410:	eor	r8, r8, r2
   16414:	eor	r9, r9, r3
   16418:	ldrd	r6, [r6]
   1641c:	mov	r0, r8
   16420:	mov	r1, r9
   16424:	ldrd	r8, [sp, #72]	; 0x48
   16428:	eor	r6, r6, r0
   1642c:	mov	r0, r6
   16430:	lsr	ip, r8, #14
   16434:	eor	r7, r7, r1
   16438:	lsr	lr, r8, #18
   1643c:	mov	r1, r7
   16440:	adds	r8, r4, r0
   16444:	orr	ip, ip, r9, lsl #18
   16448:	lsr	r6, r9, #14
   1644c:	str	ip, [sp, #2488]	; 0x9b8
   16450:	orr	ip, lr, r9, lsl #14
   16454:	lsr	lr, r9, #18
   16458:	adc	r9, r5, r1
   1645c:	ldrd	r0, [sp, #72]	; 0x48
   16460:	lsr	r5, sl, #28
   16464:	lsl	r4, fp, #30
   16468:	orr	lr, lr, r0, lsl #14
   1646c:	add	r3, pc, #68	; 0x44
   16470:	ldrd	r2, [r3]
   16474:	orr	r7, r6, r0, lsl #18
   16478:	str	lr, [sp, #2500]	; 0x9c4
   1647c:	orr	lr, r5, fp, lsl #4
   16480:	orr	r5, r4, sl, lsr #2
   16484:	str	ip, [sp, #2496]	; 0x9c0
   16488:	str	r7, [sp, #2492]	; 0x9bc
   1648c:	lsl	ip, r1, #23
   16490:	ldrd	r6, [sp, #208]	; 0xd0
   16494:	ldrd	r0, [sp, #216]	; 0xd8
   16498:	str	lr, [sp, #2512]	; 0x9d0
   1649c:	str	r5, [sp, #2524]	; 0x9dc
   164a0:	ldr	r5, [sp, #72]	; 0x48
   164a4:	adds	r4, r8, r2
   164a8:	mov	r2, r4
   164ac:	b	164c0 <dcngettext@plt+0x5498>
   164b0:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   164b4:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   164b8:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   164bc:	bmi	1d3776c <stdout@@GLIBC_2.4+0x1cfa600>
   164c0:	orr	ip, ip, r5, lsr #9
   164c4:	adc	r5, r9, r3
   164c8:	mov	r3, r5
   164cc:	ldrd	r4, [sp, #72]	; 0x48
   164d0:	eor	r1, r1, r7
   164d4:	strd	r8, [sp, #104]	; 0x68
   164d8:	mov	r9, r5
   164dc:	and	r9, r9, r1
   164e0:	str	ip, [sp, #2508]	; 0x9cc
   164e4:	mov	r1, r9
   164e8:	lsr	lr, fp, #28
   164ec:	mov	r9, r5
   164f0:	lsl	ip, sl, #30
   164f4:	orr	lr, lr, sl, lsl #4
   164f8:	orr	ip, ip, fp, lsr #2
   164fc:	mov	r8, r4
   16500:	lsl	r4, r4, #23
   16504:	str	lr, [sp, #2516]	; 0x9d4
   16508:	str	ip, [sp, #2520]	; 0x9d8
   1650c:	lsl	lr, fp, #25
   16510:	orr	ip, r4, r9, lsr #9
   16514:	str	ip, [sp, #2504]	; 0x9c8
   16518:	orr	ip, lr, sl, lsr #7
   1651c:	add	lr, sp, #2480	; 0x9b0
   16520:	eor	r0, r0, r6
   16524:	add	lr, lr, #8
   16528:	and	r8, r8, r0
   1652c:	mov	r0, r8
   16530:	ldrd	r8, [lr]
   16534:	add	lr, sp, #2496	; 0x9c0
   16538:	eor	r6, r6, r0
   1653c:	eor	r7, r7, r1
   16540:	mov	r0, r6
   16544:	mov	r1, r7
   16548:	ldrd	r6, [lr]
   1654c:	ldrd	r4, [sp, #144]	; 0x90
   16550:	str	ip, [sp, #2532]	; 0x9e4
   16554:	eor	r8, r8, r6
   16558:	eor	r9, r9, r7
   1655c:	mov	r6, r8
   16560:	mov	r7, r9
   16564:	ldrd	r8, [sp, #200]	; 0xc8
   16568:	adds	r4, r4, r2
   1656c:	adc	r5, r5, r3
   16570:	mov	r2, r4
   16574:	mov	r3, r5
   16578:	orr	r4, r8, sl
   1657c:	orr	r5, r9, fp
   16580:	lsl	ip, sl, #25
   16584:	strd	r4, [sp, #144]	; 0x90
   16588:	ldrd	r4, [sp, #32]
   1658c:	orr	ip, ip, fp, lsr #7
   16590:	str	ip, [sp, #2528]	; 0x9e0
   16594:	lsr	lr, r4, #7
   16598:	lsr	ip, r4, #1
   1659c:	adds	r4, r2, r0
   165a0:	adc	r5, r3, r1
   165a4:	add	r3, sp, #2496	; 0x9c0
   165a8:	add	r3, r3, #8
   165ac:	strd	r4, [sp, #80]	; 0x50
   165b0:	ldrd	r2, [r3]
   165b4:	ldrd	r4, [sp, #144]	; 0x90
   165b8:	str	lr, [sp, #328]	; 0x148
   165bc:	eor	r3, r3, r7
   165c0:	mov	r7, r3
   165c4:	add	r3, sp, #2512	; 0x9d0
   165c8:	eor	r2, r2, r6
   165cc:	ldrd	r0, [r3]
   165d0:	add	r3, sp, #2512	; 0x9d0
   165d4:	add	r3, r3, #8
   165d8:	mov	r6, r2
   165dc:	ldrd	r2, [r3]
   165e0:	ldr	lr, [sp, #328]	; 0x148
   165e4:	eor	r0, r0, r2
   165e8:	eor	r1, r1, r3
   165ec:	ldrd	r2, [sp, #40]	; 0x28
   165f0:	and	r4, r4, r2
   165f4:	and	r5, r5, r3
   165f8:	ldrd	r2, [sp, #32]
   165fc:	orr	ip, ip, r3, lsl #31
   16600:	str	ip, [sp, #2536]	; 0x9e8
   16604:	lsr	ip, r2, #8
   16608:	orr	ip, ip, r3, lsl #24
   1660c:	str	ip, [sp, #2544]	; 0x9f0
   16610:	lsr	ip, r3, #1
   16614:	orr	r3, lr, r3, lsl #25
   16618:	str	r3, [sp, #328]	; 0x148
   1661c:	ldr	r3, [sp, #112]	; 0x70
   16620:	add	lr, sp, #2528	; 0x9e0
   16624:	lsr	r3, r3, #6
   16628:	str	r3, [sp, #336]	; 0x150
   1662c:	ldrd	r2, [sp, #80]	; 0x50
   16630:	adds	r2, r2, r6
   16634:	adc	r3, r3, r7
   16638:	mov	r7, r3
   1663c:	mov	r3, r9
   16640:	and	r3, r3, fp
   16644:	mov	r6, r2
   16648:	orr	r5, r5, r3
   1664c:	mov	r2, r8
   16650:	ldrd	r8, [lr]
   16654:	ldr	r3, [sp, #36]	; 0x24
   16658:	and	r2, r2, sl
   1665c:	eor	r8, r8, r0
   16660:	lsr	lr, r3, #8
   16664:	ldr	r3, [sp, #32]
   16668:	eor	r9, r9, r1
   1666c:	mov	r0, r8
   16670:	orr	r3, ip, r3, lsl #31
   16674:	mov	r1, r9
   16678:	ldr	ip, [sp, #32]
   1667c:	ldrd	r8, [sp, #112]	; 0x70
   16680:	orr	r4, r4, r2
   16684:	orr	ip, lr, ip, lsl #24
   16688:	lsr	r2, r8, #19
   1668c:	str	ip, [sp, #2548]	; 0x9f4
   16690:	orr	ip, r2, r9, lsl #13
   16694:	str	ip, [sp, #2552]	; 0x9f8
   16698:	ldr	ip, [sp, #36]	; 0x24
   1669c:	str	r3, [sp, #2540]	; 0x9ec
   166a0:	lsl	r3, r9, #3
   166a4:	lsr	ip, ip, #7
   166a8:	str	ip, [sp, #332]	; 0x14c
   166ac:	ldr	ip, [sp, #336]	; 0x150
   166b0:	orr	r3, r3, r8, lsr #29
   166b4:	lsr	r2, r9, #19
   166b8:	str	r3, [sp, #2564]	; 0xa04
   166bc:	orr	ip, ip, r9, lsl #26
   166c0:	lsl	r3, r8, #3
   166c4:	ldrd	r8, [sp, #24]
   166c8:	str	ip, [sp, #336]	; 0x150
   166cc:	add	ip, sp, #2528	; 0x9e0
   166d0:	adds	r8, r8, r6
   166d4:	adc	r9, r9, r7
   166d8:	add	ip, ip, #8
   166dc:	strd	r8, [sp, #152]	; 0x98
   166e0:	ldrd	r8, [ip]
   166e4:	add	ip, sp, #2544	; 0x9f0
   166e8:	adds	r0, r0, r4
   166ec:	adc	r1, r1, r5
   166f0:	ldrd	r4, [ip]
   166f4:	eor	r8, r8, r4
   166f8:	eor	r9, r9, r5
   166fc:	mov	r4, r8
   16700:	mov	r5, r9
   16704:	ldrd	r8, [sp, #112]	; 0x70
   16708:	orr	r3, r3, r9, lsr #29
   1670c:	orr	ip, r2, r8, lsl #13
   16710:	str	r3, [sp, #2560]	; 0xa00
   16714:	adds	r8, r0, r6
   16718:	lsr	r3, r9, #6
   1671c:	str	r3, [sp, #340]	; 0x154
   16720:	adc	r9, r1, r7
   16724:	ldrd	r2, [sp, #128]	; 0x80
   16728:	ldrd	r0, [sp, #16]
   1672c:	str	ip, [sp, #2556]	; 0x9fc
   16730:	adds	r2, r2, r0
   16734:	adc	r3, r3, r1
   16738:	mov	r7, r3
   1673c:	add	r3, sp, #328	; 0x148
   16740:	mov	r6, r2
   16744:	ldrd	r2, [r3]
   16748:	add	r1, sp, #2560	; 0xa00
   1674c:	eor	r3, r3, r5
   16750:	mov	r5, r3
   16754:	add	r3, sp, #2544	; 0x9f0
   16758:	add	r3, r3, #8
   1675c:	eor	r2, r2, r4
   16760:	ldrd	r0, [r1]
   16764:	mov	r4, r2
   16768:	ldrd	r2, [r3]
   1676c:	adds	r4, r4, r6
   16770:	adc	r5, r5, r7
   16774:	eor	r3, r3, r1
   16778:	mov	r1, r3
   1677c:	ldr	r3, [sp, #152]	; 0x98
   16780:	eor	r2, r2, r0
   16784:	mov	r0, r2
   16788:	lsr	ip, r3, #14
   1678c:	add	r3, sp, #336	; 0x150
   16790:	ldrd	r6, [sp, #152]	; 0x98
   16794:	ldrd	r2, [r3]
   16798:	lsr	lr, r6, #18
   1679c:	eor	r3, r3, r1
   167a0:	mov	r1, r3
   167a4:	orr	r3, ip, r7, lsl #18
   167a8:	str	r3, [sp, #2568]	; 0xa08
   167ac:	ldr	r3, [sp, #156]	; 0x9c
   167b0:	eor	r2, r2, r0
   167b4:	adds	r2, r4, r2
   167b8:	orr	r3, lr, r3, lsl #14
   167bc:	str	r3, [sp, #2576]	; 0xa10
   167c0:	ldr	r3, [sp, #156]	; 0x9c
   167c4:	lsr	r6, r7, #14
   167c8:	lsl	r4, r9, #30
   167cc:	lsr	lr, r3, #18
   167d0:	adc	r3, r5, r1
   167d4:	lsr	r5, r8, #28
   167d8:	strd	r2, [sp, #24]
   167dc:	ldrd	r0, [sp, #152]	; 0x98
   167e0:	orr	r3, r6, r0, lsl #18
   167e4:	str	r3, [sp, #2572]	; 0xa0c
   167e8:	orr	r3, lr, r0, lsl #14
   167ec:	mov	r6, r0
   167f0:	mov	r7, r1
   167f4:	lsl	ip, r1, #23
   167f8:	str	r3, [sp, #2580]	; 0xa14
   167fc:	ldrd	r0, [sp, #216]	; 0xd8
   16800:	ldrd	r2, [sp, #72]	; 0x48
   16804:	lsr	lr, r9, #28
   16808:	orr	lr, lr, r8, lsl #4
   1680c:	eor	r1, r1, r3
   16810:	orr	r3, r5, r9, lsl #4
   16814:	str	r3, [sp, #2592]	; 0xa20
   16818:	orr	r3, r4, r8, lsr #2
   1681c:	str	r3, [sp, #2604]	; 0xa2c
   16820:	orr	r3, ip, r6, lsr #9
   16824:	eor	r0, r0, r2
   16828:	str	r3, [sp, #2588]	; 0xa1c
   1682c:	add	r5, pc, #852	; 0x354
   16830:	ldrd	r4, [r5]
   16834:	ldrd	r2, [sp, #24]
   16838:	lsl	ip, r8, #30
   1683c:	orr	ip, ip, r9, lsr #2
   16840:	adds	r4, r4, r2
   16844:	adc	r5, r5, r3
   16848:	mov	r3, r5
   1684c:	str	ip, [sp, #2600]	; 0xa28
   16850:	mov	r5, r7
   16854:	ldr	ip, [sp, #176]	; 0xb0
   16858:	mov	r2, r4
   1685c:	and	r5, r5, r1
   16860:	mov	r4, r6
   16864:	mov	r1, r5
   16868:	and	r4, r4, r0
   1686c:	lsl	r5, r6, #23
   16870:	mov	r0, r4
   16874:	str	lr, [sp, #2596]	; 0xa24
   16878:	lsl	r4, r9, #25
   1687c:	lsr	lr, ip, #1
   16880:	orr	ip, r5, r7, lsr #9
   16884:	str	ip, [sp, #2584]	; 0xa18
   16888:	orr	ip, r4, r8, lsr #7
   1688c:	ldrd	r6, [sp, #216]	; 0xd8
   16890:	str	ip, [sp, #2612]	; 0xa34
   16894:	lsl	ip, r8, #25
   16898:	str	ip, [sp, #80]	; 0x50
   1689c:	ldrd	r4, [sp, #208]	; 0xd0
   168a0:	add	ip, sp, #2560	; 0xa00
   168a4:	add	ip, ip, #8
   168a8:	eor	r6, r6, r0
   168ac:	eor	r7, r7, r1
   168b0:	adds	r4, r4, r2
   168b4:	mov	r0, r6
   168b8:	mov	r1, r7
   168bc:	ldrd	r6, [ip]
   168c0:	add	ip, sp, #2576	; 0xa10
   168c4:	adc	r5, r5, r3
   168c8:	mov	r2, r4
   168cc:	mov	r3, r5
   168d0:	ldrd	r4, [ip]
   168d4:	adds	r2, r2, r0
   168d8:	adc	r3, r3, r1
   168dc:	add	r1, sp, #2576	; 0xa10
   168e0:	eor	r6, r6, r4
   168e4:	eor	r7, r7, r5
   168e8:	add	r1, r1, #8
   168ec:	ldrd	r4, [sp, #176]	; 0xb0
   168f0:	ldrd	r0, [r1]
   168f4:	orr	lr, lr, r5, lsl #31
   168f8:	str	lr, [sp, #2616]	; 0xa38
   168fc:	lsr	lr, r4, #8
   16900:	orr	ip, lr, r5, lsl #24
   16904:	eor	r0, r0, r6
   16908:	eor	r1, r1, r7
   1690c:	str	ip, [sp, #2624]	; 0xa40
   16910:	add	lr, sp, #2592	; 0xa20
   16914:	lsr	ip, r4, #7
   16918:	str	ip, [sp, #344]	; 0x158
   1691c:	add	lr, lr, #8
   16920:	ldr	ip, [sp, #80]	; 0x50
   16924:	strd	r0, [sp, #80]	; 0x50
   16928:	add	r1, sp, #2592	; 0xa20
   1692c:	ldrd	r6, [lr]
   16930:	ldrd	r0, [r1]
   16934:	orr	r4, sl, r8
   16938:	orr	r5, fp, r9
   1693c:	eor	r0, r0, r6
   16940:	eor	r1, r1, r7
   16944:	mov	r6, r0
   16948:	mov	r7, r1
   1694c:	ldrd	r0, [sp, #200]	; 0xc8
   16950:	orr	ip, ip, r9, lsr #7
   16954:	str	ip, [sp, #2608]	; 0xa30
   16958:	and	r0, r0, r4
   1695c:	ldr	ip, [sp, #180]	; 0xb4
   16960:	and	r1, r1, r5
   16964:	mov	r4, r0
   16968:	mov	r5, r1
   1696c:	ldrd	r0, [sp, #176]	; 0xb0
   16970:	lsr	ip, ip, #1
   16974:	orr	ip, ip, r0, lsl #31
   16978:	str	ip, [sp, #2620]	; 0xa3c
   1697c:	lsr	ip, r1, #8
   16980:	orr	ip, ip, r0, lsl #24
   16984:	str	ip, [sp, #2628]	; 0xa44
   16988:	ldr	ip, [sp, #344]	; 0x158
   1698c:	orr	ip, ip, r1, lsl #25
   16990:	ldrd	r0, [sp, #104]	; 0x68
   16994:	str	ip, [sp, #344]	; 0x158
   16998:	lsr	lr, r0, #6
   1699c:	lsr	ip, r0, #19
   169a0:	ldrd	r0, [sp, #80]	; 0x50
   169a4:	str	lr, [sp, #352]	; 0x160
   169a8:	adds	r0, r0, r2
   169ac:	adc	r1, r1, r3
   169b0:	and	r2, sl, r8
   169b4:	strd	r0, [sp, #128]	; 0x80
   169b8:	add	r1, sp, #2608	; 0xa30
   169bc:	and	r3, fp, r9
   169c0:	ldrd	r0, [r1]
   169c4:	eor	r6, r6, r0
   169c8:	eor	r7, r7, r1
   169cc:	mov	r0, r6
   169d0:	mov	r1, r7
   169d4:	orr	r6, r4, r2
   169d8:	orr	r7, r5, r3
   169dc:	ldrd	r4, [sp, #104]	; 0x68
   169e0:	lsl	r3, r5, #3
   169e4:	orr	r3, r3, r4, lsr #29
   169e8:	str	r3, [sp, #2644]	; 0xa54
   169ec:	ldr	r3, [sp, #180]	; 0xb4
   169f0:	lsl	r2, r4, #3
   169f4:	orr	ip, ip, r5, lsl #13
   169f8:	lsr	r3, r3, #7
   169fc:	str	r3, [sp, #348]	; 0x15c
   16a00:	ldr	r3, [sp, #352]	; 0x160
   16a04:	lsr	lr, r5, #19
   16a08:	orr	r3, r3, r5, lsl #26
   16a0c:	str	r2, [sp, #144]	; 0x90
   16a10:	ldrd	r4, [sp, #40]	; 0x28
   16a14:	str	r3, [sp, #352]	; 0x160
   16a18:	ldrd	r2, [sp, #128]	; 0x80
   16a1c:	str	ip, [sp, #2632]	; 0xa48
   16a20:	add	ip, sp, #352	; 0x160
   16a24:	adds	r2, r2, r4
   16a28:	adc	r3, r3, r5
   16a2c:	mov	r4, r2
   16a30:	adds	r2, r6, r0
   16a34:	mov	r5, r3
   16a38:	adc	r3, r7, r1
   16a3c:	mov	r1, r3
   16a40:	add	r3, sp, #2608	; 0xa30
   16a44:	add	r3, r3, #8
   16a48:	strd	r4, [sp, #80]	; 0x50
   16a4c:	ldrd	r4, [r3]
   16a50:	add	r3, sp, #2624	; 0xa40
   16a54:	mov	r0, r2
   16a58:	ldrd	r2, [r3]
   16a5c:	ldrd	r6, [sp, #104]	; 0x68
   16a60:	eor	r4, r4, r2
   16a64:	ldr	r2, [sp, #144]	; 0x90
   16a68:	eor	r5, r5, r3
   16a6c:	orr	r3, lr, r6, lsl #13
   16a70:	str	r3, [sp, #2636]	; 0xa4c
   16a74:	orr	r3, r2, r7, lsr #29
   16a78:	str	r3, [sp, #2640]	; 0xa50
   16a7c:	add	r3, sp, #344	; 0x158
   16a80:	ldrd	r2, [r3]
   16a84:	eor	r3, r3, r5
   16a88:	mov	r5, r3
   16a8c:	eor	r2, r2, r4
   16a90:	lsr	r3, r7, #6
   16a94:	mov	r4, r2
   16a98:	str	r3, [sp, #356]	; 0x164
   16a9c:	ldrd	r2, [sp, #128]	; 0x80
   16aa0:	adds	r2, r2, r0
   16aa4:	adc	r3, r3, r1
   16aa8:	add	r1, sp, #2640	; 0xa50
   16aac:	strd	r2, [sp, #192]	; 0xc0
   16ab0:	ldrd	r6, [r1]
   16ab4:	ldrd	r0, [sp, #32]
   16ab8:	add	r3, sp, #2624	; 0xa40
   16abc:	add	r3, r3, #8
   16ac0:	adds	r0, r0, r4
   16ac4:	adc	r1, r1, r5
   16ac8:	ldrd	r2, [r3]
   16acc:	ldrd	r4, [sp, #80]	; 0x50
   16ad0:	eor	r2, r2, r6
   16ad4:	eor	r3, r3, r7
   16ad8:	mov	r6, r0
   16adc:	mov	r7, r1
   16ae0:	lsr	r0, r4, #14
   16ae4:	lsr	r1, r4, #18
   16ae8:	ldrd	r4, [ip]
   16aec:	eor	r4, r4, r2
   16af0:	eor	r5, r5, r3
   16af4:	mov	r2, r4
   16af8:	mov	r3, r5
   16afc:	ldrd	r4, [sp, #136]	; 0x88
   16b00:	adds	r4, r4, r6
   16b04:	adc	r5, r5, r7
   16b08:	mov	r6, r4
   16b0c:	mov	r7, r5
   16b10:	ldrd	r4, [sp, #80]	; 0x50
   16b14:	adds	r4, r6, r2
   16b18:	orr	ip, r0, r5, lsl #18
   16b1c:	str	ip, [sp, #2648]	; 0xa58
   16b20:	lsr	r0, r5, #14
   16b24:	orr	ip, r1, r5, lsl #14
   16b28:	lsr	r1, r5, #18
   16b2c:	adc	r5, r7, r3
   16b30:	ldrd	r6, [sp, #192]	; 0xc0
   16b34:	strd	r4, [sp, #144]	; 0x90
   16b38:	ldrd	r4, [sp, #80]	; 0x50
   16b3c:	lsr	r2, r6, #28
   16b40:	str	ip, [sp, #2656]	; 0xa60
   16b44:	orr	lr, r0, r4, lsl #18
   16b48:	str	lr, [sp, #2652]	; 0xa5c
   16b4c:	lsl	r3, r5, #23
   16b50:	orr	lr, r1, r4, lsl #14
   16b54:	ldrd	r4, [sp, #72]	; 0x48
   16b58:	ldrd	r0, [sp, #152]	; 0x98
   16b5c:	lsl	ip, r7, #30
   16b60:	strd	r6, [sp, #32]
   16b64:	eor	r0, r0, r4
   16b68:	eor	r1, r1, r5
   16b6c:	orr	ip, ip, r6, lsr #2
   16b70:	ldrd	r4, [sp, #144]	; 0x90
   16b74:	str	lr, [sp, #2660]	; 0xa64
   16b78:	orr	lr, r2, r7, lsl #4
   16b7c:	lsr	r2, r7, #28
   16b80:	b	16b98 <dcngettext@plt+0x5b70>
   16b84:	nop			; (mov r0, r0)
   16b88:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   16b8c:			; <UNDEFINED> instruction: 0x5cb0a9dc
   16b90:	tsthi	r1, #-738197502	; 0xd4000002
   16b94:	usatvc	r8, #25, sl, asr #17
   16b98:	sub	r7, pc, #16
   16b9c:	ldrd	r6, [r7]
   16ba0:	str	ip, [sp, #2684]	; 0xa7c
   16ba4:	ldr	ip, [sp, #80]	; 0x50
   16ba8:	adds	r6, r6, r4
   16bac:	adc	r7, r7, r5
   16bb0:	mov	r4, r6
   16bb4:	mov	r5, r7
   16bb8:	ldrd	r6, [sp, #80]	; 0x50
   16bbc:	strd	r4, [sp, #40]	; 0x28
   16bc0:	orr	r3, r3, ip, lsr #9
   16bc4:	mov	r5, r7
   16bc8:	str	r3, [sp, #2668]	; 0xa6c
   16bcc:	and	r5, r5, r1
   16bd0:	ldr	r3, [sp, #32]
   16bd4:	mov	r1, r5
   16bd8:	lsl	ip, r6, #23
   16bdc:	mov	r5, r7
   16be0:	mov	r4, r6
   16be4:	ldrd	r6, [sp, #32]
   16be8:	lsl	r3, r3, #30
   16bec:	str	lr, [sp, #2672]	; 0xa70
   16bf0:	orr	r3, r3, r7, lsr #2
   16bf4:	str	r3, [sp, #2680]	; 0xa78
   16bf8:	ldr	r3, [sp, #48]	; 0x30
   16bfc:	orr	lr, r2, r6, lsl #4
   16c00:	str	lr, [sp, #2676]	; 0xa74
   16c04:	lsl	r2, r7, #25
   16c08:	lsr	lr, r3, #1
   16c0c:	orr	r3, ip, r5, lsr #9
   16c10:	str	r3, [sp, #2664]	; 0xa68
   16c14:	orr	r3, r2, r6, lsr #7
   16c18:	lsl	ip, r6, #25
   16c1c:	str	r3, [sp, #2692]	; 0xa84
   16c20:	ldrd	r6, [sp, #216]	; 0xd8
   16c24:	ldrd	r2, [sp, #40]	; 0x28
   16c28:	and	r4, r4, r0
   16c2c:	mov	r0, r4
   16c30:	adds	r2, r2, r6
   16c34:	adc	r3, r3, r7
   16c38:	ldrd	r6, [sp, #72]	; 0x48
   16c3c:	mov	r5, r3
   16c40:	add	r3, sp, #2640	; 0xa50
   16c44:	add	r3, r3, #8
   16c48:	eor	r6, r6, r0
   16c4c:	eor	r7, r7, r1
   16c50:	mov	r0, r6
   16c54:	mov	r1, r7
   16c58:	ldrd	r6, [r3]
   16c5c:	add	r3, sp, #2656	; 0xa60
   16c60:	mov	r4, r2
   16c64:	ldrd	r2, [r3]
   16c68:	adds	r0, r0, r4
   16c6c:	adc	r1, r1, r5
   16c70:	eor	r7, r7, r3
   16c74:	ldr	r3, [sp, #52]	; 0x34
   16c78:	eor	r6, r6, r2
   16c7c:	orr	r3, lr, r3, lsl #31
   16c80:	str	r3, [sp, #2696]	; 0xa88
   16c84:	ldr	r3, [sp, #48]	; 0x30
   16c88:	ldr	lr, [sp, #52]	; 0x34
   16c8c:	lsr	r3, r3, #8
   16c90:	orr	r3, r3, lr, lsl #24
   16c94:	str	r3, [sp, #2704]	; 0xa90
   16c98:	ldr	r3, [sp, #48]	; 0x30
   16c9c:	lsr	r3, r3, #7
   16ca0:	str	r3, [sp, #360]	; 0x168
   16ca4:	ldrd	r2, [sp, #192]	; 0xc0
   16ca8:	orr	r2, r2, r8
   16cac:	orr	r3, r3, r9
   16cb0:	strd	r2, [sp, #32]
   16cb4:	ldr	r3, [sp, #196]	; 0xc4
   16cb8:	orr	r3, ip, r3, lsr #7
   16cbc:	str	r3, [sp, #2688]	; 0xa80
   16cc0:	add	r3, sp, #2656	; 0xa60
   16cc4:	add	r3, r3, #8
   16cc8:	ldrd	r4, [r3]
   16ccc:	lsr	ip, lr, #1
   16cd0:	add	r3, sp, #2672	; 0xa70
   16cd4:	ldr	lr, [sp, #48]	; 0x30
   16cd8:	eor	r4, r4, r6
   16cdc:	eor	r5, r5, r7
   16ce0:	mov	r6, r4
   16ce4:	adds	r6, r6, r0
   16ce8:	mov	r7, r5
   16cec:	ldrd	r4, [r3]
   16cf0:	add	r3, sp, #2672	; 0xa70
   16cf4:	adc	r7, r7, r1
   16cf8:	orr	ip, ip, lr, lsl #31
   16cfc:	ldrd	r0, [sp, #192]	; 0xc0
   16d00:	add	r3, r3, #8
   16d04:	str	ip, [sp, #2700]	; 0xa8c
   16d08:	ldr	ip, [sp, #52]	; 0x34
   16d0c:	ldrd	r2, [r3]
   16d10:	and	r0, r0, r8
   16d14:	and	r1, r1, r9
   16d18:	lsr	ip, ip, #8
   16d1c:	eor	r4, r4, r2
   16d20:	eor	r5, r5, r3
   16d24:	orr	ip, ip, lr, lsl #24
   16d28:	ldrd	r2, [sp, #32]
   16d2c:	ldr	lr, [sp, #52]	; 0x34
   16d30:	strd	r0, [sp, #32]
   16d34:	add	r1, sp, #2688	; 0xa80
   16d38:	str	ip, [sp, #2708]	; 0xa94
   16d3c:	ldr	ip, [sp, #360]	; 0x168
   16d40:	ldrd	r0, [r1]
   16d44:	orr	ip, ip, lr, lsl #25
   16d48:	ldr	lr, [sp, #24]
   16d4c:	eor	r0, r0, r4
   16d50:	eor	r1, r1, r5
   16d54:	mov	r4, r0
   16d58:	mov	r5, r1
   16d5c:	lsr	lr, lr, #6
   16d60:	ldrd	r0, [sp, #32]
   16d64:	str	lr, [sp, #368]	; 0x170
   16d68:	ldr	lr, [sp, #28]
   16d6c:	and	r3, r3, fp
   16d70:	orr	r1, r1, r3
   16d74:	mov	r3, r1
   16d78:	lsl	r1, lr, #3
   16d7c:	ldr	lr, [sp, #52]	; 0x34
   16d80:	str	ip, [sp, #360]	; 0x168
   16d84:	ldr	ip, [sp, #24]
   16d88:	lsr	lr, lr, #7
   16d8c:	str	lr, [sp, #364]	; 0x16c
   16d90:	ldr	lr, [sp, #28]
   16d94:	lsr	ip, ip, #19
   16d98:	and	r2, r2, sl
   16d9c:	orr	ip, ip, lr, lsl #13
   16da0:	str	ip, [sp, #2712]	; 0xa98
   16da4:	ldr	ip, [sp, #24]
   16da8:	orr	r0, r0, r2
   16dac:	mov	r2, r0
   16db0:	orr	ip, r1, ip, lsr #29
   16db4:	ldrd	r0, [sp, #24]
   16db8:	str	ip, [sp, #2724]	; 0xaa4
   16dbc:	lsr	lr, lr, #19
   16dc0:	lsl	ip, r0, #3
   16dc4:	str	ip, [sp, #32]
   16dc8:	ldr	ip, [sp, #368]	; 0x170
   16dcc:	orr	r1, ip, r1, lsl #26
   16dd0:	str	r1, [sp, #368]	; 0x170
   16dd4:	ldrd	r0, [sp, #200]	; 0xc8
   16dd8:	add	ip, sp, #2704	; 0xa90
   16ddc:	adds	r0, r0, r6
   16de0:	adc	r1, r1, r7
   16de4:	adds	r2, r2, r4
   16de8:	strd	r0, [sp, #128]	; 0x80
   16dec:	add	r1, sp, #2688	; 0xa80
   16df0:	add	r1, r1, #8
   16df4:	adc	r3, r3, r5
   16df8:	ldrd	r0, [r1]
   16dfc:	ldrd	r4, [ip]
   16e00:	add	ip, sp, #360	; 0x168
   16e04:	eor	r0, r0, r4
   16e08:	eor	r1, r1, r5
   16e0c:	ldrd	r4, [ip]
   16e10:	eor	r4, r4, r0
   16e14:	eor	r5, r5, r1
   16e18:	mov	r0, r4
   16e1c:	mov	r1, r5
   16e20:	ldrd	r4, [sp, #24]
   16e24:	orr	ip, lr, r4, lsl #13
   16e28:	ldr	lr, [sp, #32]
   16e2c:	adds	r4, r2, r6
   16e30:	str	ip, [sp, #2716]	; 0xa9c
   16e34:	orr	ip, lr, r5, lsr #29
   16e38:	str	ip, [sp, #2720]	; 0xaa0
   16e3c:	lsr	ip, r5, #6
   16e40:	adc	r5, r3, r7
   16e44:	add	r3, sp, #2704	; 0xa90
   16e48:	str	ip, [sp, #372]	; 0x174
   16e4c:	add	r3, r3, #8
   16e50:	add	ip, sp, #2720	; 0xaa0
   16e54:	ldrd	r2, [r3]
   16e58:	ldrd	r6, [ip]
   16e5c:	strd	r4, [sp, #32]
   16e60:	eor	r2, r2, r6
   16e64:	eor	r3, r3, r7
   16e68:	mov	r4, r2
   16e6c:	mov	r5, r3
   16e70:	ldrd	r2, [sp, #176]	; 0xb0
   16e74:	ldrd	r6, [sp, #128]	; 0x80
   16e78:	adds	r2, r2, r0
   16e7c:	adc	r3, r3, r1
   16e80:	mov	r0, r2
   16e84:	mov	r1, r3
   16e88:	ldrd	r2, [sp, #64]	; 0x40
   16e8c:	lsr	lr, r6, #14
   16e90:	lsr	ip, r6, #18
   16e94:	adds	r2, r2, r0
   16e98:	adc	r3, r3, r1
   16e9c:	mov	r1, r3
   16ea0:	add	r3, sp, #368	; 0x170
   16ea4:	mov	r0, r2
   16ea8:	ldrd	r2, [r3]
   16eac:	lsr	r6, r7, #18
   16eb0:	eor	r3, r3, r5
   16eb4:	mov	r5, r3
   16eb8:	eor	r2, r2, r4
   16ebc:	orr	r3, lr, r7, lsl #18
   16ec0:	adds	r2, r0, r2
   16ec4:	str	r3, [sp, #2728]	; 0xaa8
   16ec8:	orr	r3, ip, r7, lsl #14
   16ecc:	str	r3, [sp, #2736]	; 0xab0
   16ed0:	adc	r3, r1, r5
   16ed4:	ldrd	r0, [sp, #128]	; 0x80
   16ed8:	strd	r2, [sp, #40]	; 0x28
   16edc:	ldr	r3, [sp, #32]
   16ee0:	lsr	lr, r7, #14
   16ee4:	lsl	r5, r1, #23
   16ee8:	lsr	r4, r3, #28
   16eec:	ldr	r3, [sp, #36]	; 0x24
   16ef0:	lsl	ip, r3, #30
   16ef4:	orr	r3, lr, r0, lsl #18
   16ef8:	str	r3, [sp, #2732]	; 0xaac
   16efc:	orr	r3, r6, r0, lsl #14
   16f00:	str	r3, [sp, #2740]	; 0xab4
   16f04:	ldrd	r6, [sp, #152]	; 0x98
   16f08:	ldrd	r2, [sp, #80]	; 0x50
   16f0c:	mov	r1, r7
   16f10:	eor	r1, r1, r3
   16f14:	ldr	r3, [sp, #128]	; 0x80
   16f18:	mov	r0, r6
   16f1c:	eor	r0, r0, r2
   16f20:	orr	r3, r5, r3, lsr #9
   16f24:	str	r3, [sp, #2748]	; 0xabc
   16f28:	ldr	r3, [sp, #128]	; 0x80
   16f2c:	lsl	lr, r3, #23
   16f30:	ldr	r3, [sp, #36]	; 0x24
   16f34:	orr	r3, r4, r3, lsl #4
   16f38:	ldrd	r4, [sp, #32]
   16f3c:	str	r3, [sp, #2752]	; 0xac0
   16f40:	orr	r3, ip, r4, lsr #2
   16f44:	str	r3, [sp, #2764]	; 0xacc
   16f48:	lsr	ip, r5, #28
   16f4c:	ldrd	r2, [sp, #40]	; 0x28
   16f50:	add	r5, pc, #840	; 0x348
   16f54:	ldrd	r4, [r5]
   16f58:	adds	r4, r4, r2
   16f5c:	adc	r5, r5, r3
   16f60:	mov	r2, r4
   16f64:	mov	r3, r5
   16f68:	ldrd	r4, [sp, #128]	; 0x80
   16f6c:	and	r4, r4, r0
   16f70:	mov	r0, r4
   16f74:	ldr	r4, [sp, #132]	; 0x84
   16f78:	and	r5, r5, r1
   16f7c:	mov	r1, r5
   16f80:	orr	lr, lr, r4, lsr #9
   16f84:	str	lr, [sp, #2744]	; 0xab8
   16f88:	ldr	lr, [sp, #36]	; 0x24
   16f8c:	ldr	r5, [sp, #32]
   16f90:	eor	r6, r6, r0
   16f94:	lsl	r4, lr, #25
   16f98:	ldr	lr, [sp, #32]
   16f9c:	lsl	r5, r5, #30
   16fa0:	eor	r7, r7, r1
   16fa4:	orr	ip, ip, lr, lsl #4
   16fa8:	str	ip, [sp, #2756]	; 0xac4
   16fac:	ldr	ip, [sp, #120]	; 0x78
   16fb0:	mov	r0, r6
   16fb4:	mov	r1, r7
   16fb8:	lsr	lr, ip, #1
   16fbc:	ldr	ip, [sp, #36]	; 0x24
   16fc0:	orr	ip, r5, ip, lsr #2
   16fc4:	str	ip, [sp, #2760]	; 0xac8
   16fc8:	ldr	ip, [sp, #32]
   16fcc:	orr	ip, r4, ip, lsr #7
   16fd0:	ldrd	r4, [sp, #72]	; 0x48
   16fd4:	str	ip, [sp, #2772]	; 0xad4
   16fd8:	ldr	ip, [sp, #32]
   16fdc:	adds	r4, r4, r2
   16fe0:	adc	r5, r5, r3
   16fe4:	add	r3, sp, #2720	; 0xaa0
   16fe8:	add	r3, r3, #8
   16fec:	ldrd	r6, [r3]
   16ff0:	add	r3, sp, #2736	; 0xab0
   16ff4:	strd	r4, [sp, #72]	; 0x48
   16ff8:	ldrd	r2, [r3]
   16ffc:	ldrd	r4, [sp, #192]	; 0xc0
   17000:	lsl	ip, ip, #25
   17004:	eor	r6, r6, r2
   17008:	eor	r7, r7, r3
   1700c:	ldrd	r2, [sp, #120]	; 0x78
   17010:	orr	lr, lr, r3, lsl #31
   17014:	str	lr, [sp, #2776]	; 0xad8
   17018:	lsr	lr, r2, #8
   1701c:	orr	lr, lr, r3, lsl #24
   17020:	lsr	r3, r2, #7
   17024:	str	lr, [sp, #2784]	; 0xae0
   17028:	str	r3, [sp, #376]	; 0x178
   1702c:	ldrd	r2, [sp, #32]
   17030:	add	lr, sp, #2768	; 0xad0
   17034:	orr	r5, r5, r3
   17038:	orr	r3, ip, r3, lsr #7
   1703c:	str	r3, [sp, #2768]	; 0xad0
   17040:	ldr	r3, [sp, #124]	; 0x7c
   17044:	orr	r4, r4, r2
   17048:	lsr	ip, r3, #1
   1704c:	ldrd	r2, [sp, #72]	; 0x48
   17050:	adds	r2, r2, r0
   17054:	adc	r3, r3, r1
   17058:	strd	r2, [sp, #72]	; 0x48
   1705c:	add	r3, sp, #2736	; 0xab0
   17060:	add	r3, r3, #8
   17064:	ldrd	r0, [r3]
   17068:	add	r3, sp, #2752	; 0xac0
   1706c:	eor	r0, r0, r6
   17070:	eor	r1, r1, r7
   17074:	mov	r6, r0
   17078:	mov	r7, r1
   1707c:	ldrd	r0, [r3]
   17080:	add	r3, sp, #2752	; 0xac0
   17084:	add	r3, r3, #8
   17088:	ldrd	r2, [r3]
   1708c:	eor	r0, r0, r2
   17090:	eor	r1, r1, r3
   17094:	and	r2, r4, r8
   17098:	and	r3, r5, r9
   1709c:	ldrd	r4, [sp, #120]	; 0x78
   170a0:	strd	r2, [sp, #176]	; 0xb0
   170a4:	orr	r3, ip, r4, lsl #31
   170a8:	lsr	ip, r5, #8
   170ac:	str	r3, [sp, #2780]	; 0xadc
   170b0:	orr	r3, ip, r4, lsl #24
   170b4:	str	r3, [sp, #2788]	; 0xae4
   170b8:	ldr	r3, [sp, #376]	; 0x178
   170bc:	orr	r3, r3, r5, lsl #25
   170c0:	ldrd	r4, [sp, #144]	; 0x90
   170c4:	str	r3, [sp, #376]	; 0x178
   170c8:	lsr	r3, r4, #6
   170cc:	str	r3, [sp, #384]	; 0x180
   170d0:	ldrd	r2, [sp, #72]	; 0x48
   170d4:	lsr	ip, r4, #19
   170d8:	ldrd	r4, [sp, #32]
   170dc:	adds	r2, r2, r6
   170e0:	adc	r3, r3, r7
   170e4:	mov	r6, r2
   170e8:	mov	r7, r3
   170ec:	ldrd	r2, [sp, #192]	; 0xc0
   170f0:	and	r2, r2, r4
   170f4:	and	r3, r3, r5
   170f8:	ldrd	r4, [lr]
   170fc:	eor	r4, r4, r0
   17100:	eor	r5, r5, r1
   17104:	ldrd	r0, [sp, #144]	; 0x90
   17108:	strd	r4, [sp, #72]	; 0x48
   1710c:	ldrd	r4, [sp, #176]	; 0xb0
   17110:	orr	ip, ip, r1, lsl #13
   17114:	str	ip, [sp, #2792]	; 0xae8
   17118:	orr	r5, r5, r3
   1711c:	lsl	r3, r1, #3
   17120:	orr	r3, r3, r0, lsr #29
   17124:	str	r3, [sp, #2804]	; 0xaf4
   17128:	ldr	r3, [sp, #124]	; 0x7c
   1712c:	ldr	ip, [sp, #384]	; 0x180
   17130:	orr	r4, r4, r2
   17134:	lsr	r3, r3, #7
   17138:	str	r3, [sp, #380]	; 0x17c
   1713c:	lsl	r3, r0, #3
   17140:	adds	r0, sl, r6
   17144:	lsr	r2, r1, #19
   17148:	orr	ip, ip, r1, lsl #26
   1714c:	adc	r1, fp, r7
   17150:	str	ip, [sp, #384]	; 0x180
   17154:	add	ip, sp, #2768	; 0xad0
   17158:	strd	r0, [sp, #208]	; 0xd0
   1715c:	add	ip, ip, #8
   17160:	ldrd	r0, [sp, #72]	; 0x48
   17164:	ldrd	sl, [ip]
   17168:	add	ip, sp, #2784	; 0xae0
   1716c:	adds	r0, r0, r4
   17170:	adc	r1, r1, r5
   17174:	ldrd	r4, [ip]
   17178:	eor	sl, sl, r4
   1717c:	eor	fp, fp, r5
   17180:	mov	r4, sl
   17184:	mov	r5, fp
   17188:	ldrd	sl, [sp, #144]	; 0x90
   1718c:	orr	r3, r3, fp, lsr #29
   17190:	orr	ip, r2, sl, lsl #13
   17194:	str	r3, [sp, #2800]	; 0xaf0
   17198:	adds	sl, r0, r6
   1719c:	add	r3, sp, #376	; 0x178
   171a0:	str	ip, [sp, #2796]	; 0xaec
   171a4:	lsr	ip, fp, #6
   171a8:	adc	fp, r1, r7
   171ac:	add	r1, sp, #2784	; 0xae0
   171b0:	ldrd	r2, [r3]
   171b4:	str	ip, [sp, #388]	; 0x184
   171b8:	add	r1, r1, #8
   171bc:	add	ip, sp, #2800	; 0xaf0
   171c0:	ldrd	r0, [r1]
   171c4:	ldrd	r6, [ip]
   171c8:	eor	r2, r2, r4
   171cc:	eor	r3, r3, r5
   171d0:	ldrd	r4, [sp, #48]	; 0x30
   171d4:	eor	r0, r0, r6
   171d8:	eor	r1, r1, r7
   171dc:	ldrd	r6, [sp, #208]	; 0xd0
   171e0:	adds	r4, r4, r2
   171e4:	add	r2, sp, #384	; 0x180
   171e8:	adc	r5, r5, r3
   171ec:	lsr	lr, r6, #14
   171f0:	lsr	r3, r6, #18
   171f4:	ldrd	r6, [r2]
   171f8:	eor	r6, r6, r0
   171fc:	eor	r7, r7, r1
   17200:	mov	r0, r6
   17204:	mov	r1, r7
   17208:	ldrd	r6, [sp, #96]	; 0x60
   1720c:	adds	r6, r6, r4
   17210:	adc	r7, r7, r5
   17214:	ldrd	r4, [sp, #208]	; 0xd0
   17218:	orr	ip, r3, r5, lsl #14
   1721c:	str	ip, [sp, #2816]	; 0xb00
   17220:	lsr	ip, r5, #18
   17224:	mov	r2, r4
   17228:	str	ip, [sp, #48]	; 0x30
   1722c:	adds	r4, r6, r0
   17230:	orr	lr, lr, r5, lsl #18
   17234:	mov	r3, r5
   17238:	str	lr, [sp, #2808]	; 0xaf8
   1723c:	lsr	lr, r5, #14
   17240:	adc	r5, r7, r1
   17244:	ldr	r1, [sp, #48]	; 0x30
   17248:	orr	lr, lr, r2, lsl #18
   1724c:	strd	r4, [sp, #72]	; 0x48
   17250:	str	lr, [sp, #2812]	; 0xafc
   17254:	ldrd	r4, [sp, #80]	; 0x50
   17258:	orr	lr, r1, r2, lsl #14
   1725c:	ldrd	r0, [sp, #128]	; 0x80
   17260:	lsl	r6, r3, #23
   17264:	lsr	r7, sl, #28
   17268:	orr	r7, r7, fp, lsl #4
   1726c:	str	lr, [sp, #2820]	; 0xb04
   17270:	orr	lr, r6, r2, lsr #9
   17274:	eor	r0, r0, r4
   17278:	eor	r1, r1, r5
   1727c:	lsl	ip, fp, #30
   17280:	mov	r5, r3
   17284:	mov	r4, r2
   17288:	str	lr, [sp, #2828]	; 0xb0c
   1728c:	str	r7, [sp, #2832]	; 0xb10
   17290:	lsl	lr, r2, #23
   17294:	ldrd	r6, [sp, #72]	; 0x48
   17298:	b	172b8 <dcngettext@plt+0x6290>
   1729c:	nop			; (mov r0, r0)
   172a0:	cdp	15, 6, cr13, cr6, cr11, {5}
   172a4:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   172a8:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   172ac:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   172b0:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   172b4:	andlt	r2, r3, r8, asr #15
   172b8:	sub	r3, pc, #24
   172bc:	ldrd	r2, [r3]
   172c0:	orr	ip, ip, sl, lsr #2
   172c4:	str	ip, [sp, #2844]	; 0xb1c
   172c8:	lsr	ip, fp, #28
   172cc:	adds	r2, r2, r6
   172d0:	orr	ip, ip, sl, lsl #4
   172d4:	adc	r3, r3, r7
   172d8:	str	ip, [sp, #2836]	; 0xb14
   172dc:	mov	r7, r5
   172e0:	ldr	ip, [sp, #160]	; 0xa0
   172e4:	and	r5, r5, r1
   172e8:	mov	r1, r5
   172ec:	orr	lr, lr, r7, lsr #9
   172f0:	lsl	r5, sl, #30
   172f4:	and	r4, r4, r0
   172f8:	mov	r0, r4
   172fc:	str	lr, [sp, #2824]	; 0xb08
   17300:	lsl	r4, fp, #25
   17304:	lsr	lr, ip, #1
   17308:	orr	ip, r5, fp, lsr #2
   1730c:	str	ip, [sp, #2840]	; 0xb18
   17310:	orr	ip, r4, sl, lsr #7
   17314:	str	ip, [sp, #2852]	; 0xb24
   17318:	lsl	ip, sl, #25
   1731c:	str	ip, [sp, #48]	; 0x30
   17320:	ldrd	r6, [sp, #152]	; 0x98
   17324:	add	ip, sp, #2800	; 0xaf0
   17328:	add	ip, ip, #8
   1732c:	adds	r6, r6, r2
   17330:	adc	r7, r7, r3
   17334:	mov	r2, r6
   17338:	mov	r3, r7
   1733c:	ldrd	r6, [sp, #80]	; 0x50
   17340:	eor	r6, r6, r0
   17344:	eor	r7, r7, r1
   17348:	mov	r0, r6
   1734c:	mov	r1, r7
   17350:	ldrd	r6, [ip]
   17354:	add	ip, sp, #2816	; 0xb00
   17358:	adds	r2, r2, r0
   1735c:	ldrd	r4, [ip]
   17360:	adc	r3, r3, r1
   17364:	add	r1, sp, #2816	; 0xb00
   17368:	eor	r6, r6, r4
   1736c:	eor	r7, r7, r5
   17370:	add	r1, r1, #8
   17374:	ldrd	r4, [sp, #160]	; 0xa0
   17378:	ldrd	r0, [r1]
   1737c:	orr	lr, lr, r5, lsl #31
   17380:	str	lr, [sp, #2856]	; 0xb28
   17384:	lsr	lr, r4, #8
   17388:	orr	ip, lr, r5, lsl #24
   1738c:	eor	r0, r0, r6
   17390:	eor	r1, r1, r7
   17394:	str	ip, [sp, #2864]	; 0xb30
   17398:	add	lr, sp, #2832	; 0xb10
   1739c:	lsr	ip, r4, #7
   173a0:	str	ip, [sp, #392]	; 0x188
   173a4:	add	lr, lr, #8
   173a8:	ldr	ip, [sp, #48]	; 0x30
   173ac:	strd	r0, [sp, #48]	; 0x30
   173b0:	add	r1, sp, #2832	; 0xb10
   173b4:	ldrd	r6, [lr]
   173b8:	ldrd	r0, [r1]
   173bc:	ldrd	r4, [sp, #32]
   173c0:	orr	ip, ip, fp, lsr #7
   173c4:	eor	r0, r0, r6
   173c8:	eor	r1, r1, r7
   173cc:	ldrd	r6, [sp, #192]	; 0xc0
   173d0:	orr	r4, r4, sl
   173d4:	orr	r5, r5, fp
   173d8:	str	ip, [sp, #2848]	; 0xb20
   173dc:	and	r6, r6, r4
   173e0:	ldr	ip, [sp, #164]	; 0xa4
   173e4:	and	r7, r7, r5
   173e8:	mov	r4, r6
   173ec:	mov	r5, r7
   173f0:	ldrd	r6, [sp, #160]	; 0xa0
   173f4:	lsr	ip, ip, #1
   173f8:	orr	ip, ip, r6, lsl #31
   173fc:	str	ip, [sp, #2860]	; 0xb2c
   17400:	lsr	ip, r7, #8
   17404:	orr	ip, ip, r6, lsl #24
   17408:	str	ip, [sp, #2868]	; 0xb34
   1740c:	ldr	ip, [sp, #392]	; 0x188
   17410:	orr	ip, ip, r7, lsl #25
   17414:	ldrd	r6, [sp, #40]	; 0x28
   17418:	str	ip, [sp, #392]	; 0x188
   1741c:	lsr	lr, r6, #6
   17420:	lsr	ip, r6, #19
   17424:	ldrd	r6, [sp, #48]	; 0x30
   17428:	str	lr, [sp, #400]	; 0x190
   1742c:	adds	r6, r6, r2
   17430:	adc	r7, r7, r3
   17434:	ldrd	r2, [sp, #32]
   17438:	and	r2, r2, sl
   1743c:	and	r3, r3, fp
   17440:	strd	r2, [sp, #152]	; 0x98
   17444:	add	r3, sp, #2848	; 0xb20
   17448:	ldrd	r2, [r3]
   1744c:	eor	r2, r2, r0
   17450:	eor	r3, r3, r1
   17454:	ldrd	r0, [sp, #40]	; 0x28
   17458:	strd	r2, [sp, #48]	; 0x30
   1745c:	ldrd	r2, [sp, #152]	; 0x98
   17460:	orr	ip, ip, r1, lsl #13
   17464:	str	ip, [sp, #2872]	; 0xb38
   17468:	orr	r3, r3, r5
   1746c:	mov	r5, r3
   17470:	lsl	r3, r1, #3
   17474:	orr	r3, r3, r0, lsr #29
   17478:	str	r3, [sp, #2884]	; 0xb44
   1747c:	ldr	r3, [sp, #164]	; 0xa4
   17480:	ldr	ip, [sp, #400]	; 0x190
   17484:	orr	r2, r2, r4
   17488:	lsr	r3, r3, #7
   1748c:	str	r3, [sp, #396]	; 0x18c
   17490:	lsl	r3, r0, #3
   17494:	adds	r0, r8, r6
   17498:	mov	r4, r2
   1749c:	orr	ip, ip, r1, lsl #26
   174a0:	lsr	r2, r1, #19
   174a4:	adc	r1, r9, r7
   174a8:	str	ip, [sp, #400]	; 0x190
   174ac:	add	ip, sp, #2848	; 0xb20
   174b0:	strd	r0, [sp, #152]	; 0x98
   174b4:	add	ip, ip, #8
   174b8:	ldrd	r0, [sp, #48]	; 0x30
   174bc:	ldrd	r8, [ip]
   174c0:	add	ip, sp, #2864	; 0xb30
   174c4:	adds	r0, r0, r4
   174c8:	adc	r1, r1, r5
   174cc:	ldrd	r4, [ip]
   174d0:	eor	r8, r8, r4
   174d4:	eor	r9, r9, r5
   174d8:	ldrd	r4, [sp, #40]	; 0x28
   174dc:	orr	r3, r3, r5, lsr #29
   174e0:	str	r3, [sp, #2880]	; 0xb40
   174e4:	add	r3, sp, #392	; 0x188
   174e8:	orr	ip, r2, r4, lsl #13
   174ec:	ldrd	r2, [r3]
   174f0:	str	ip, [sp, #2876]	; 0xb3c
   174f4:	eor	r2, r2, r8
   174f8:	eor	r3, r3, r9
   174fc:	mov	r8, r2
   17500:	mov	r9, r3
   17504:	adds	r2, r0, r6
   17508:	lsr	r3, r5, #6
   1750c:	str	r3, [sp, #404]	; 0x194
   17510:	adc	r3, r1, r7
   17514:	ldrd	r6, [sp, #184]	; 0xb8
   17518:	strd	r2, [sp, #216]	; 0xd8
   1751c:	add	r3, sp, #2864	; 0xb30
   17520:	add	r3, r3, #8
   17524:	ldrd	r0, [r3]
   17528:	add	r3, sp, #2880	; 0xb40
   1752c:	ldrd	r4, [sp, #152]	; 0x98
   17530:	ldrd	r2, [r3]
   17534:	lsr	lr, r4, #14
   17538:	eor	r0, r0, r2
   1753c:	eor	r1, r1, r3
   17540:	ldrd	r2, [sp, #120]	; 0x78
   17544:	lsr	ip, r4, #18
   17548:	lsr	r4, r5, #18
   1754c:	adds	r2, r2, r8
   17550:	adc	r3, r3, r9
   17554:	mov	r9, r3
   17558:	add	r3, sp, #400	; 0x190
   1755c:	mov	r8, r2
   17560:	ldrd	r2, [r3]
   17564:	adds	r6, r6, r8
   17568:	adc	r7, r7, r9
   1756c:	eor	r2, r2, r0
   17570:	eor	r3, r3, r1
   17574:	adds	r6, r6, r2
   17578:	mov	r1, r3
   1757c:	mov	r9, r7
   17580:	adc	r7, r9, r1
   17584:	ldrd	r0, [sp, #152]	; 0x98
   17588:	orr	r3, lr, r5, lsl #18
   1758c:	str	r3, [sp, #2888]	; 0xb48
   17590:	lsr	lr, r5, #14
   17594:	orr	r3, ip, r5, lsl #14
   17598:	str	r3, [sp, #2896]	; 0xb50
   1759c:	orr	r3, lr, r0, lsl #18
   175a0:	str	r3, [sp, #2892]	; 0xb4c
   175a4:	orr	r3, r4, r0, lsl #14
   175a8:	strd	r6, [sp, #120]	; 0x78
   175ac:	str	r3, [sp, #2900]	; 0xb54
   175b0:	lsl	r6, r1, #23
   175b4:	ldrd	r2, [sp, #208]	; 0xd0
   175b8:	ldrd	r0, [sp, #128]	; 0x80
   175bc:	ldrd	r8, [sp, #216]	; 0xd8
   175c0:	eor	r1, r1, r3
   175c4:	ldr	r3, [sp, #152]	; 0x98
   175c8:	lsr	r5, r8, #28
   175cc:	lsl	ip, r9, #30
   175d0:	orr	r3, r6, r3, lsr #9
   175d4:	ldrd	r6, [sp, #152]	; 0x98
   175d8:	str	r3, [sp, #2908]	; 0xb5c
   175dc:	orr	r3, r5, r9, lsl #4
   175e0:	str	r3, [sp, #2912]	; 0xb60
   175e4:	orr	r3, ip, r8, lsr #2
   175e8:	ldrd	r4, [sp, #120]	; 0x78
   175ec:	eor	r0, r0, r2
   175f0:	str	r3, [sp, #2924]	; 0xb6c
   175f4:	lsr	ip, r9, #28
   175f8:	sub	r3, pc, #848	; 0x350
   175fc:	ldrd	r2, [r3]
   17600:	and	r7, r7, r1
   17604:	mov	r1, r7
   17608:	orr	ip, ip, r8, lsl #4
   1760c:	ldr	r7, [sp, #156]	; 0x9c
   17610:	str	ip, [sp, #2916]	; 0xb64
   17614:	ldr	ip, [sp, #168]	; 0xa8
   17618:	adds	r2, r2, r4
   1761c:	lsl	lr, r6, #23
   17620:	adc	r3, r3, r5
   17624:	orr	lr, lr, r7, lsr #9
   17628:	lsl	r5, r8, #30
   1762c:	str	lr, [sp, #2904]	; 0xb58
   17630:	lsl	r4, r9, #25
   17634:	lsr	lr, ip, #1
   17638:	orr	ip, r5, r9, lsr #2
   1763c:	str	ip, [sp, #2920]	; 0xb68
   17640:	and	r6, r6, r0
   17644:	orr	ip, r4, r8, lsr #7
   17648:	mov	r0, r6
   1764c:	str	ip, [sp, #2932]	; 0xb74
   17650:	ldrd	r6, [sp, #128]	; 0x80
   17654:	lsl	ip, r8, #25
   17658:	str	ip, [sp, #48]	; 0x30
   1765c:	ldrd	r4, [sp, #80]	; 0x50
   17660:	add	ip, sp, #2880	; 0xb40
   17664:	add	ip, ip, #8
   17668:	eor	r6, r6, r0
   1766c:	eor	r7, r7, r1
   17670:	adds	r4, r4, r2
   17674:	mov	r0, r6
   17678:	mov	r1, r7
   1767c:	ldrd	r6, [ip]
   17680:	add	ip, sp, #2896	; 0xb50
   17684:	adc	r5, r5, r3
   17688:	mov	r2, r4
   1768c:	mov	r3, r5
   17690:	ldrd	r4, [ip]
   17694:	adds	r2, r2, r0
   17698:	adc	r3, r3, r1
   1769c:	eor	r6, r6, r4
   176a0:	eor	r7, r7, r5
   176a4:	ldrd	r4, [sp, #168]	; 0xa8
   176a8:	add	r1, sp, #2896	; 0xb50
   176ac:	add	r1, r1, #8
   176b0:	orr	lr, lr, r5, lsl #31
   176b4:	ldrd	r0, [r1]
   176b8:	str	lr, [sp, #2936]	; 0xb78
   176bc:	lsr	lr, r4, #8
   176c0:	orr	ip, lr, r5, lsl #24
   176c4:	ldr	lr, [sp, #48]	; 0x30
   176c8:	str	ip, [sp, #2944]	; 0xb80
   176cc:	lsr	ip, r4, #7
   176d0:	str	ip, [sp, #408]	; 0x198
   176d4:	eor	r1, r1, r7
   176d8:	orr	ip, lr, r9, lsr #7
   176dc:	add	lr, sp, #2912	; 0xb60
   176e0:	mov	r7, r1
   176e4:	add	lr, lr, #8
   176e8:	add	r1, sp, #2912	; 0xb60
   176ec:	eor	r0, r0, r6
   176f0:	orr	r4, r8, sl
   176f4:	orr	r5, r9, fp
   176f8:	mov	r6, r0
   176fc:	ldrd	r8, [lr]
   17700:	ldrd	r0, [r1]
   17704:	str	ip, [sp, #2928]	; 0xb70
   17708:	ldr	ip, [sp, #172]	; 0xac
   1770c:	eor	r0, r0, r8
   17710:	eor	r1, r1, r9
   17714:	ldrd	r8, [sp, #32]
   17718:	lsr	ip, ip, #1
   1771c:	adds	r6, r6, r2
   17720:	and	r8, r8, r4
   17724:	and	r9, r9, r5
   17728:	mov	r4, r8
   1772c:	mov	r5, r9
   17730:	ldrd	r8, [sp, #168]	; 0xa8
   17734:	adc	r7, r7, r3
   17738:	ldrd	r2, [sp, #216]	; 0xd8
   1773c:	orr	ip, ip, r8, lsl #31
   17740:	str	ip, [sp, #2940]	; 0xb7c
   17744:	lsr	ip, r9, #8
   17748:	orr	ip, ip, r8, lsl #24
   1774c:	str	ip, [sp, #2948]	; 0xb84
   17750:	ldr	ip, [sp, #408]	; 0x198
   17754:	and	r2, r2, sl
   17758:	orr	ip, ip, r9, lsl #25
   1775c:	ldrd	r8, [sp, #72]	; 0x48
   17760:	and	r3, r3, fp
   17764:	str	ip, [sp, #408]	; 0x198
   17768:	lsr	lr, r8, #6
   1776c:	str	lr, [sp, #416]	; 0x1a0
   17770:	strd	r2, [sp, #48]	; 0x30
   17774:	add	r3, sp, #2928	; 0xb70
   17778:	lsr	ip, r8, #19
   1777c:	ldrd	r2, [r3]
   17780:	orr	ip, ip, r9, lsl #13
   17784:	str	ip, [sp, #2952]	; 0xb88
   17788:	eor	r2, r2, r0
   1778c:	eor	r3, r3, r1
   17790:	mov	r0, r2
   17794:	mov	r1, r3
   17798:	ldrd	r2, [sp, #48]	; 0x30
   1779c:	ldr	ip, [sp, #76]	; 0x4c
   177a0:	ldr	lr, [sp, #172]	; 0xac
   177a4:	orr	r3, r3, r5
   177a8:	mov	r5, r3
   177ac:	lsl	r3, r9, #3
   177b0:	orr	r3, r3, r8, lsr #29
   177b4:	str	r3, [sp, #2964]	; 0xb94
   177b8:	add	r3, sp, #2928	; 0xb70
   177bc:	add	r3, r3, #8
   177c0:	ldrd	r8, [r3]
   177c4:	add	r3, sp, #2944	; 0xb80
   177c8:	orr	r2, r2, r4
   177cc:	mov	r4, r2
   177d0:	ldrd	r2, [r3]
   177d4:	lsr	lr, lr, #7
   177d8:	str	lr, [sp, #412]	; 0x19c
   177dc:	eor	r9, r9, r3
   177e0:	ldr	r3, [sp, #416]	; 0x1a0
   177e4:	eor	r8, r8, r2
   177e8:	orr	r3, r3, ip, lsl #26
   177ec:	str	r3, [sp, #416]	; 0x1a0
   177f0:	ldrd	r2, [sp, #192]	; 0xc0
   177f4:	adds	r2, r2, r6
   177f8:	adc	r3, r3, r7
   177fc:	adds	r4, r4, r0
   17800:	adc	r5, r5, r1
   17804:	ldrd	r0, [sp, #72]	; 0x48
   17808:	strd	r2, [sp, #192]	; 0xc0
   1780c:	lsr	r2, r1, #19
   17810:	add	r1, sp, #408	; 0x198
   17814:	lsl	r3, r0, #3
   17818:	ldrd	r0, [r1]
   1781c:	eor	r0, r0, r8
   17820:	eor	r1, r1, r9
   17824:	ldrd	r8, [sp, #72]	; 0x48
   17828:	orr	r3, r3, r9, lsr #29
   1782c:	str	r3, [sp, #2960]	; 0xb90
   17830:	lsr	r3, r9, #6
   17834:	orr	ip, r2, r8, lsl #13
   17838:	str	r3, [sp, #420]	; 0x1a4
   1783c:	ldrd	r2, [sp, #160]	; 0xa0
   17840:	adds	r8, r4, r6
   17844:	adc	r9, r5, r7
   17848:	adds	r2, r2, r0
   1784c:	adc	r3, r3, r1
   17850:	mov	r1, r3
   17854:	add	r3, sp, #2944	; 0xb80
   17858:	str	ip, [sp, #2956]	; 0xb8c
   1785c:	add	r3, r3, #8
   17860:	add	ip, sp, #2960	; 0xb90
   17864:	mov	r0, r2
   17868:	ldrd	r4, [ip]
   1786c:	ldrd	r2, [r3]
   17870:	ldrd	r6, [sp, #192]	; 0xc0
   17874:	eor	r2, r2, r4
   17878:	eor	r3, r3, r5
   1787c:	mov	r4, r2
   17880:	mov	r5, r3
   17884:	ldrd	r2, [sp, #112]	; 0x70
   17888:	lsr	lr, r6, #14
   1788c:	lsr	ip, r6, #18
   17890:	adds	r2, r2, r0
   17894:	adc	r3, r3, r1
   17898:	mov	r1, r3
   1789c:	add	r3, sp, #416	; 0x1a0
   178a0:	mov	r0, r2
   178a4:	ldrd	r2, [r3]
   178a8:	lsr	r6, r7, #18
   178ac:	eor	r3, r3, r5
   178b0:	mov	r5, r3
   178b4:	eor	r2, r2, r4
   178b8:	orr	r3, lr, r7, lsl #18
   178bc:	adds	r2, r0, r2
   178c0:	str	r3, [sp, #2968]	; 0xb98
   178c4:	orr	r3, ip, r7, lsl #14
   178c8:	str	r3, [sp, #2976]	; 0xba0
   178cc:	adc	r3, r1, r5
   178d0:	ldrd	r0, [sp, #192]	; 0xc0
   178d4:	lsr	lr, r7, #14
   178d8:	lsr	r4, r8, #28
   178dc:	orr	lr, lr, r0, lsl #18
   178e0:	lsl	r5, r1, #23
   178e4:	str	lr, [sp, #2972]	; 0xb9c
   178e8:	orr	lr, r6, r0, lsl #14
   178ec:	ldrd	r0, [sp, #152]	; 0x98
   178f0:	ldrd	r6, [sp, #208]	; 0xd0
   178f4:	str	lr, [sp, #2980]	; 0xba4
   178f8:	lsl	ip, r9, #30
   178fc:	eor	r0, r0, r6
   17900:	eor	r1, r1, r7
   17904:	ldrd	r6, [sp, #192]	; 0xc0
   17908:	orr	ip, ip, r8, lsr #2
   1790c:	str	ip, [sp, #3004]	; 0xbbc
   17910:	orr	lr, r5, r6, lsr #9
   17914:	orr	r5, r4, r9, lsl #4
   17918:	str	r5, [sp, #2992]	; 0xbb0
   1791c:	add	r5, pc, #844	; 0x34c
   17920:	ldrd	r4, [r5]
   17924:	lsr	ip, r9, #28
   17928:	str	lr, [sp, #2988]	; 0xbac
   1792c:	adds	r4, r4, r2
   17930:	adc	r5, r5, r3
   17934:	orr	ip, ip, r8, lsl #4
   17938:	lsl	lr, r6, #23
   1793c:	strd	r2, [sp, #176]	; 0xb0
   17940:	orr	lr, lr, r7, lsr #9
   17944:	mov	r2, r4
   17948:	mov	r3, r5
   1794c:	str	ip, [sp, #2996]	; 0xbb4
   17950:	mov	r4, r6
   17954:	ldr	ip, [sp, #88]	; 0x58
   17958:	mov	r5, r7
   1795c:	ldrd	r6, [sp, #128]	; 0x80
   17960:	and	r5, r5, r1
   17964:	mov	r1, r5
   17968:	and	r4, r4, r0
   1796c:	lsl	r5, r8, #30
   17970:	adds	r6, r6, r2
   17974:	mov	r0, r4
   17978:	str	lr, [sp, #2984]	; 0xba8
   1797c:	lsl	r4, r9, #25
   17980:	lsr	lr, ip, #1
   17984:	orr	ip, r5, r9, lsr #2
   17988:	str	ip, [sp, #3000]	; 0xbb8
   1798c:	adc	r7, r7, r3
   17990:	orr	ip, r4, r8, lsr #7
   17994:	str	ip, [sp, #3012]	; 0xbc4
   17998:	mov	r2, r6
   1799c:	lsl	ip, r8, #25
   179a0:	mov	r3, r7
   179a4:	ldrd	r6, [sp, #208]	; 0xd0
   179a8:	str	ip, [sp, #48]	; 0x30
   179ac:	add	ip, sp, #2960	; 0xb90
   179b0:	add	ip, ip, #8
   179b4:	eor	r6, r6, r0
   179b8:	eor	r7, r7, r1
   179bc:	mov	r0, r6
   179c0:	mov	r1, r7
   179c4:	ldrd	r6, [ip]
   179c8:	add	ip, sp, #2976	; 0xba0
   179cc:	adds	r2, r2, r0
   179d0:	ldrd	r4, [ip]
   179d4:	adc	r3, r3, r1
   179d8:	add	r1, sp, #2976	; 0xba0
   179dc:	eor	r6, r6, r4
   179e0:	eor	r7, r7, r5
   179e4:	ldrd	r4, [sp, #88]	; 0x58
   179e8:	add	r1, r1, #8
   179ec:	orr	lr, lr, r5, lsl #31
   179f0:	str	lr, [sp, #3016]	; 0xbc8
   179f4:	lsr	lr, r4, #8
   179f8:	orr	ip, lr, r5, lsl #24
   179fc:	str	ip, [sp, #3024]	; 0xbd0
   17a00:	lsr	ip, r4, #7
   17a04:	ldrd	r4, [sp, #216]	; 0xd8
   17a08:	str	ip, [sp, #424]	; 0x1a8
   17a0c:	ldr	ip, [sp, #48]	; 0x30
   17a10:	add	lr, sp, #2992	; 0xbb0
   17a14:	orr	r4, r4, r8
   17a18:	orr	r5, r5, r9
   17a1c:	orr	ip, ip, r9, lsr #7
   17a20:	add	lr, lr, #8
   17a24:	str	ip, [sp, #3008]	; 0xbc0
   17a28:	ldr	ip, [sp, #92]	; 0x5c
   17a2c:	strd	r4, [sp, #80]	; 0x50
   17a30:	ldrd	r0, [r1]
   17a34:	ldrd	r4, [lr]
   17a38:	ldr	lr, [sp, #88]	; 0x58
   17a3c:	lsr	ip, ip, #1
   17a40:	eor	r1, r1, r7
   17a44:	orr	ip, ip, lr, lsl #31
   17a48:	mov	r7, r1
   17a4c:	str	ip, [sp, #3020]	; 0xbcc
   17a50:	add	r1, sp, #2992	; 0xbb0
   17a54:	ldr	ip, [sp, #92]	; 0x5c
   17a58:	eor	r0, r0, r6
   17a5c:	mov	r6, r0
   17a60:	ldrd	r0, [r1]
   17a64:	lsr	ip, ip, #8
   17a68:	adds	r6, r6, r2
   17a6c:	orr	ip, ip, lr, lsl #24
   17a70:	adc	r7, r7, r3
   17a74:	eor	r0, r0, r4
   17a78:	eor	r1, r1, r5
   17a7c:	str	ip, [sp, #3028]	; 0xbd4
   17a80:	ldrd	r4, [sp, #80]	; 0x50
   17a84:	ldr	ip, [sp, #424]	; 0x1a8
   17a88:	ldrd	r2, [sp, #216]	; 0xd8
   17a8c:	ldr	lr, [sp, #92]	; 0x5c
   17a90:	and	r4, r4, sl
   17a94:	and	r2, r2, r8
   17a98:	and	r3, r3, r9
   17a9c:	and	r5, r5, fp
   17aa0:	strd	r2, [sp, #48]	; 0x30
   17aa4:	add	r3, sp, #3008	; 0xbc0
   17aa8:	orr	ip, ip, lr, lsl #25
   17aac:	ldrd	r2, [r3]
   17ab0:	str	ip, [sp, #424]	; 0x1a8
   17ab4:	ldr	lr, [sp, #120]	; 0x78
   17ab8:	eor	r2, r2, r0
   17abc:	eor	r3, r3, r1
   17ac0:	mov	r0, r2
   17ac4:	mov	r1, r3
   17ac8:	ldrd	r2, [sp, #48]	; 0x30
   17acc:	ldr	ip, [sp, #120]	; 0x78
   17ad0:	lsr	lr, lr, #6
   17ad4:	orr	r2, r2, r4
   17ad8:	orr	r3, r3, r5
   17adc:	ldrd	r4, [sp, #120]	; 0x78
   17ae0:	strd	r2, [sp, #48]	; 0x30
   17ae4:	lsr	ip, ip, #19
   17ae8:	lsl	r3, r5, #3
   17aec:	orr	r3, r3, r4, lsr #29
   17af0:	str	r3, [sp, #3044]	; 0xbe4
   17af4:	ldr	r3, [sp, #92]	; 0x5c
   17af8:	str	lr, [sp, #432]	; 0x1b0
   17afc:	orr	ip, ip, r5, lsl #13
   17b00:	str	ip, [sp, #3032]	; 0xbd8
   17b04:	ldr	ip, [sp, #432]	; 0x1b0
   17b08:	lsr	r3, r3, #7
   17b0c:	lsr	r2, r5, #19
   17b10:	str	r3, [sp, #428]	; 0x1ac
   17b14:	orr	ip, ip, r5, lsl #26
   17b18:	lsl	r3, r4, #3
   17b1c:	ldrd	r4, [sp, #32]
   17b20:	str	ip, [sp, #432]	; 0x1b0
   17b24:	adds	r4, r4, r6
   17b28:	adc	r5, r5, r7
   17b2c:	strd	r4, [sp, #128]	; 0x80
   17b30:	ldrd	r4, [sp, #48]	; 0x30
   17b34:	adds	r4, r4, r0
   17b38:	adc	r5, r5, r1
   17b3c:	add	r1, sp, #3008	; 0xbc0
   17b40:	add	r1, r1, #8
   17b44:	strd	r4, [sp, #32]
   17b48:	ldrd	r4, [r1]
   17b4c:	add	r1, sp, #3024	; 0xbd0
   17b50:	ldrd	r0, [r1]
   17b54:	eor	r4, r4, r0
   17b58:	eor	r5, r5, r1
   17b5c:	ldrd	r0, [sp, #120]	; 0x78
   17b60:	orr	ip, r2, r0, lsl #13
   17b64:	orr	r3, r3, r1, lsr #29
   17b68:	str	ip, [sp, #3036]	; 0xbdc
   17b6c:	str	r3, [sp, #3040]	; 0xbe0
   17b70:	lsr	ip, r1, #6
   17b74:	add	r3, sp, #424	; 0x1a8
   17b78:	ldrd	r0, [sp, #32]
   17b7c:	ldrd	r2, [r3]
   17b80:	str	ip, [sp, #436]	; 0x1b4
   17b84:	adds	r0, r0, r6
   17b88:	adc	r1, r1, r7
   17b8c:	eor	r3, r3, r5
   17b90:	mov	r5, r1
   17b94:	add	r1, sp, #3024	; 0xbd0
   17b98:	eor	r2, r2, r4
   17b9c:	add	ip, sp, #3040	; 0xbe0
   17ba0:	mov	r4, r0
   17ba4:	add	r1, r1, #8
   17ba8:	strd	r4, [sp, #200]	; 0xc8
   17bac:	ldrd	r0, [r1]
   17bb0:	ldrd	r4, [ip]
   17bb4:	ldrd	r6, [sp, #168]	; 0xa8
   17bb8:	eor	r0, r0, r4
   17bbc:	adds	r6, r6, r2
   17bc0:	adc	r7, r7, r3
   17bc4:	eor	r1, r1, r5
   17bc8:	mov	r4, r6
   17bcc:	mov	r5, r7
   17bd0:	ldrd	r6, [sp, #128]	; 0x80
   17bd4:	add	r3, sp, #432	; 0x1b0
   17bd8:	lsr	lr, r6, #14
   17bdc:	lsr	ip, r6, #18
   17be0:	ldrd	r6, [sp, #104]	; 0x68
   17be4:	ldrd	r2, [r3]
   17be8:	adds	r6, r6, r4
   17bec:	adc	r7, r7, r5
   17bf0:	ldrd	r4, [sp, #128]	; 0x80
   17bf4:	eor	r3, r3, r1
   17bf8:	mov	r1, r3
   17bfc:	eor	r2, r2, r0
   17c00:	orr	r3, lr, r5, lsl #18
   17c04:	adds	r2, r6, r2
   17c08:	str	r3, [sp, #3048]	; 0xbe8
   17c0c:	orr	r3, ip, r5, lsl #14
   17c10:	str	r3, [sp, #3056]	; 0xbf0
   17c14:	ldr	ip, [sp, #132]	; 0x84
   17c18:	adc	r3, r7, r1
   17c1c:	ldrd	r0, [sp, #200]	; 0xc8
   17c20:	lsl	r6, ip, #23
   17c24:	lsr	lr, r5, #14
   17c28:	lsr	ip, r0, #28
   17c2c:	str	ip, [sp, #32]
   17c30:	lsl	ip, r1, #30
   17c34:	ldrd	r0, [sp, #128]	; 0x80
   17c38:	lsr	r4, r5, #18
   17c3c:	strd	r2, [sp, #80]	; 0x50
   17c40:	orr	lr, lr, r0, lsl #18
   17c44:	str	lr, [sp, #3052]	; 0xbec
   17c48:	orr	lr, r4, r0, lsl #14
   17c4c:	ldrd	r0, [sp, #192]	; 0xc0
   17c50:	ldrd	r4, [sp, #152]	; 0x98
   17c54:	str	lr, [sp, #3060]	; 0xbf4
   17c58:	eor	r4, r4, r0
   17c5c:	eor	r5, r5, r1
   17c60:	mov	r0, r4
   17c64:	mov	r1, r5
   17c68:	ldrd	r4, [sp, #128]	; 0x80
   17c6c:	b	17c80 <dcngettext@plt+0x6c58>
   17c70:	cdplt	14, 14, cr0, cr15, cr4, {7}
   17c74:	svclt	0x00597fc7
   17c78:	stccc	15, cr8, [r8, #776]!	; 0x308
   17c7c:			; <UNDEFINED> instruction: 0xc6e00bf3
   17c80:	orr	lr, r6, r4, lsr #9
   17c84:	ldrd	r6, [sp, #200]	; 0xc8
   17c88:	str	lr, [sp, #3068]	; 0xbfc
   17c8c:	lsl	lr, r4, #23
   17c90:	ldr	r4, [sp, #32]
   17c94:	orr	ip, ip, r6, lsr #2
   17c98:	orr	r5, r4, r7, lsl #4
   17c9c:	str	r5, [sp, #3072]	; 0xc00
   17ca0:	sub	r5, pc, #48	; 0x30
   17ca4:	ldrd	r4, [r5]
   17ca8:	str	ip, [sp, #3084]	; 0xc0c
   17cac:	lsr	ip, r7, #28
   17cb0:	adds	r4, r4, r2
   17cb4:	adc	r5, r5, r3
   17cb8:	mov	r2, r4
   17cbc:	mov	r3, r5
   17cc0:	ldrd	r4, [sp, #128]	; 0x80
   17cc4:	orr	ip, ip, r6, lsl #4
   17cc8:	str	ip, [sp, #3076]	; 0xc04
   17ccc:	and	r4, r4, r0
   17cd0:	mov	r0, r4
   17cd4:	ldr	r4, [sp, #132]	; 0x84
   17cd8:	ldr	ip, [sp, #56]	; 0x38
   17cdc:	and	r5, r5, r1
   17ce0:	mov	r1, r5
   17ce4:	orr	lr, lr, r4, lsr #9
   17ce8:	lsl	r5, r6, #30
   17cec:	lsl	r4, r7, #25
   17cf0:	str	lr, [sp, #3064]	; 0xbf8
   17cf4:	lsr	lr, ip, #1
   17cf8:	orr	ip, r5, r7, lsr #2
   17cfc:	str	ip, [sp, #3080]	; 0xc08
   17d00:	orr	ip, r4, r6, lsr #7
   17d04:	mov	r5, r7
   17d08:	str	ip, [sp, #3092]	; 0xc14
   17d0c:	mov	r4, r6
   17d10:	lsl	ip, r6, #25
   17d14:	ldrd	r6, [sp, #208]	; 0xd0
   17d18:	orr	r4, r4, r8
   17d1c:	adds	r6, r6, r2
   17d20:	adc	r7, r7, r3
   17d24:	mov	r2, r6
   17d28:	mov	r3, r7
   17d2c:	ldrd	r6, [sp, #152]	; 0x98
   17d30:	eor	r7, r7, r1
   17d34:	add	r1, sp, #3040	; 0xbe0
   17d38:	eor	r6, r6, r0
   17d3c:	add	r1, r1, #8
   17d40:	strd	r6, [sp, #32]
   17d44:	ldrd	r6, [r1]
   17d48:	add	r1, sp, #3056	; 0xbf0
   17d4c:	ldrd	r0, [r1]
   17d50:	eor	r7, r7, r1
   17d54:	ldr	r1, [sp, #60]	; 0x3c
   17d58:	eor	r6, r6, r0
   17d5c:	orr	lr, lr, r1, lsl #31
   17d60:	ldrd	r0, [sp, #56]	; 0x38
   17d64:	str	lr, [sp, #3096]	; 0xc18
   17d68:	lsr	lr, r0, #8
   17d6c:	orr	lr, lr, r1, lsl #24
   17d70:	mov	r1, r5
   17d74:	str	lr, [sp, #3104]	; 0xc20
   17d78:	orr	ip, ip, r1, lsr #7
   17d7c:	ldrd	r0, [sp, #32]
   17d80:	ldr	lr, [sp, #56]	; 0x38
   17d84:	orr	r5, r5, r9
   17d88:	adds	r0, r0, r2
   17d8c:	adc	r1, r1, r3
   17d90:	mov	r3, r1
   17d94:	add	r1, sp, #3056	; 0xbf0
   17d98:	add	r1, r1, #8
   17d9c:	mov	r2, r0
   17da0:	ldrd	r0, [r1]
   17da4:	lsr	lr, lr, #7
   17da8:	str	lr, [sp, #440]	; 0x1b8
   17dac:	eor	r0, r0, r6
   17db0:	eor	r1, r1, r7
   17db4:	add	lr, sp, #3072	; 0xc00
   17db8:	strd	r0, [sp, #32]
   17dbc:	add	lr, lr, #8
   17dc0:	add	r1, sp, #3072	; 0xc00
   17dc4:	ldrd	r6, [lr]
   17dc8:	ldrd	r0, [r1]
   17dcc:	str	ip, [sp, #3088]	; 0xc10
   17dd0:	ldr	ip, [sp, #60]	; 0x3c
   17dd4:	eor	r0, r0, r6
   17dd8:	eor	r1, r1, r7
   17ddc:	mov	r6, r0
   17de0:	mov	r7, r1
   17de4:	ldrd	r0, [sp, #216]	; 0xd8
   17de8:	lsr	ip, ip, #1
   17dec:	and	r0, r0, r4
   17df0:	and	r1, r1, r5
   17df4:	mov	r4, r0
   17df8:	mov	r5, r1
   17dfc:	ldrd	r0, [sp, #56]	; 0x38
   17e00:	orr	ip, ip, r0, lsl #31
   17e04:	str	ip, [sp, #3100]	; 0xc1c
   17e08:	lsr	ip, r1, #8
   17e0c:	orr	ip, ip, r0, lsl #24
   17e10:	str	ip, [sp, #3108]	; 0xc24
   17e14:	ldr	ip, [sp, #440]	; 0x1b8
   17e18:	orr	ip, ip, r1, lsl #25
   17e1c:	ldrd	r0, [sp, #176]	; 0xb0
   17e20:	str	ip, [sp, #440]	; 0x1b8
   17e24:	lsr	lr, r0, #6
   17e28:	lsr	ip, r0, #19
   17e2c:	ldrd	r0, [sp, #32]
   17e30:	str	lr, [sp, #448]	; 0x1c0
   17e34:	adds	r0, r0, r2
   17e38:	adc	r1, r1, r3
   17e3c:	ldrd	r2, [sp, #200]	; 0xc8
   17e40:	strd	r0, [sp, #32]
   17e44:	add	r1, sp, #3088	; 0xc10
   17e48:	and	r3, r3, r9
   17e4c:	ldrd	r0, [r1]
   17e50:	orr	r5, r5, r3
   17e54:	and	r2, r2, r8
   17e58:	eor	r6, r6, r0
   17e5c:	eor	r7, r7, r1
   17e60:	mov	r0, r6
   17e64:	mov	r1, r7
   17e68:	orr	r4, r4, r2
   17e6c:	strd	r0, [sp, #48]	; 0x30
   17e70:	ldrd	r0, [sp, #176]	; 0xb0
   17e74:	lsl	r3, r1, #3
   17e78:	orr	r3, r3, r0, lsr #29
   17e7c:	str	r3, [sp, #3124]	; 0xc34
   17e80:	ldr	r3, [sp, #60]	; 0x3c
   17e84:	orr	ip, ip, r1, lsl #13
   17e88:	str	ip, [sp, #3112]	; 0xc28
   17e8c:	lsr	r3, r3, #7
   17e90:	str	r3, [sp, #444]	; 0x1bc
   17e94:	ldr	ip, [sp, #448]	; 0x1c0
   17e98:	mov	r7, r1
   17e9c:	lsr	r2, r1, #19
   17ea0:	mov	r6, r0
   17ea4:	orr	ip, ip, r1, lsl #26
   17ea8:	lsl	r3, r0, #3
   17eac:	ldrd	r0, [sp, #32]
   17eb0:	str	ip, [sp, #448]	; 0x1c0
   17eb4:	add	ip, sp, #3088	; 0xc10
   17eb8:	adds	r0, r0, sl
   17ebc:	adc	r1, r1, fp
   17ec0:	add	ip, ip, #8
   17ec4:	strd	r0, [sp, #208]	; 0xd0
   17ec8:	ldrd	r0, [sp, #48]	; 0x30
   17ecc:	ldrd	sl, [ip]
   17ed0:	orr	r3, r3, r7, lsr #29
   17ed4:	add	ip, sp, #3104	; 0xc20
   17ed8:	adds	r0, r0, r4
   17edc:	str	r3, [sp, #3120]	; 0xc30
   17ee0:	add	r3, sp, #440	; 0x1b8
   17ee4:	adc	r1, r1, r5
   17ee8:	ldrd	r4, [ip]
   17eec:	orr	ip, r2, r6, lsl #13
   17ef0:	ldrd	r2, [r3]
   17ef4:	eor	sl, sl, r4
   17ef8:	eor	fp, fp, r5
   17efc:	mov	r5, fp
   17f00:	eor	r2, r2, sl
   17f04:	ldrd	sl, [sp, #32]
   17f08:	str	ip, [sp, #3116]	; 0xc2c
   17f0c:	lsr	ip, r7, #6
   17f10:	adds	sl, sl, r0
   17f14:	adc	fp, fp, r1
   17f18:	add	r1, sp, #3104	; 0xc20
   17f1c:	str	ip, [sp, #452]	; 0x1c4
   17f20:	add	r1, r1, #8
   17f24:	add	ip, sp, #3120	; 0xc30
   17f28:	ldrd	r0, [r1]
   17f2c:	ldrd	r6, [ip]
   17f30:	eor	r3, r3, r5
   17f34:	eor	r0, r0, r6
   17f38:	eor	r1, r1, r7
   17f3c:	ldrd	r6, [sp, #88]	; 0x58
   17f40:	adds	r6, r6, r2
   17f44:	adc	r7, r7, r3
   17f48:	mov	r4, r6
   17f4c:	mov	r5, r7
   17f50:	ldrd	r6, [sp, #208]	; 0xd0
   17f54:	add	r2, sp, #448	; 0x1c0
   17f58:	lsr	r3, r6, #18
   17f5c:	lsr	lr, r6, #14
   17f60:	ldrd	r6, [r2]
   17f64:	eor	r6, r6, r0
   17f68:	eor	r7, r7, r1
   17f6c:	mov	r0, r6
   17f70:	mov	r1, r7
   17f74:	ldrd	r6, [sp, #24]
   17f78:	adds	r6, r6, r4
   17f7c:	adc	r7, r7, r5
   17f80:	ldrd	r4, [sp, #208]	; 0xd0
   17f84:	orr	ip, r3, r5, lsl #14
   17f88:	str	ip, [sp, #3136]	; 0xc40
   17f8c:	lsr	ip, r5, #18
   17f90:	mov	r2, r4
   17f94:	orr	lr, lr, r5, lsl #18
   17f98:	adds	r4, r6, r0
   17f9c:	str	ip, [sp, #32]
   17fa0:	mov	r3, r5
   17fa4:	str	lr, [sp, #3128]	; 0xc38
   17fa8:	lsr	lr, r5, #14
   17fac:	adc	r5, r7, r1
   17fb0:	ldr	r1, [sp, #32]
   17fb4:	orr	lr, lr, r2, lsl #18
   17fb8:	strd	r4, [sp, #48]	; 0x30
   17fbc:	str	lr, [sp, #3132]	; 0xc3c
   17fc0:	ldrd	r4, [sp, #128]	; 0x80
   17fc4:	orr	lr, r1, r2, lsl #14
   17fc8:	ldrd	r0, [sp, #192]	; 0xc0
   17fcc:	lsl	r6, r3, #23
   17fd0:	lsr	r7, sl, #28
   17fd4:	orr	r7, r7, fp, lsl #4
   17fd8:	str	lr, [sp, #3140]	; 0xc44
   17fdc:	eor	r4, r4, r0
   17fe0:	orr	lr, r6, r2, lsr #9
   17fe4:	eor	r5, r5, r1
   17fe8:	mov	r0, r4
   17fec:	mov	r1, r5
   17ff0:	mov	r4, r2
   17ff4:	mov	r5, r3
   17ff8:	str	lr, [sp, #3148]	; 0xc4c
   17ffc:	str	r7, [sp, #3152]	; 0xc50
   18000:	lsl	lr, r2, #23
   18004:	ldrd	r6, [sp, #48]	; 0x30
   18008:	add	r3, pc, #856	; 0x358
   1800c:	ldrd	r2, [r3]
   18010:	lsl	ip, fp, #30
   18014:	orr	ip, ip, sl, lsr #2
   18018:	adds	r2, r2, r6
   1801c:	adc	r3, r3, r7
   18020:	mov	r7, r5
   18024:	and	r7, r7, r1
   18028:	mov	r1, r7
   1802c:	str	ip, [sp, #3164]	; 0xc5c
   18030:	ldr	r7, [sp, #212]	; 0xd4
   18034:	lsr	ip, fp, #28
   18038:	mov	r6, r4
   1803c:	orr	ip, ip, sl, lsl #4
   18040:	and	r6, r6, r0
   18044:	mov	r0, r6
   18048:	orr	lr, lr, r7, lsr #9
   1804c:	str	ip, [sp, #3156]	; 0xc54
   18050:	ldrd	r6, [sp, #152]	; 0x98
   18054:	ldr	ip, [sp, #16]
   18058:	lsl	r5, sl, #30
   1805c:	adds	r6, r6, r2
   18060:	str	lr, [sp, #3144]	; 0xc48
   18064:	lsl	r4, fp, #25
   18068:	lsr	lr, ip, #1
   1806c:	orr	ip, r5, fp, lsr #2
   18070:	str	ip, [sp, #3160]	; 0xc58
   18074:	adc	r7, r7, r3
   18078:	orr	ip, r4, sl, lsr #7
   1807c:	str	ip, [sp, #3172]	; 0xc64
   18080:	mov	r2, r6
   18084:	lsl	ip, sl, #25
   18088:	mov	r3, r7
   1808c:	ldrd	r6, [sp, #192]	; 0xc0
   18090:	str	ip, [sp, #32]
   18094:	add	ip, sp, #3120	; 0xc30
   18098:	add	ip, ip, #8
   1809c:	eor	r6, r6, r0
   180a0:	eor	r7, r7, r1
   180a4:	mov	r0, r6
   180a8:	mov	r1, r7
   180ac:	ldrd	r6, [ip]
   180b0:	add	ip, sp, #3136	; 0xc40
   180b4:	adds	r2, r2, r0
   180b8:	ldrd	r4, [ip]
   180bc:	adc	r3, r3, r1
   180c0:	add	r1, sp, #3136	; 0xc40
   180c4:	eor	r6, r6, r4
   180c8:	eor	r7, r7, r5
   180cc:	ldrd	r4, [sp, #16]
   180d0:	add	r1, r1, #8
   180d4:	orr	lr, lr, r5, lsl #31
   180d8:	str	lr, [sp, #3176]	; 0xc68
   180dc:	lsr	lr, r4, #8
   180e0:	orr	ip, lr, r5, lsl #24
   180e4:	str	ip, [sp, #3184]	; 0xc70
   180e8:	lsr	ip, r4, #7
   180ec:	ldrd	r4, [sp, #200]	; 0xc8
   180f0:	str	ip, [sp, #456]	; 0x1c8
   180f4:	ldr	ip, [sp, #32]
   180f8:	add	lr, sp, #3152	; 0xc50
   180fc:	orr	r4, r4, sl
   18100:	orr	r5, r5, fp
   18104:	orr	ip, ip, fp, lsr #7
   18108:	add	lr, lr, #8
   1810c:	str	ip, [sp, #3168]	; 0xc60
   18110:	ldr	ip, [sp, #20]
   18114:	strd	r4, [sp, #88]	; 0x58
   18118:	ldrd	r4, [lr]
   1811c:	ldr	lr, [sp, #16]
   18120:	lsr	ip, ip, #1
   18124:	ldrd	r0, [r1]
   18128:	orr	ip, ip, lr, lsl #31
   1812c:	str	ip, [sp, #3180]	; 0xc6c
   18130:	ldr	ip, [sp, #20]
   18134:	eor	r1, r1, r7
   18138:	mov	r7, r1
   1813c:	lsr	ip, ip, #8
   18140:	add	r1, sp, #3152	; 0xc50
   18144:	orr	ip, ip, lr, lsl #24
   18148:	eor	r0, r0, r6
   1814c:	ldr	lr, [sp, #20]
   18150:	mov	r6, r0
   18154:	str	ip, [sp, #3188]	; 0xc74
   18158:	ldrd	r0, [r1]
   1815c:	ldr	ip, [sp, #456]	; 0x1c8
   18160:	adds	r6, r6, r2
   18164:	orr	ip, ip, lr, lsl #25
   18168:	adc	r7, r7, r3
   1816c:	eor	r0, r0, r4
   18170:	eor	r1, r1, r5
   18174:	str	ip, [sp, #456]	; 0x1c8
   18178:	ldrd	r4, [sp, #88]	; 0x58
   1817c:	ldr	ip, [sp, #80]	; 0x50
   18180:	ldr	lr, [sp, #80]	; 0x50
   18184:	ldrd	r2, [sp, #200]	; 0xc8
   18188:	and	r4, r4, r8
   1818c:	and	r5, r5, r9
   18190:	and	r2, r2, sl
   18194:	and	r3, r3, fp
   18198:	lsr	ip, ip, #19
   1819c:	strd	r2, [sp, #88]	; 0x58
   181a0:	add	r3, sp, #3168	; 0xc60
   181a4:	lsr	lr, lr, #6
   181a8:	ldrd	r2, [r3]
   181ac:	str	lr, [sp, #464]	; 0x1d0
   181b0:	ldr	lr, [sp, #20]
   181b4:	eor	r2, r2, r0
   181b8:	eor	r3, r3, r1
   181bc:	ldrd	r0, [sp, #88]	; 0x58
   181c0:	strd	r2, [sp, #32]
   181c4:	lsr	lr, lr, #7
   181c8:	orr	r0, r0, r4
   181cc:	orr	r1, r1, r5
   181d0:	mov	r4, r0
   181d4:	mov	r5, r1
   181d8:	ldrd	r0, [sp, #80]	; 0x50
   181dc:	str	lr, [sp, #460]	; 0x1cc
   181e0:	lsl	r3, r1, #3
   181e4:	orr	r3, r3, r0, lsr #29
   181e8:	str	r3, [sp, #3204]	; 0xc84
   181ec:	add	r3, sp, #3168	; 0xc60
   181f0:	orr	ip, ip, r1, lsl #13
   181f4:	add	r3, r3, #8
   181f8:	add	r1, sp, #3184	; 0xc70
   181fc:	ldrd	r2, [r3]
   18200:	ldrd	r0, [r1]
   18204:	str	ip, [sp, #3192]	; 0xc78
   18208:	eor	r2, r2, r0
   1820c:	eor	r3, r3, r1
   18210:	ldrd	r0, [sp, #80]	; 0x50
   18214:	strd	r2, [sp, #88]	; 0x58
   18218:	ldr	r3, [sp, #464]	; 0x1d0
   1821c:	lsr	ip, r1, #19
   18220:	orr	r3, r3, r1, lsl #26
   18224:	str	r3, [sp, #464]	; 0x1d0
   18228:	ldrd	r2, [sp, #216]	; 0xd8
   1822c:	lsl	lr, r0, #3
   18230:	ldrd	r0, [sp, #88]	; 0x58
   18234:	adds	r2, r2, r6
   18238:	adc	r3, r3, r7
   1823c:	strd	r2, [sp, #160]	; 0xa0
   18240:	ldrd	r2, [sp, #32]
   18244:	adds	r2, r2, r4
   18248:	adc	r3, r3, r5
   1824c:	mov	r5, r3
   18250:	add	r3, sp, #456	; 0x1c8
   18254:	mov	r4, r2
   18258:	ldrd	r2, [r3]
   1825c:	eor	r3, r3, r1
   18260:	mov	r1, r3
   18264:	ldr	r3, [sp, #80]	; 0x50
   18268:	eor	r2, r2, r0
   1826c:	mov	r0, r2
   18270:	orr	r3, ip, r3, lsl #13
   18274:	str	r3, [sp, #3196]	; 0xc7c
   18278:	ldr	r3, [sp, #84]	; 0x54
   1827c:	adds	r2, r4, r6
   18280:	add	ip, sp, #3200	; 0xc80
   18284:	orr	r3, lr, r3, lsr #29
   18288:	str	r3, [sp, #3200]	; 0xc80
   1828c:	ldr	r3, [sp, #84]	; 0x54
   18290:	lsr	r3, r3, #6
   18294:	str	r3, [sp, #468]	; 0x1d4
   18298:	adc	r3, r5, r7
   1829c:	strd	r2, [sp, #152]	; 0x98
   182a0:	ldrd	r2, [sp, #56]	; 0x38
   182a4:	adds	r2, r2, r0
   182a8:	adc	r3, r3, r1
   182ac:	mov	r1, r3
   182b0:	add	r3, sp, #3184	; 0xc70
   182b4:	add	r3, r3, #8
   182b8:	mov	r0, r2
   182bc:	ldrd	r2, [r3]
   182c0:	ldrd	r4, [ip]
   182c4:	ldrd	r6, [sp, #160]	; 0xa0
   182c8:	eor	r2, r2, r4
   182cc:	eor	r3, r3, r5
   182d0:	ldrd	r4, [sp, #144]	; 0x90
   182d4:	strd	r2, [sp, #32]
   182d8:	add	r3, sp, #464	; 0x1d0
   182dc:	adds	r4, r4, r0
   182e0:	adc	r5, r5, r1
   182e4:	ldrd	r2, [r3]
   182e8:	mov	r0, r4
   182ec:	mov	r1, r5
   182f0:	ldrd	r4, [sp, #32]
   182f4:	lsr	lr, r6, #14
   182f8:	lsr	ip, r6, #18
   182fc:	eor	r5, r5, r3
   18300:	eor	r4, r4, r2
   18304:	orr	r3, lr, r7, lsl #18
   18308:	adds	r2, r0, r4
   1830c:	str	r3, [sp, #3208]	; 0xc88
   18310:	orr	r3, ip, r7, lsl #14
   18314:	str	r3, [sp, #3216]	; 0xc90
   18318:	adc	r3, r1, r5
   1831c:	ldrd	r0, [sp, #160]	; 0xa0
   18320:	lsr	lr, r7, #14
   18324:	lsr	r6, r7, #18
   18328:	orr	lr, lr, r0, lsl #18
   1832c:	lsl	r5, r1, #23
   18330:	str	lr, [sp, #3212]	; 0xc8c
   18334:	orr	lr, r6, r0, lsl #14
   18338:	ldrd	r6, [sp, #208]	; 0xd0
   1833c:	ldrd	r0, [sp, #128]	; 0x80
   18340:	ldr	ip, [sp, #152]	; 0x98
   18344:	str	lr, [sp, #3220]	; 0xc94
   18348:	eor	r0, r0, r6
   1834c:	eor	r1, r1, r7
   18350:	ldrd	r6, [sp, #160]	; 0xa0
   18354:	lsr	r4, ip, #28
   18358:	ldr	ip, [sp, #156]	; 0x9c
   1835c:	orr	lr, r5, r6, lsr #9
   18360:	b	18378 <dcngettext@plt+0x7350>
   18364:	nop			; (mov r0, r0)
   18368:	movwls	sl, #42789	; 0xa725
   1836c:	strle	r9, [r7, #327]!	; 0x147
   18370:	and	r8, r3, pc, ror #4
   18374:			; <UNDEFINED> instruction: 0x06ca6351
   18378:	ldr	r5, [sp, #156]	; 0x9c
   1837c:	lsl	ip, ip, #30
   18380:	strd	r2, [sp, #88]	; 0x58
   18384:	orr	r5, r4, r5, lsl #4
   18388:	str	r5, [sp, #3232]	; 0xca0
   1838c:	ldrd	r4, [sp, #152]	; 0x98
   18390:	str	lr, [sp, #3228]	; 0xc9c
   18394:	lsl	lr, r6, #23
   18398:	orr	ip, ip, r4, lsr #2
   1839c:	str	ip, [sp, #3244]	; 0xcac
   183a0:	lsr	ip, r5, #28
   183a4:	sub	r5, pc, #60	; 0x3c
   183a8:	ldrd	r4, [r5]
   183ac:	str	lr, [sp, #32]
   183b0:	ldr	lr, [sp, #152]	; 0x98
   183b4:	adds	r4, r4, r2
   183b8:	mov	r2, r4
   183bc:	mov	r4, r6
   183c0:	adc	r5, r5, r3
   183c4:	and	r4, r4, r0
   183c8:	mov	r3, r5
   183cc:	mov	r0, r4
   183d0:	mov	r5, r7
   183d4:	ldr	r4, [sp, #32]
   183d8:	and	r5, r5, r1
   183dc:	mov	r1, r5
   183e0:	lsl	r5, lr, #30
   183e4:	orr	lr, r4, r7, lsr #9
   183e8:	ldrd	r6, [sp, #152]	; 0x98
   183ec:	str	lr, [sp, #3224]	; 0xc98
   183f0:	orr	ip, ip, r6, lsl #4
   183f4:	str	ip, [sp, #3236]	; 0xca4
   183f8:	ldr	ip, [sp, #136]	; 0x88
   183fc:	lsl	r4, r7, #25
   18400:	lsr	lr, ip, #1
   18404:	orr	ip, r5, r7, lsr #2
   18408:	str	ip, [sp, #3240]	; 0xca8
   1840c:	orr	ip, r4, r6, lsr #7
   18410:	mov	r5, r7
   18414:	str	ip, [sp, #3252]	; 0xcb4
   18418:	mov	r4, r6
   1841c:	lsl	ip, r6, #25
   18420:	ldrd	r6, [sp, #192]	; 0xc0
   18424:	orr	r4, r4, sl
   18428:	adds	r6, r6, r2
   1842c:	adc	r7, r7, r3
   18430:	mov	r2, r6
   18434:	mov	r3, r7
   18438:	ldrd	r6, [sp, #128]	; 0x80
   1843c:	eor	r7, r7, r1
   18440:	add	r1, sp, #3200	; 0xc80
   18444:	eor	r6, r6, r0
   18448:	add	r1, r1, #8
   1844c:	strd	r6, [sp, #32]
   18450:	ldrd	r6, [r1]
   18454:	add	r1, sp, #3216	; 0xc90
   18458:	ldrd	r0, [r1]
   1845c:	eor	r6, r6, r0
   18460:	ldr	r0, [sp, #140]	; 0x8c
   18464:	eor	r7, r7, r1
   18468:	orr	lr, lr, r0, lsl #31
   1846c:	ldrd	r0, [sp, #136]	; 0x88
   18470:	str	lr, [sp, #3256]	; 0xcb8
   18474:	lsr	lr, r0, #8
   18478:	orr	lr, lr, r1, lsl #24
   1847c:	mov	r1, r5
   18480:	orr	r5, r5, fp
   18484:	orr	ip, ip, r1, lsr #7
   18488:	ldrd	r0, [sp, #32]
   1848c:	str	ip, [sp, #3248]	; 0xcb0
   18490:	ldr	ip, [sp, #140]	; 0x8c
   18494:	adds	r0, r0, r2
   18498:	adc	r1, r1, r3
   1849c:	add	r3, sp, #3216	; 0xc90
   184a0:	add	r3, r3, #8
   184a4:	strd	r0, [sp, #32]
   184a8:	ldrd	r0, [r3]
   184ac:	add	r3, sp, #3232	; 0xca0
   184b0:	str	lr, [sp, #3264]	; 0xcc0
   184b4:	eor	r0, r0, r6
   184b8:	eor	r1, r1, r7
   184bc:	mov	r6, r0
   184c0:	mov	r7, r1
   184c4:	ldrd	r0, [r3]
   184c8:	add	r3, sp, #3232	; 0xca0
   184cc:	add	r3, r3, #8
   184d0:	ldr	lr, [sp, #136]	; 0x88
   184d4:	ldrd	r2, [r3]
   184d8:	lsr	ip, ip, #1
   184dc:	lsr	lr, lr, #7
   184e0:	eor	r0, r0, r2
   184e4:	eor	r1, r1, r3
   184e8:	str	lr, [sp, #472]	; 0x1d8
   184ec:	strd	r0, [sp, #56]	; 0x38
   184f0:	ldrd	r0, [sp, #200]	; 0xc8
   184f4:	and	r0, r0, r4
   184f8:	and	r1, r1, r5
   184fc:	mov	r4, r0
   18500:	mov	r5, r1
   18504:	ldrd	r0, [sp, #136]	; 0x88
   18508:	orr	r3, ip, r0, lsl #31
   1850c:	lsr	ip, r1, #8
   18510:	str	r3, [sp, #3260]	; 0xcbc
   18514:	orr	r3, ip, r0, lsl #24
   18518:	str	r3, [sp, #3268]	; 0xcc4
   1851c:	ldr	r3, [sp, #472]	; 0x1d8
   18520:	orr	r3, r3, r1, lsl #25
   18524:	ldrd	r0, [sp, #48]	; 0x30
   18528:	str	r3, [sp, #472]	; 0x1d8
   1852c:	add	r1, sp, #3248	; 0xcb0
   18530:	lsr	r3, r0, #6
   18534:	str	r3, [sp, #480]	; 0x1e0
   18538:	ldrd	r2, [sp, #32]
   1853c:	lsr	ip, r0, #19
   18540:	ldrd	r0, [r1]
   18544:	adds	r2, r2, r6
   18548:	adc	r3, r3, r7
   1854c:	ldrd	r6, [sp, #56]	; 0x38
   18550:	strd	r2, [sp, #32]
   18554:	ldrd	r2, [sp, #152]	; 0x98
   18558:	eor	r6, r6, r0
   1855c:	eor	r7, r7, r1
   18560:	mov	r0, r6
   18564:	mov	r1, r7
   18568:	and	r3, r3, fp
   1856c:	strd	r0, [sp, #56]	; 0x38
   18570:	ldrd	r0, [sp, #48]	; 0x30
   18574:	orr	r5, r5, r3
   18578:	and	r2, r2, sl
   1857c:	lsl	r3, r1, #3
   18580:	orr	r3, r3, r0, lsr #29
   18584:	str	r3, [sp, #3284]	; 0xcd4
   18588:	ldr	r3, [sp, #140]	; 0x8c
   1858c:	orr	ip, ip, r1, lsl #13
   18590:	str	ip, [sp, #3272]	; 0xcc8
   18594:	ldr	ip, [sp, #480]	; 0x1e0
   18598:	lsr	r3, r3, #7
   1859c:	orr	r4, r4, r2
   185a0:	str	r3, [sp, #476]	; 0x1dc
   185a4:	lsr	r2, r1, #19
   185a8:	orr	ip, ip, r1, lsl #26
   185ac:	lsl	r3, r0, #3
   185b0:	ldrd	r0, [sp, #32]
   185b4:	str	ip, [sp, #480]	; 0x1e0
   185b8:	add	ip, sp, #3248	; 0xcb0
   185bc:	adds	r0, r0, r8
   185c0:	adc	r1, r1, r9
   185c4:	mov	r7, r1
   185c8:	mov	r6, r0
   185cc:	add	ip, ip, #8
   185d0:	ldrd	r0, [sp, #56]	; 0x38
   185d4:	ldrd	r8, [ip]
   185d8:	add	ip, sp, #3264	; 0xcc0
   185dc:	adds	r0, r0, r4
   185e0:	adc	r1, r1, r5
   185e4:	ldrd	r4, [ip]
   185e8:	lsr	lr, r6, #14
   185ec:	strd	r6, [sp, #168]	; 0xa8
   185f0:	eor	r8, r8, r4
   185f4:	eor	r9, r9, r5
   185f8:	ldrd	r4, [sp, #48]	; 0x30
   185fc:	orr	lr, lr, r7, lsl #18
   18600:	str	lr, [sp, #3288]	; 0xcd8
   18604:	orr	r3, r3, r5, lsr #29
   18608:	str	r3, [sp, #3280]	; 0xcd0
   1860c:	add	r3, sp, #472	; 0x1d8
   18610:	orr	ip, r2, r4, lsl #13
   18614:	ldrd	r2, [r3]
   18618:	str	ip, [sp, #3276]	; 0xccc
   1861c:	lsr	ip, r6, #18
   18620:	eor	r3, r3, r9
   18624:	mov	r9, r3
   18628:	eor	r2, r2, r8
   1862c:	lsr	r3, r5, #6
   18630:	mov	r8, r2
   18634:	str	r3, [sp, #484]	; 0x1e4
   18638:	ldrd	r2, [sp, #32]
   1863c:	orr	ip, ip, r7, lsl #14
   18640:	lsr	lr, r7, #14
   18644:	adds	r2, r2, r0
   18648:	adc	r3, r3, r1
   1864c:	mov	r5, r3
   18650:	add	r3, sp, #3264	; 0xcc0
   18654:	add	r3, r3, #8
   18658:	mov	r4, r2
   1865c:	ldrd	r0, [r3]
   18660:	add	r3, sp, #3280	; 0xcd0
   18664:	strd	r4, [sp, #192]	; 0xc0
   18668:	add	r4, sp, #480	; 0x1e0
   1866c:	ldrd	r2, [r3]
   18670:	ldrd	r4, [r4]
   18674:	str	ip, [sp, #3296]	; 0xce0
   18678:	eor	r0, r0, r2
   1867c:	eor	r1, r1, r3
   18680:	ldrd	r2, [sp, #16]
   18684:	eor	r4, r4, r0
   18688:	eor	r5, r5, r1
   1868c:	mov	r0, r4
   18690:	mov	r1, r5
   18694:	ldrd	r4, [sp, #40]	; 0x28
   18698:	adds	r2, r2, r8
   1869c:	adc	r3, r3, r9
   186a0:	mov	r8, r2
   186a4:	adds	r4, r4, r8
   186a8:	mov	r9, r3
   186ac:	adc	r5, r5, r9
   186b0:	mov	r8, r4
   186b4:	adds	r6, r8, r0
   186b8:	mov	r9, r5
   186bc:	lsr	r4, r7, #18
   186c0:	adc	r7, r9, r1
   186c4:	ldrd	r0, [sp, #168]	; 0xa8
   186c8:	ldrd	r8, [sp, #192]	; 0xc0
   186cc:	strd	r6, [sp, #32]
   186d0:	orr	lr, lr, r0, lsl #18
   186d4:	lsl	ip, r1, #23
   186d8:	str	lr, [sp, #3292]	; 0xcdc
   186dc:	orr	lr, r4, r0, lsl #14
   186e0:	str	ip, [sp, #16]
   186e4:	str	lr, [sp, #3300]	; 0xce4
   186e8:	ldrd	r0, [sp, #160]	; 0xa0
   186ec:	ldrd	r6, [sp, #208]	; 0xd0
   186f0:	ldr	r4, [sp, #16]
   186f4:	lsr	r5, r8, #28
   186f8:	eor	r0, r0, r6
   186fc:	eor	r1, r1, r7
   18700:	ldrd	r6, [sp, #168]	; 0xa8
   18704:	lsl	ip, r9, #30
   18708:	orr	r5, r5, r9, lsl #4
   1870c:	orr	ip, ip, r8, lsr #2
   18710:	orr	lr, r4, r6, lsr #9
   18714:	str	r5, [sp, #3312]	; 0xcf0
   18718:	mov	r4, r8
   1871c:	mov	r5, r9
   18720:	str	ip, [sp, #3324]	; 0xcfc
   18724:	lsr	ip, r9, #28
   18728:	ldrd	r8, [sp, #168]	; 0xa8
   1872c:	add	r3, pc, #868	; 0x364
   18730:	ldrd	r2, [r3]
   18734:	str	lr, [sp, #3308]	; 0xcec
   18738:	lsl	lr, r6, #23
   1873c:	ldrd	r6, [sp, #32]
   18740:	and	r8, r8, r0
   18744:	and	r9, r9, r1
   18748:	mov	r0, r8
   1874c:	mov	r1, r9
   18750:	ldrd	r8, [sp, #64]	; 0x40
   18754:	adds	r6, r6, r2
   18758:	adc	r7, r7, r3
   1875c:	mov	r2, r6
   18760:	mov	r3, r7
   18764:	mov	r6, r4
   18768:	mov	r7, r5
   1876c:	lsl	r5, r4, #30
   18770:	lsr	r4, r8, #7
   18774:	str	r4, [sp, #488]	; 0x1e8
   18778:	ldr	r4, [sp, #172]	; 0xac
   1877c:	orr	ip, ip, r6, lsl #4
   18780:	str	ip, [sp, #3316]	; 0xcf4
   18784:	orr	lr, lr, r4, lsr #9
   18788:	orr	ip, r5, r7, lsr #2
   1878c:	lsl	r4, r7, #25
   18790:	str	ip, [sp, #3320]	; 0xcf8
   18794:	orr	ip, r4, r6, lsr #7
   18798:	mov	r9, r7
   1879c:	str	lr, [sp, #3304]	; 0xce8
   187a0:	str	ip, [sp, #3332]	; 0xd04
   187a4:	lsr	lr, r8, #1
   187a8:	lsl	ip, r6, #25
   187ac:	mov	r8, r6
   187b0:	ldrd	r6, [sp, #128]	; 0x80
   187b4:	add	r4, sp, #3280	; 0xcd0
   187b8:	add	r4, r4, #8
   187bc:	adds	r6, r6, r2
   187c0:	adc	r7, r7, r3
   187c4:	mov	r2, r6
   187c8:	mov	r3, r7
   187cc:	ldrd	r6, [sp, #208]	; 0xd0
   187d0:	ldrd	r4, [r4]
   187d4:	eor	r6, r6, r0
   187d8:	mov	r0, r6
   187dc:	add	r6, sp, #3296	; 0xce0
   187e0:	eor	r7, r7, r1
   187e4:	mov	r1, r7
   187e8:	ldrd	r6, [r6]
   187ec:	eor	r4, r4, r6
   187f0:	eor	r5, r5, r7
   187f4:	ldrd	r6, [sp, #64]	; 0x40
   187f8:	strd	r4, [sp, #56]	; 0x38
   187fc:	ldrd	r4, [sp, #152]	; 0x98
   18800:	orr	lr, lr, r7, lsl #31
   18804:	str	lr, [sp, #3336]	; 0xd08
   18808:	lsr	lr, r6, #8
   1880c:	orr	lr, lr, r7, lsl #24
   18810:	orr	r5, r5, r9
   18814:	mov	r7, r9
   18818:	ldr	r9, [sp, #68]	; 0x44
   1881c:	str	lr, [sp, #3344]	; 0xd10
   18820:	ldr	lr, [sp, #488]	; 0x1e8
   18824:	adds	r6, r2, r0
   18828:	orr	lr, lr, r9, lsl #25
   1882c:	orr	ip, ip, r7, lsr #7
   18830:	mov	r9, r7
   18834:	adc	r7, r3, r1
   18838:	add	r3, sp, #3296	; 0xce0
   1883c:	add	r3, r3, #8
   18840:	strd	r6, [sp, #16]
   18844:	ldrd	r0, [r3]
   18848:	str	lr, [sp, #488]	; 0x1e8
   1884c:	str	ip, [sp, #3328]	; 0xd00
   18850:	ldr	ip, [sp, #68]	; 0x44
   18854:	ldrd	r2, [sp, #56]	; 0x38
   18858:	add	lr, sp, #3328	; 0xd00
   1885c:	lsr	ip, ip, #1
   18860:	eor	r3, r3, r1
   18864:	mov	r7, r3
   18868:	add	r3, sp, #3312	; 0xcf0
   1886c:	eor	r2, r2, r0
   18870:	ldrd	r0, [r3]
   18874:	add	r3, sp, #3312	; 0xcf0
   18878:	add	r3, r3, #8
   1887c:	mov	r6, r2
   18880:	ldrd	r2, [r3]
   18884:	orr	r4, r4, r8
   18888:	and	r5, r5, fp
   1888c:	eor	r1, r1, r3
   18890:	ldr	r3, [sp, #64]	; 0x40
   18894:	eor	r0, r0, r2
   18898:	and	r4, r4, sl
   1889c:	orr	r3, ip, r3, lsl #31
   188a0:	str	r3, [sp, #3340]	; 0xd0c
   188a4:	ldr	r3, [sp, #68]	; 0x44
   188a8:	lsr	ip, r3, #8
   188ac:	ldr	r3, [sp, #64]	; 0x40
   188b0:	orr	r3, ip, r3, lsl #24
   188b4:	str	r3, [sp, #3348]	; 0xd14
   188b8:	ldr	r3, [sp, #88]	; 0x58
   188bc:	lsr	ip, r3, #19
   188c0:	ldr	r3, [sp, #68]	; 0x44
   188c4:	lsr	r3, r3, #7
   188c8:	str	r3, [sp, #492]	; 0x1ec
   188cc:	ldr	r3, [sp, #88]	; 0x58
   188d0:	lsr	r3, r3, #6
   188d4:	str	r3, [sp, #496]	; 0x1f0
   188d8:	ldrd	r2, [sp, #16]
   188dc:	adds	r2, r2, r6
   188e0:	adc	r3, r3, r7
   188e4:	mov	r6, r2
   188e8:	mov	r7, r3
   188ec:	ldrd	r2, [sp, #152]	; 0x98
   188f0:	and	r2, r2, r8
   188f4:	and	r3, r3, r9
   188f8:	ldrd	r8, [lr]
   188fc:	orr	r5, r5, r3
   18900:	orr	r4, r4, r2
   18904:	eor	r8, r8, r0
   18908:	eor	r9, r9, r1
   1890c:	mov	r0, r8
   18910:	mov	r1, r9
   18914:	ldrd	r8, [sp, #88]	; 0x58
   18918:	orr	ip, ip, r9, lsl #13
   1891c:	str	ip, [sp, #3352]	; 0xd18
   18920:	lsl	r3, r9, #3
   18924:	ldr	ip, [sp, #496]	; 0x1f0
   18928:	orr	r3, r3, r8, lsr #29
   1892c:	lsr	r2, r9, #19
   18930:	orr	ip, ip, r9, lsl #26
   18934:	str	r3, [sp, #3364]	; 0xd24
   18938:	lsl	r3, r8, #3
   1893c:	ldrd	r8, [sp, #200]	; 0xc8
   18940:	str	ip, [sp, #496]	; 0x1f0
   18944:	add	ip, sp, #3328	; 0xd00
   18948:	adds	r8, r8, r6
   1894c:	adc	r9, r9, r7
   18950:	add	ip, ip, #8
   18954:	strd	r8, [sp, #128]	; 0x80
   18958:	ldrd	r8, [ip]
   1895c:	add	ip, sp, #3344	; 0xd10
   18960:	adds	r0, r0, r4
   18964:	adc	r1, r1, r5
   18968:	ldrd	r4, [ip]
   1896c:	eor	r8, r8, r4
   18970:	eor	r9, r9, r5
   18974:	ldrd	r4, [sp, #88]	; 0x58
   18978:	orr	r3, r3, r5, lsr #29
   1897c:	str	r3, [sp, #3360]	; 0xd20
   18980:	add	r3, sp, #488	; 0x1e8
   18984:	orr	ip, r2, r4, lsl #13
   18988:	ldrd	r2, [r3]
   1898c:	adds	r4, r0, r6
   18990:	str	ip, [sp, #3356]	; 0xd1c
   18994:	eor	r3, r3, r9
   18998:	mov	r9, r3
   1899c:	lsr	r3, r5, #6
   189a0:	str	r3, [sp, #500]	; 0x1f4
   189a4:	add	r3, sp, #3344	; 0xd10
   189a8:	add	r3, r3, #8
   189ac:	adc	r5, r1, r7
   189b0:	ldrd	r0, [r3]
   189b4:	add	r3, sp, #3360	; 0xd20
   189b8:	eor	r2, r2, r8
   189bc:	mov	r8, r2
   189c0:	strd	r4, [sp, #16]
   189c4:	ldrd	r2, [r3]
   189c8:	ldrd	r4, [sp, #136]	; 0x88
   189cc:	ldrd	r6, [sp, #128]	; 0x80
   189d0:	eor	r1, r1, r3
   189d4:	adds	r4, r4, r8
   189d8:	add	r3, sp, #496	; 0x1f0
   189dc:	adc	r5, r5, r9
   189e0:	eor	r0, r0, r2
   189e4:	mov	r8, r4
   189e8:	mov	r9, r5
   189ec:	ldrd	r2, [r3]
   189f0:	ldrd	r4, [sp, #72]	; 0x48
   189f4:	lsr	lr, r6, #14
   189f8:	eor	r3, r3, r1
   189fc:	adds	r4, r4, r8
   18a00:	lsr	ip, r6, #18
   18a04:	mov	r1, r3
   18a08:	mov	r8, r4
   18a0c:	orr	r3, lr, r7, lsl #18
   18a10:	eor	r2, r2, r0
   18a14:	adc	r5, r5, r9
   18a18:	str	r3, [sp, #3368]	; 0xd28
   18a1c:	adds	r2, r8, r2
   18a20:	orr	r3, ip, r7, lsl #14
   18a24:	mov	r8, r6
   18a28:	str	r3, [sp, #3376]	; 0xd30
   18a2c:	adc	r3, r5, r1
   18a30:	lsr	lr, r7, #14
   18a34:	strd	r2, [sp, #56]	; 0x38
   18a38:	lsr	r4, r7, #18
   18a3c:	orr	r3, lr, r8, lsl #18
   18a40:	ldrd	r0, [sp, #16]
   18a44:	str	r3, [sp, #3372]	; 0xd2c
   18a48:	orr	r3, r4, r8, lsl #14
   18a4c:	ldrd	r8, [sp, #160]	; 0xa0
   18a50:	str	r3, [sp, #3380]	; 0xd34
   18a54:	ldrd	r2, [sp, #168]	; 0xa8
   18a58:	lsl	ip, r1, #30
   18a5c:	mov	r1, r9
   18a60:	eor	r1, r1, r3
   18a64:	ldr	r3, [sp, #128]	; 0x80
   18a68:	lsl	r6, r7, #23
   18a6c:	lsr	r5, r0, #28
   18a70:	orr	r3, r6, r3, lsr #9
   18a74:	str	r3, [sp, #3388]	; 0xd3c
   18a78:	ldr	r3, [sp, #20]
   18a7c:	mov	r0, r8
   18a80:	eor	r0, r0, r2
   18a84:	orr	r3, r5, r3, lsl #4
   18a88:	ldrd	r4, [sp, #16]
   18a8c:	str	r3, [sp, #3392]	; 0xd40
   18a90:	b	18ab0 <dcngettext@plt+0x7a88>
   18a94:	nop			; (mov r0, r0)
   18a98:	beq	3b4460 <stdout@@GLIBC_2.4+0x3772f4>
   18a9c:	strtne	r2, [r9], #-2407	; 0xfffff699
   18aa0:			; <UNDEFINED> instruction: 0x46d22ffc
   18aa4:	ldrcs	r0, [r7, r5, lsl #21]!
   18aa8:			; <UNDEFINED> instruction: 0x5c26c926
   18aac:	mrccs	1, 0, r2, cr11, cr8, {1}
   18ab0:	ldrd	r6, [sp, #128]	; 0x80
   18ab4:	orr	r3, ip, r4, lsr #2
   18ab8:	str	r3, [sp, #3404]	; 0xd4c
   18abc:	lsr	ip, r5, #28
   18ac0:	ldrd	r2, [sp, #56]	; 0x38
   18ac4:	sub	r5, pc, #44	; 0x2c
   18ac8:	ldrd	r4, [r5]
   18acc:	lsl	lr, r6, #23
   18ad0:	orr	lr, lr, r7, lsr #9
   18ad4:	adds	r4, r4, r2
   18ad8:	adc	r5, r5, r3
   18adc:	mov	r2, r4
   18ae0:	mov	r3, r5
   18ae4:	mov	r4, r6
   18ae8:	mov	r5, r7
   18aec:	ldrd	r6, [sp, #16]
   18af0:	and	r4, r4, r0
   18af4:	and	r5, r5, r1
   18af8:	mov	r0, r4
   18afc:	mov	r1, r5
   18b00:	orr	ip, ip, r6, lsl #4
   18b04:	ldr	r5, [sp, #16]
   18b08:	ldr	r4, [sp, #96]	; 0x60
   18b0c:	str	ip, [sp, #3396]	; 0xd44
   18b10:	ldr	ip, [sp, #96]	; 0x60
   18b14:	lsl	r5, r5, #30
   18b18:	lsr	r4, r4, #7
   18b1c:	str	r4, [sp, #504]	; 0x1f8
   18b20:	str	lr, [sp, #3384]	; 0xd38
   18b24:	lsl	r4, r7, #25
   18b28:	lsr	lr, ip, #1
   18b2c:	orr	ip, r5, r7, lsr #2
   18b30:	str	ip, [sp, #3400]	; 0xd48
   18b34:	orr	ip, r4, r6, lsr #7
   18b38:	mov	r5, r7
   18b3c:	mov	r4, r6
   18b40:	str	ip, [sp, #3412]	; 0xd54
   18b44:	lsl	ip, r6, #25
   18b48:	ldrd	r6, [sp, #208]	; 0xd0
   18b4c:	str	ip, [sp, #200]	; 0xc8
   18b50:	add	ip, sp, #3376	; 0xd30
   18b54:	adds	r6, r6, r2
   18b58:	adc	r7, r7, r3
   18b5c:	mov	r3, r7
   18b60:	mov	r7, r9
   18b64:	mov	r2, r6
   18b68:	eor	r7, r7, r1
   18b6c:	mov	r6, r8
   18b70:	add	r1, sp, #3360	; 0xd20
   18b74:	eor	r6, r6, r0
   18b78:	add	r1, r1, #8
   18b7c:	strd	r6, [sp, #136]	; 0x88
   18b80:	ldrd	r8, [ip]
   18b84:	ldrd	r0, [r1]
   18b88:	eor	r0, r0, r8
   18b8c:	eor	r1, r1, r9
   18b90:	mov	r6, r0
   18b94:	mov	r7, r1
   18b98:	ldrd	r0, [sp, #96]	; 0x60
   18b9c:	mov	r9, r5
   18ba0:	orr	lr, lr, r1, lsl #31
   18ba4:	str	lr, [sp, #3416]	; 0xd58
   18ba8:	lsr	lr, r0, #8
   18bac:	orr	lr, lr, r1, lsl #24
   18bb0:	ldrd	r0, [sp, #192]	; 0xc0
   18bb4:	str	lr, [sp, #3424]	; 0xd60
   18bb8:	ldr	lr, [sp, #504]	; 0x1f8
   18bbc:	orr	r0, r0, r4
   18bc0:	orr	r1, r1, r5
   18bc4:	mov	r4, r0
   18bc8:	mov	r5, r1
   18bcc:	ldrd	r0, [sp, #96]	; 0x60
   18bd0:	orr	lr, lr, r1, lsl #25
   18bd4:	str	lr, [sp, #504]	; 0x1f8
   18bd8:	ldr	lr, [sp, #200]	; 0xc8
   18bdc:	orr	ip, lr, r9, lsr #7
   18be0:	str	ip, [sp, #3408]	; 0xd50
   18be4:	lsr	ip, r1, #1
   18be8:	ldrd	r0, [sp, #136]	; 0x88
   18bec:	add	lr, sp, #3392	; 0xd40
   18bf0:	add	lr, lr, #8
   18bf4:	adds	r0, r0, r2
   18bf8:	adc	r1, r1, r3
   18bfc:	mov	r3, r1
   18c00:	add	r1, sp, #3376	; 0xd30
   18c04:	add	r1, r1, #8
   18c08:	mov	r2, r0
   18c0c:	ldrd	r0, [r1]
   18c10:	ldrd	r8, [lr]
   18c14:	eor	r1, r1, r7
   18c18:	mov	r7, r1
   18c1c:	add	r1, sp, #3392	; 0xd40
   18c20:	eor	r0, r0, r6
   18c24:	mov	r6, r0
   18c28:	ldrd	r0, [r1]
   18c2c:	adds	r6, r6, r2
   18c30:	adc	r7, r7, r3
   18c34:	eor	r0, r0, r8
   18c38:	eor	r1, r1, r9
   18c3c:	ldrd	r8, [sp, #152]	; 0x98
   18c40:	ldrd	r2, [sp, #16]
   18c44:	and	r8, r8, r4
   18c48:	and	r9, r9, r5
   18c4c:	mov	r4, r8
   18c50:	mov	r5, r9
   18c54:	ldrd	r8, [sp, #96]	; 0x60
   18c58:	lsr	lr, r9, #7
   18c5c:	orr	ip, ip, r8, lsl #31
   18c60:	str	lr, [sp, #508]	; 0x1fc
   18c64:	ldr	lr, [sp, #32]
   18c68:	str	ip, [sp, #3420]	; 0xd5c
   18c6c:	lsr	ip, r9, #8
   18c70:	orr	ip, ip, r8, lsl #24
   18c74:	ldrd	r8, [sp, #192]	; 0xc0
   18c78:	lsr	lr, lr, #6
   18c7c:	str	lr, [sp, #512]	; 0x200
   18c80:	add	lr, sp, #3408	; 0xd50
   18c84:	and	r8, r8, r2
   18c88:	and	r9, r9, r3
   18c8c:	mov	r2, r8
   18c90:	mov	r3, r9
   18c94:	ldrd	r8, [lr]
   18c98:	str	ip, [sp, #3428]	; 0xd64
   18c9c:	ldr	ip, [sp, #32]
   18ca0:	eor	r8, r8, r0
   18ca4:	eor	r9, r9, r1
   18ca8:	mov	r0, r8
   18cac:	mov	r1, r9
   18cb0:	ldrd	r8, [sp, #32]
   18cb4:	lsr	ip, ip, #19
   18cb8:	orr	r5, r5, r3
   18cbc:	orr	ip, ip, r9, lsl #13
   18cc0:	str	ip, [sp, #3432]	; 0xd68
   18cc4:	ldr	ip, [sp, #512]	; 0x200
   18cc8:	lsl	r3, r9, #3
   18ccc:	orr	r3, r3, r8, lsr #29
   18cd0:	orr	ip, ip, r9, lsl #26
   18cd4:	str	r3, [sp, #3444]	; 0xd74
   18cd8:	str	ip, [sp, #512]	; 0x200
   18cdc:	lsl	r3, r8, #3
   18ce0:	add	ip, sp, #3408	; 0xd50
   18ce4:	adds	r8, sl, r6
   18ce8:	orr	r4, r4, r2
   18cec:	add	ip, ip, #8
   18cf0:	lsr	r2, r9, #19
   18cf4:	adc	r9, fp, r7
   18cf8:	adds	r0, r0, r4
   18cfc:	strd	r8, [sp, #136]	; 0x88
   18d00:	ldrd	sl, [ip]
   18d04:	add	ip, sp, #3424	; 0xd60
   18d08:	adc	r1, r1, r5
   18d0c:	ldrd	r4, [ip]
   18d10:	eor	sl, sl, r4
   18d14:	eor	fp, fp, r5
   18d18:	mov	r8, sl
   18d1c:	mov	r9, fp
   18d20:	ldrd	sl, [sp, #32]
   18d24:	ldrd	r4, [sp, #64]	; 0x40
   18d28:	orr	r3, r3, fp, lsr #29
   18d2c:	str	r3, [sp, #3440]	; 0xd70
   18d30:	add	r3, sp, #504	; 0x1f8
   18d34:	orr	ip, r2, sl, lsl #13
   18d38:	ldrd	r2, [r3]
   18d3c:	adds	sl, r0, r6
   18d40:	str	ip, [sp, #3436]	; 0xd6c
   18d44:	eor	r3, r3, r9
   18d48:	mov	r9, r3
   18d4c:	lsr	r3, fp, #6
   18d50:	str	r3, [sp, #516]	; 0x204
   18d54:	add	r3, sp, #3424	; 0xd60
   18d58:	eor	r2, r2, r8
   18d5c:	add	r3, r3, #8
   18d60:	mov	r8, r2
   18d64:	adc	fp, r1, r7
   18d68:	ldrd	r0, [r3]
   18d6c:	adds	r4, r4, r8
   18d70:	add	r3, sp, #3440	; 0xd70
   18d74:	mov	r8, r4
   18d78:	add	r4, sp, #512	; 0x200
   18d7c:	ldrd	r2, [r3]
   18d80:	adc	r5, r5, r9
   18d84:	mov	r9, r5
   18d88:	ldrd	r4, [r4]
   18d8c:	eor	r0, r0, r2
   18d90:	eor	r1, r1, r3
   18d94:	eor	r4, r4, r0
   18d98:	eor	r5, r5, r1
   18d9c:	mov	r0, r4
   18da0:	mov	r1, r5
   18da4:	ldrd	r4, [sp, #120]	; 0x78
   18da8:	ldrd	r6, [sp, #136]	; 0x88
   18dac:	sub	r3, pc, #780	; 0x30c
   18db0:	ldrd	r2, [r3]
   18db4:	adds	r4, r4, r8
   18db8:	adc	r5, r5, r9
   18dbc:	mov	r8, r4
   18dc0:	lsr	lr, r6, #14
   18dc4:	mov	r9, r5
   18dc8:	orr	lr, lr, r7, lsl #18
   18dcc:	lsr	ip, r6, #18
   18dd0:	adds	r6, r8, r0
   18dd4:	orr	ip, ip, r7, lsl #14
   18dd8:	lsr	r4, r7, #18
   18ddc:	str	lr, [sp, #3448]	; 0xd78
   18de0:	lsr	lr, r7, #14
   18de4:	adc	r7, r9, r1
   18de8:	ldrd	r0, [sp, #136]	; 0x88
   18dec:	mov	r8, r6
   18df0:	mov	r9, r7
   18df4:	orr	lr, lr, r0, lsl #18
   18df8:	ldrd	r6, [sp, #168]	; 0xa8
   18dfc:	str	ip, [sp, #3456]	; 0xd80
   18e00:	str	lr, [sp, #3452]	; 0xd7c
   18e04:	lsl	ip, r1, #23
   18e08:	orr	lr, r4, r0, lsl #14
   18e0c:	ldrd	r0, [sp, #128]	; 0x80
   18e10:	str	ip, [sp, #64]	; 0x40
   18e14:	ldr	r4, [sp, #64]	; 0x40
   18e18:	eor	r0, r0, r6
   18e1c:	eor	r1, r1, r7
   18e20:	ldrd	r6, [sp, #136]	; 0x88
   18e24:	str	lr, [sp, #3460]	; 0xd84
   18e28:	strd	r8, [sp, #64]	; 0x40
   18e2c:	orr	lr, r4, r6, lsr #9
   18e30:	str	lr, [sp, #3468]	; 0xd8c
   18e34:	lsl	lr, r6, #23
   18e38:	adds	r6, r8, r2
   18e3c:	adc	r7, r9, r3
   18e40:	ldrd	r8, [sp, #136]	; 0x88
   18e44:	lsr	r5, sl, #28
   18e48:	orr	r5, r5, fp, lsl #4
   18e4c:	lsl	ip, fp, #30
   18e50:	orr	ip, ip, sl, lsr #2
   18e54:	mov	r2, r6
   18e58:	mov	r3, r7
   18e5c:	str	r5, [sp, #3472]	; 0xd90
   18e60:	ldrd	r6, [sp, #184]	; 0xb8
   18e64:	mov	r5, r9
   18e68:	str	ip, [sp, #3484]	; 0xd9c
   18e6c:	mov	r4, r8
   18e70:	lsr	ip, fp, #28
   18e74:	and	r5, r5, r1
   18e78:	mov	r1, r5
   18e7c:	orr	ip, ip, sl, lsl #4
   18e80:	lsl	r5, sl, #30
   18e84:	and	r4, r4, r0
   18e88:	mov	r0, r4
   18e8c:	orr	lr, lr, r9, lsr #9
   18e90:	lsr	r4, r6, #7
   18e94:	str	ip, [sp, #3476]	; 0xd94
   18e98:	orr	ip, r5, fp, lsr #2
   18e9c:	mov	r9, r7
   18ea0:	mov	r8, r6
   18ea4:	str	r4, [sp, #520]	; 0x208
   18ea8:	str	lr, [sp, #3464]	; 0xd88
   18eac:	str	ip, [sp, #3480]	; 0xd98
   18eb0:	lsr	lr, r6, #1
   18eb4:	ldrd	r6, [sp, #160]	; 0xa0
   18eb8:	lsl	r4, fp, #25
   18ebc:	orr	ip, r4, sl, lsr #7
   18ec0:	adds	r6, r6, r2
   18ec4:	adc	r7, r7, r3
   18ec8:	mov	r2, r6
   18ecc:	mov	r3, r7
   18ed0:	ldrd	r6, [sp, #168]	; 0xa8
   18ed4:	str	ip, [sp, #3492]	; 0xda4
   18ed8:	lsl	ip, sl, #25
   18edc:	str	ip, [sp, #200]	; 0xc8
   18ee0:	eor	r6, r6, r0
   18ee4:	add	ip, sp, #3440	; 0xd70
   18ee8:	mov	r0, r6
   18eec:	eor	r7, r7, r1
   18ef0:	add	ip, ip, #8
   18ef4:	adds	r2, r2, r0
   18ef8:	mov	r1, r7
   18efc:	adc	r3, r3, r1
   18f00:	ldrd	r6, [ip]
   18f04:	add	r1, sp, #3456	; 0xd80
   18f08:	add	ip, sp, #3456	; 0xd80
   18f0c:	orr	lr, lr, r9, lsl #31
   18f10:	add	r1, r1, #8
   18f14:	ldrd	r4, [ip]
   18f18:	str	lr, [sp, #3496]	; 0xda8
   18f1c:	lsr	lr, r8, #8
   18f20:	orr	lr, lr, r9, lsl #24
   18f24:	ldr	ip, [sp, #188]	; 0xbc
   18f28:	ldrd	r0, [r1]
   18f2c:	str	lr, [sp, #3504]	; 0xdb0
   18f30:	ldr	lr, [sp, #520]	; 0x208
   18f34:	eor	r6, r6, r4
   18f38:	eor	r7, r7, r5
   18f3c:	orr	lr, lr, ip, lsl #25
   18f40:	eor	r0, r0, r6
   18f44:	eor	r1, r1, r7
   18f48:	str	lr, [sp, #520]	; 0x208
   18f4c:	add	lr, sp, #3472	; 0xd90
   18f50:	ldrd	r8, [sp, #16]
   18f54:	add	lr, lr, #8
   18f58:	strd	r0, [sp, #16]
   18f5c:	add	r1, sp, #3472	; 0xd90
   18f60:	ldrd	r6, [lr]
   18f64:	ldrd	r0, [r1]
   18f68:	ldr	ip, [sp, #200]	; 0xc8
   18f6c:	orr	r4, r8, sl
   18f70:	eor	r0, r0, r6
   18f74:	eor	r1, r1, r7
   18f78:	ldrd	r6, [sp, #192]	; 0xc0
   18f7c:	orr	r5, r9, fp
   18f80:	orr	ip, ip, fp, lsr #7
   18f84:	and	r6, r6, r4
   18f88:	and	r7, r7, r5
   18f8c:	str	ip, [sp, #3488]	; 0xda0
   18f90:	mov	r4, r6
   18f94:	ldr	ip, [sp, #188]	; 0xbc
   18f98:	mov	r5, r7
   18f9c:	ldrd	r6, [sp, #184]	; 0xb8
   18fa0:	lsr	ip, ip, #1
   18fa4:	lsr	lr, r7, #7
   18fa8:	orr	ip, ip, r6, lsl #31
   18fac:	str	lr, [sp, #524]	; 0x20c
   18fb0:	ldr	lr, [sp, #56]	; 0x38
   18fb4:	str	ip, [sp, #3500]	; 0xdac
   18fb8:	lsr	ip, r7, #8
   18fbc:	orr	ip, ip, r6, lsl #24
   18fc0:	ldrd	r6, [sp, #16]
   18fc4:	lsr	lr, lr, #6
   18fc8:	str	lr, [sp, #528]	; 0x210
   18fcc:	add	lr, sp, #3488	; 0xda0
   18fd0:	adds	r6, r6, r2
   18fd4:	adc	r7, r7, r3
   18fd8:	strd	r8, [sp, #16]
   18fdc:	mov	r2, r8
   18fe0:	mov	r3, r9
   18fe4:	ldrd	r8, [lr]
   18fe8:	str	ip, [sp, #3508]	; 0xdb4
   18fec:	ldr	ip, [sp, #56]	; 0x38
   18ff0:	eor	r8, r8, r0
   18ff4:	eor	r9, r9, r1
   18ff8:	mov	r0, r8
   18ffc:	mov	r1, r9
   19000:	ldrd	r8, [sp, #56]	; 0x38
   19004:	and	r3, r3, fp
   19008:	orr	r5, r5, r3
   1900c:	lsr	ip, ip, #19
   19010:	lsl	r3, r9, #3
   19014:	orr	ip, ip, r9, lsl #13
   19018:	orr	r3, r3, r8, lsr #29
   1901c:	str	ip, [sp, #3512]	; 0xdb8
   19020:	str	r3, [sp, #3524]	; 0xdc4
   19024:	ldr	ip, [sp, #528]	; 0x210
   19028:	and	r2, r2, sl
   1902c:	orr	r4, r4, r2
   19030:	orr	ip, ip, r9, lsl #26
   19034:	lsr	r2, r9, #19
   19038:	lsl	r3, r8, #3
   1903c:	ldrd	r8, [sp, #152]	; 0x98
   19040:	str	ip, [sp, #528]	; 0x210
   19044:	add	ip, sp, #3488	; 0xda0
   19048:	adds	r8, r8, r6
   1904c:	adc	r9, r9, r7
   19050:	add	ip, ip, #8
   19054:	strd	r8, [sp, #200]	; 0xc8
   19058:	ldrd	r8, [ip]
   1905c:	add	ip, sp, #3504	; 0xdb0
   19060:	adds	r0, r0, r4
   19064:	adc	r1, r1, r5
   19068:	ldrd	r4, [ip]
   1906c:	eor	r8, r8, r4
   19070:	eor	r9, r9, r5
   19074:	ldrd	r4, [sp, #56]	; 0x38
   19078:	orr	r3, r3, r5, lsr #29
   1907c:	str	r3, [sp, #3520]	; 0xdc0
   19080:	add	r3, sp, #520	; 0x208
   19084:	orr	ip, r2, r4, lsl #13
   19088:	ldrd	r2, [r3]
   1908c:	str	ip, [sp, #3516]	; 0xdbc
   19090:	eor	r2, r2, r8
   19094:	eor	r3, r3, r9
   19098:	mov	r8, r2
   1909c:	mov	r9, r3
   190a0:	adds	r2, r0, r6
   190a4:	lsr	r3, r5, #6
   190a8:	str	r3, [sp, #532]	; 0x214
   190ac:	adc	r3, r1, r7
   190b0:	ldrd	r4, [sp, #96]	; 0x60
   190b4:	strd	r2, [sp, #152]	; 0x98
   190b8:	add	r3, sp, #3504	; 0xdb0
   190bc:	add	r3, r3, #8
   190c0:	ldrd	r0, [r3]
   190c4:	add	r3, sp, #3520	; 0xdc0
   190c8:	adds	r4, r4, r8
   190cc:	ldrd	r2, [r3]
   190d0:	adc	r5, r5, r9
   190d4:	ldrd	r6, [sp, #200]	; 0xc8
   190d8:	eor	r1, r1, r3
   190dc:	add	r3, sp, #528	; 0x210
   190e0:	eor	r0, r0, r2
   190e4:	mov	r8, r4
   190e8:	mov	r9, r5
   190ec:	ldrd	r2, [r3]
   190f0:	ldrd	r4, [sp, #176]	; 0xb0
   190f4:	lsr	lr, r6, #14
   190f8:	eor	r3, r3, r1
   190fc:	adds	r4, r4, r8
   19100:	lsr	ip, r6, #18
   19104:	mov	r1, r3
   19108:	mov	r8, r4
   1910c:	orr	r3, lr, r7, lsl #18
   19110:	eor	r2, r2, r0
   19114:	adc	r5, r5, r9
   19118:	str	r3, [sp, #3528]	; 0xdc8
   1911c:	adds	r2, r8, r2
   19120:	orr	r3, ip, r7, lsl #14
   19124:	mov	r8, r6
   19128:	str	r3, [sp, #3536]	; 0xdd0
   1912c:	adc	r3, r5, r1
   19130:	lsr	lr, r7, #14
   19134:	lsr	r4, r7, #18
   19138:	strd	r2, [sp, #96]	; 0x60
   1913c:	orr	r3, lr, r8, lsl #18
   19140:	ldrd	r0, [sp, #152]	; 0x98
   19144:	str	r3, [sp, #3532]	; 0xdcc
   19148:	orr	r3, r4, r8, lsl #14
   1914c:	ldrd	r8, [sp, #128]	; 0x80
   19150:	str	r3, [sp, #3540]	; 0xdd4
   19154:	ldrd	r2, [sp, #136]	; 0x88
   19158:	lsl	ip, r1, #30
   1915c:	mov	r1, r9
   19160:	eor	r1, r1, r3
   19164:	ldr	r3, [sp, #200]	; 0xc8
   19168:	lsl	r6, r7, #23
   1916c:	lsr	r5, r0, #28
   19170:	orr	r3, r6, r3, lsr #9
   19174:	str	r3, [sp, #3548]	; 0xddc
   19178:	ldr	r3, [sp, #156]	; 0x9c
   1917c:	mov	r0, r8
   19180:	ldrd	r6, [sp, #200]	; 0xc8
   19184:	orr	r3, r5, r3, lsl #4
   19188:	ldrd	r4, [sp, #152]	; 0x98
   1918c:	str	r3, [sp, #3552]	; 0xde0
   19190:	eor	r0, r0, r2
   19194:	orr	r3, ip, r4, lsr #2
   19198:	str	r3, [sp, #3564]	; 0xdec
   1919c:	lsr	ip, r5, #28
   191a0:	ldrd	r2, [sp, #96]	; 0x60
   191a4:	add	r5, pc, #860	; 0x35c
   191a8:	ldrd	r4, [r5]
   191ac:	lsl	lr, r6, #23
   191b0:	orr	lr, lr, r7, lsr #9
   191b4:	adds	r4, r4, r2
   191b8:	adc	r5, r5, r3
   191bc:	mov	r2, r4
   191c0:	mov	r3, r5
   191c4:	mov	r4, r6
   191c8:	mov	r5, r7
   191cc:	ldrd	r6, [sp, #152]	; 0x98
   191d0:	and	r4, r4, r0
   191d4:	and	r5, r5, r1
   191d8:	mov	r0, r4
   191dc:	mov	r1, r5
   191e0:	orr	ip, ip, r6, lsl #4
   191e4:	ldr	r5, [sp, #152]	; 0x98
   191e8:	ldr	r4, [sp, #112]	; 0x70
   191ec:	str	ip, [sp, #3556]	; 0xde4
   191f0:	ldr	ip, [sp, #112]	; 0x70
   191f4:	lsl	r5, r5, #30
   191f8:	lsr	r4, r4, #7
   191fc:	str	r4, [sp, #536]	; 0x218
   19200:	str	lr, [sp, #3544]	; 0xdd8
   19204:	lsl	r4, r7, #25
   19208:	lsr	lr, ip, #1
   1920c:	orr	ip, r5, r7, lsr #2
   19210:	str	ip, [sp, #3560]	; 0xde8
   19214:	orr	ip, r4, r6, lsr #7
   19218:	mov	r5, r7
   1921c:	mov	r4, r6
   19220:	str	ip, [sp, #3572]	; 0xdf4
   19224:	lsl	ip, r6, #25
   19228:	ldrd	r6, [sp, #168]	; 0xa8
   1922c:	adds	r6, r6, r2
   19230:	adc	r7, r7, r3
   19234:	mov	r3, r7
   19238:	mov	r7, r9
   1923c:	eor	r7, r7, r1
   19240:	add	r1, sp, #3520	; 0xdc0
   19244:	add	r1, r1, #8
   19248:	mov	r2, r6
   1924c:	mov	r6, r8
   19250:	eor	r6, r6, r0
   19254:	ldrd	r8, [r1]
   19258:	add	r1, sp, #3536	; 0xdd0
   1925c:	strd	r6, [sp, #152]	; 0x98
   19260:	ldrd	r6, [r1]
   19264:	eor	r8, r8, r6
   19268:	eor	r9, r9, r7
   1926c:	mov	r6, r8
   19270:	mov	r7, r9
   19274:	ldrd	r8, [sp, #112]	; 0x70
   19278:	orr	lr, lr, r9, lsl #31
   1927c:	str	lr, [sp, #3576]	; 0xdf8
   19280:	lsr	lr, r8, #8
   19284:	orr	lr, lr, r9, lsl #24
   19288:	mov	r0, r9
   1928c:	str	lr, [sp, #3584]	; 0xe00
   19290:	ldr	lr, [sp, #536]	; 0x218
   19294:	mov	r9, r5
   19298:	orr	lr, lr, r0, lsl #25
   1929c:	ldrd	r0, [sp, #152]	; 0x98
   192a0:	orr	ip, ip, r9, lsr #7
   192a4:	str	ip, [sp, #3568]	; 0xdf0
   192a8:	adds	r0, r0, r2
   192ac:	adc	r1, r1, r3
   192b0:	add	r3, sp, #3536	; 0xdd0
   192b4:	add	r3, r3, #8
   192b8:	strd	r0, [sp, #152]	; 0x98
   192bc:	ldrd	r0, [r3]
   192c0:	add	r3, sp, #3552	; 0xde0
   192c4:	ldr	ip, [sp, #116]	; 0x74
   192c8:	eor	r0, r0, r6
   192cc:	eor	r1, r1, r7
   192d0:	mov	r6, r0
   192d4:	mov	r7, r1
   192d8:	ldrd	r0, [r3]
   192dc:	add	r3, sp, #3552	; 0xde0
   192e0:	add	r3, r3, #8
   192e4:	orr	r5, r5, fp
   192e8:	ldrd	r2, [r3]
   192ec:	lsr	ip, ip, #1
   192f0:	mov	r8, r4
   192f4:	eor	r0, r0, r2
   192f8:	eor	r1, r1, r3
   192fc:	ldrd	r2, [sp, #16]
   19300:	strd	r0, [sp, #160]	; 0xa0
   19304:	ldrd	r0, [sp, #112]	; 0x70
   19308:	and	r3, r3, r5
   1930c:	orr	r4, r4, sl
   19310:	mov	r5, r3
   19314:	orr	r3, ip, r0, lsl #31
   19318:	lsr	ip, r1, #8
   1931c:	and	r2, r2, r4
   19320:	str	r3, [sp, #3580]	; 0xdfc
   19324:	orr	r3, ip, r0, lsl #24
   19328:	mov	r4, r2
   1932c:	str	r3, [sp, #3588]	; 0xe04
   19330:	ldrd	r2, [sp, #64]	; 0x40
   19334:	str	lr, [sp, #536]	; 0x218
   19338:	lsr	lr, r1, #7
   1933c:	lsr	r3, r2, #6
   19340:	str	lr, [sp, #540]	; 0x21c
   19344:	lsr	ip, r2, #19
   19348:	str	r3, [sp, #544]	; 0x220
   1934c:	ldrd	r2, [sp, #152]	; 0x98
   19350:	add	r1, sp, #3568	; 0xdf0
   19354:	strd	r8, [sp, #152]	; 0x98
   19358:	adds	r2, r2, r6
   1935c:	adc	r3, r3, r7
   19360:	ldrd	r0, [r1]
   19364:	mov	r6, r2
   19368:	mov	r7, r3
   1936c:	mov	r2, r8
   19370:	mov	r3, r9
   19374:	ldrd	r8, [sp, #160]	; 0xa0
   19378:	and	r3, r3, fp
   1937c:	orr	r5, r5, r3
   19380:	eor	r8, r8, r0
   19384:	eor	r9, r9, r1
   19388:	mov	r0, r8
   1938c:	mov	r1, r9
   19390:	ldrd	r8, [sp, #64]	; 0x40
   19394:	and	r2, r2, sl
   19398:	orr	r4, r4, r2
   1939c:	orr	ip, ip, r9, lsl #13
   193a0:	str	ip, [sp, #3592]	; 0xe08
   193a4:	lsl	r3, r9, #3
   193a8:	ldr	ip, [sp, #544]	; 0x220
   193ac:	orr	r3, r3, r8, lsr #29
   193b0:	str	r3, [sp, #3604]	; 0xe14
   193b4:	lsr	r2, r9, #19
   193b8:	orr	ip, ip, r9, lsl #26
   193bc:	lsl	r3, r8, #3
   193c0:	ldrd	r8, [sp, #192]	; 0xc0
   193c4:	str	ip, [sp, #544]	; 0x220
   193c8:	add	ip, sp, #3568	; 0xdf0
   193cc:	adds	r8, r8, r6
   193d0:	adc	r9, r9, r7
   193d4:	add	ip, ip, #8
   193d8:	strd	r8, [sp, #208]	; 0xd0
   193dc:	ldrd	r8, [ip]
   193e0:	add	ip, sp, #3584	; 0xe00
   193e4:	adds	r0, r0, r4
   193e8:	adc	r1, r1, r5
   193ec:	ldrd	r4, [ip]
   193f0:	eor	r8, r8, r4
   193f4:	eor	r9, r9, r5
   193f8:	ldrd	r4, [sp, #64]	; 0x40
   193fc:	orr	r3, r3, r5, lsr #29
   19400:	str	r3, [sp, #3600]	; 0xe10
   19404:	add	r3, sp, #536	; 0x218
   19408:	orr	ip, r2, r4, lsl #13
   1940c:	ldrd	r2, [r3]
   19410:	adds	r4, r0, r6
   19414:	str	ip, [sp, #3596]	; 0xe0c
   19418:	eor	r3, r3, r9
   1941c:	mov	r9, r3
   19420:	lsr	r3, r5, #6
   19424:	str	r3, [sp, #548]	; 0x224
   19428:	add	r3, sp, #3584	; 0xe00
   1942c:	add	r3, r3, #8
   19430:	adc	r5, r1, r7
   19434:	ldrd	r0, [r3]
   19438:	add	r3, sp, #3600	; 0xe10
   1943c:	eor	r2, r2, r8
   19440:	add	r6, sp, #544	; 0x220
   19444:	mov	r8, r2
   19448:	ldrd	r2, [r3]
   1944c:	ldrd	r6, [r6]
   19450:	strd	r4, [sp, #192]	; 0xc0
   19454:	eor	r0, r0, r2
   19458:	eor	r1, r1, r3
   1945c:	ldrd	r4, [sp, #184]	; 0xb8
   19460:	eor	r6, r6, r0
   19464:	eor	r7, r7, r1
   19468:	mov	r0, r6
   1946c:	mov	r1, r7
   19470:	ldrd	r6, [sp, #80]	; 0x50
   19474:	adds	r4, r4, r8
   19478:	adc	r5, r5, r9
   1947c:	mov	r8, r4
   19480:	mov	r9, r5
   19484:	adds	r6, r6, r8
   19488:	ldrd	r4, [sp, #208]	; 0xd0
   1948c:	adc	r7, r7, r9
   19490:	mov	r9, r7
   19494:	adds	r6, r6, r0
   19498:	adc	r7, r9, r1
   1949c:	lsr	lr, r4, #14
   194a0:	ldrd	r0, [sp, #208]	; 0xd0
   194a4:	ldrd	r8, [sp, #192]	; 0xc0
   194a8:	orr	lr, lr, r5, lsl #18
   194ac:	lsr	ip, r4, #18
   194b0:	orr	ip, ip, r5, lsl #14
   194b4:	str	lr, [sp, #3608]	; 0xe18
   194b8:	lsr	lr, r5, #14
   194bc:	lsr	r4, r5, #18
   194c0:	orr	lr, lr, r0, lsl #18
   194c4:	str	ip, [sp, #3616]	; 0xe20
   194c8:	lsl	ip, r1, #23
   194cc:	strd	r6, [sp, #160]	; 0xa0
   194d0:	str	ip, [sp, #168]	; 0xa8
   194d4:	lsr	r5, r8, #28
   194d8:	str	lr, [sp, #3612]	; 0xe1c
   194dc:	mov	r8, r0
   194e0:	ldrd	r6, [sp, #136]	; 0x88
   194e4:	orr	lr, r4, r0, lsl #14
   194e8:	lsl	ip, r9, #30
   194ec:	ldr	r4, [sp, #168]	; 0xa8
   194f0:	mov	r9, r1
   194f4:	ldrd	r0, [sp, #200]	; 0xc8
   194f8:	str	lr, [sp, #3620]	; 0xe24
   194fc:	orr	lr, r4, r8, lsr #9
   19500:	b	19518 <dcngettext@plt+0x84f0>
   19504:	nop			; (mov r0, r0)
   19508:	bpl	ff1240c4 <stdout@@GLIBC_2.4+0xff0e6f58>
   1950c:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   19510:	ldcls	3, cr11, [r5, #892]	; 0x37c
   19514:	teqpl	r8, #1216	; 0x4c0
   19518:	eor	r0, r0, r6
   1951c:	eor	r1, r1, r7
   19520:	str	lr, [sp, #3628]	; 0xe2c
   19524:	mov	r7, r9
   19528:	mov	r6, r8
   1952c:	lsl	lr, r8, #23
   19530:	ldrd	r8, [sp, #192]	; 0xc0
   19534:	sub	r3, pc, #44	; 0x2c
   19538:	ldrd	r2, [r3]
   1953c:	orr	lr, lr, r7, lsr #9
   19540:	orr	r5, r5, r9, lsl #4
   19544:	str	r5, [sp, #3632]	; 0xe30
   19548:	mov	r5, r9
   1954c:	orr	ip, ip, r8, lsr #2
   19550:	mov	r4, r8
   19554:	mov	r8, r4
   19558:	mov	r9, r5
   1955c:	str	ip, [sp, #3644]	; 0xe3c
   19560:	lsr	ip, r5, #28
   19564:	ldrd	r4, [sp, #160]	; 0xa0
   19568:	orr	ip, ip, r8, lsl #4
   1956c:	str	ip, [sp, #3636]	; 0xe34
   19570:	adds	r4, r4, r2
   19574:	adc	r5, r5, r3
   19578:	mov	r3, r5
   1957c:	mov	r5, r7
   19580:	mov	r2, r4
   19584:	mov	r7, r9
   19588:	mov	r4, r6
   1958c:	and	r5, r5, r1
   19590:	mov	r6, r8
   19594:	mov	r1, r5
   19598:	and	r4, r4, r0
   1959c:	lsl	r5, r8, #30
   195a0:	orr	ip, r5, r7, lsr #2
   195a4:	mov	r0, r4
   195a8:	lsl	r4, r9, #25
   195ac:	str	ip, [sp, #3640]	; 0xe38
   195b0:	orr	ip, r4, r6, lsr #7
   195b4:	str	ip, [sp, #3652]	; 0xe44
   195b8:	lsl	ip, r6, #25
   195bc:	ldrd	r6, [sp, #128]	; 0x80
   195c0:	add	r4, sp, #3600	; 0xe10
   195c4:	add	r4, r4, #8
   195c8:	adds	r6, r6, r2
   195cc:	adc	r7, r7, r3
   195d0:	mov	r2, r6
   195d4:	mov	r3, r7
   195d8:	ldrd	r6, [sp, #136]	; 0x88
   195dc:	ldrd	r8, [sp, #104]	; 0x68
   195e0:	str	lr, [sp, #3624]	; 0xe28
   195e4:	eor	r6, r6, r0
   195e8:	eor	r7, r7, r1
   195ec:	mov	r0, r6
   195f0:	mov	r1, r7
   195f4:	ldrd	r6, [r4]
   195f8:	add	r4, sp, #3616	; 0xe20
   195fc:	lsr	lr, r8, #1
   19600:	ldrd	r4, [r4]
   19604:	orr	lr, lr, r9, lsl #31
   19608:	str	lr, [sp, #3656]	; 0xe48
   1960c:	eor	r6, r6, r4
   19610:	eor	r7, r7, r5
   19614:	lsr	lr, r8, #8
   19618:	orr	lr, lr, r9, lsl #24
   1961c:	strd	r6, [sp, #168]	; 0xa8
   19620:	str	lr, [sp, #3664]	; 0xe50
   19624:	ldrd	r6, [sp, #192]	; 0xc0
   19628:	lsr	lr, r8, #7
   1962c:	ldrd	r8, [sp, #152]	; 0x98
   19630:	orr	ip, ip, r7, lsr #7
   19634:	str	ip, [sp, #3648]	; 0xe40
   19638:	orr	r4, r8, r6
   1963c:	adds	r6, r2, r0
   19640:	orr	r5, r9, r7
   19644:	adc	r7, r3, r1
   19648:	add	r3, sp, #3616	; 0xe20
   1964c:	add	r3, r3, #8
   19650:	ldrd	r0, [r3]
   19654:	ldrd	r2, [sp, #168]	; 0xa8
   19658:	strd	r6, [sp, #128]	; 0x80
   1965c:	ldr	ip, [sp, #108]	; 0x6c
   19660:	eor	r3, r3, r1
   19664:	mov	r7, r3
   19668:	add	r3, sp, #3632	; 0xe30
   1966c:	eor	r2, r2, r0
   19670:	ldrd	r0, [r3]
   19674:	add	r3, sp, #3632	; 0xe30
   19678:	add	r3, r3, #8
   1967c:	mov	r6, r2
   19680:	ldrd	r2, [r3]
   19684:	lsr	ip, ip, #1
   19688:	str	lr, [sp, #552]	; 0x228
   1968c:	eor	r1, r1, r3
   19690:	ldr	r3, [sp, #104]	; 0x68
   19694:	eor	r0, r0, r2
   19698:	add	lr, sp, #3648	; 0xe40
   1969c:	orr	r3, ip, r3, lsl #31
   196a0:	str	r3, [sp, #3660]	; 0xe4c
   196a4:	ldr	r3, [sp, #108]	; 0x6c
   196a8:	and	r5, r5, fp
   196ac:	and	r4, r4, sl
   196b0:	lsr	ip, r3, #8
   196b4:	ldr	r3, [sp, #104]	; 0x68
   196b8:	orr	r3, ip, r3, lsl #24
   196bc:	ldr	ip, [sp, #108]	; 0x6c
   196c0:	str	r3, [sp, #3668]	; 0xe54
   196c4:	ldr	r3, [sp, #552]	; 0x228
   196c8:	orr	r3, r3, ip, lsl #25
   196cc:	str	r3, [sp, #552]	; 0x228
   196d0:	ldr	r3, [sp, #96]	; 0x60
   196d4:	lsr	ip, r3, #19
   196d8:	lsr	r3, r3, #6
   196dc:	str	r3, [sp, #560]	; 0x230
   196e0:	ldrd	r2, [sp, #128]	; 0x80
   196e4:	adds	r2, r2, r6
   196e8:	adc	r3, r3, r7
   196ec:	mov	r6, r2
   196f0:	mov	r7, r3
   196f4:	mov	r2, r8
   196f8:	mov	r3, r9
   196fc:	ldrd	r8, [sp, #192]	; 0xc0
   19700:	and	r2, r2, r8
   19704:	and	r3, r3, r9
   19708:	ldrd	r8, [lr]
   1970c:	orr	r5, r5, r3
   19710:	orr	r4, r4, r2
   19714:	eor	r8, r8, r0
   19718:	eor	r9, r9, r1
   1971c:	mov	r0, r8
   19720:	mov	r1, r9
   19724:	ldrd	r8, [sp, #96]	; 0x60
   19728:	lsl	r3, r9, #3
   1972c:	orr	r3, r3, r8, lsr #29
   19730:	str	r3, [sp, #3684]	; 0xe64
   19734:	ldr	r3, [sp, #108]	; 0x6c
   19738:	orr	ip, ip, r9, lsl #13
   1973c:	str	ip, [sp, #3672]	; 0xe58
   19740:	ldr	ip, [sp, #560]	; 0x230
   19744:	lsr	r3, r3, #7
   19748:	lsr	r2, r9, #19
   1974c:	str	r3, [sp, #556]	; 0x22c
   19750:	orr	ip, ip, r9, lsl #26
   19754:	lsl	r3, r8, #3
   19758:	ldrd	r8, [sp, #16]
   1975c:	str	ip, [sp, #560]	; 0x230
   19760:	add	ip, sp, #3648	; 0xe40
   19764:	adds	r8, r8, r6
   19768:	adc	r9, r9, r7
   1976c:	add	ip, ip, #8
   19770:	strd	r8, [sp, #216]	; 0xd8
   19774:	ldrd	r8, [ip]
   19778:	add	ip, sp, #3664	; 0xe50
   1977c:	adds	r0, r0, r4
   19780:	adc	r1, r1, r5
   19784:	ldrd	r4, [ip]
   19788:	eor	r8, r8, r4
   1978c:	eor	r9, r9, r5
   19790:	ldrd	r4, [sp, #96]	; 0x60
   19794:	orr	r3, r3, r5, lsr #29
   19798:	str	r3, [sp, #3680]	; 0xe60
   1979c:	add	r3, sp, #552	; 0x228
   197a0:	orr	ip, r2, r4, lsl #13
   197a4:	ldrd	r2, [r3]
   197a8:	adds	r4, r0, r6
   197ac:	str	ip, [sp, #3676]	; 0xe5c
   197b0:	eor	r3, r3, r9
   197b4:	mov	r9, r3
   197b8:	lsr	r3, r5, #6
   197bc:	str	r3, [sp, #564]	; 0x234
   197c0:	add	r3, sp, #3664	; 0xe50
   197c4:	add	r3, r3, #8
   197c8:	adc	r5, r1, r7
   197cc:	ldrd	r0, [r3]
   197d0:	add	r3, sp, #3680	; 0xe60
   197d4:	eor	r2, r2, r8
   197d8:	mov	r8, r2
   197dc:	ldrd	r2, [r3]
   197e0:	ldrd	r6, [sp, #216]	; 0xd8
   197e4:	strd	r4, [sp, #16]
   197e8:	eor	r0, r0, r2
   197ec:	eor	r1, r1, r3
   197f0:	ldrd	r2, [sp, #112]	; 0x70
   197f4:	lsr	lr, r6, #14
   197f8:	lsr	ip, r6, #18
   197fc:	adds	r2, r2, r8
   19800:	adc	r3, r3, r9
   19804:	mov	r9, r3
   19808:	add	r3, sp, #560	; 0x230
   1980c:	mov	r8, r2
   19810:	ldrd	r2, [r3]
   19814:	ldrd	r4, [sp, #48]	; 0x30
   19818:	eor	r2, r2, r0
   1981c:	adds	r4, r4, r8
   19820:	mov	r8, r4
   19824:	adc	r5, r5, r9
   19828:	mov	r0, r6
   1982c:	adds	r2, r8, r2
   19830:	eor	r3, r3, r1
   19834:	ldrd	r8, [sp, #16]
   19838:	mov	r1, r3
   1983c:	orr	r3, lr, r7, lsl #18
   19840:	lsr	lr, r7, #14
   19844:	str	r3, [sp, #3688]	; 0xe68
   19848:	lsr	r4, r7, #18
   1984c:	orr	r3, ip, r7, lsl #14
   19850:	orr	lr, lr, r0, lsl #18
   19854:	str	r3, [sp, #3696]	; 0xe70
   19858:	str	lr, [sp, #3692]	; 0xe6c
   1985c:	adc	r3, r5, r1
   19860:	orr	lr, r4, r0, lsl #14
   19864:	lsr	r5, r8, #28
   19868:	ldrd	r0, [sp, #200]	; 0xc8
   1986c:	lsl	ip, r9, #30
   19870:	ldrd	r8, [sp, #208]	; 0xd0
   19874:	lsl	r6, r7, #23
   19878:	str	lr, [sp, #3700]	; 0xe74
   1987c:	eor	r0, r0, r8
   19880:	eor	r1, r1, r9
   19884:	ldrd	r8, [sp, #216]	; 0xd8
   19888:	strd	r2, [sp, #128]	; 0x80
   1988c:	mov	r7, r9
   19890:	ldr	r9, [sp, #20]
   19894:	orr	lr, r6, r8, lsr #9
   19898:	str	lr, [sp, #3708]	; 0xe7c
   1989c:	orr	r5, r5, r9, lsl #4
   198a0:	str	r5, [sp, #3712]	; 0xe80
   198a4:	ldrd	r4, [sp, #16]
   198a8:	mov	r6, r8
   198ac:	lsl	lr, r8, #23
   198b0:	orr	ip, ip, r4, lsr #2
   198b4:	mov	r8, r4
   198b8:	mov	r9, r5
   198bc:	str	ip, [sp, #3724]	; 0xe8c
   198c0:	lsr	ip, r5, #28
   198c4:	add	r5, pc, #884	; 0x374
   198c8:	ldrd	r4, [r5]
   198cc:	orr	lr, lr, r7, lsr #9
   198d0:	orr	ip, ip, r8, lsl #4
   198d4:	adds	r4, r4, r2
   198d8:	adc	r5, r5, r3
   198dc:	mov	r3, r5
   198e0:	mov	r5, r7
   198e4:	mov	r2, r4
   198e8:	mov	r7, r9
   198ec:	mov	r4, r6
   198f0:	and	r5, r5, r1
   198f4:	mov	r6, r8
   198f8:	mov	r1, r5
   198fc:	and	r4, r4, r0
   19900:	lsl	r5, r8, #30
   19904:	mov	r0, r4
   19908:	str	ip, [sp, #3716]	; 0xe84
   1990c:	lsl	r4, r9, #25
   19910:	orr	ip, r5, r7, lsr #2
   19914:	str	ip, [sp, #3720]	; 0xe88
   19918:	orr	ip, r4, r6, lsr #7
   1991c:	mov	r5, r7
   19920:	mov	r4, r6
   19924:	str	ip, [sp, #3732]	; 0xe94
   19928:	lsl	ip, r6, #25
   1992c:	ldrd	r6, [sp, #136]	; 0x88
   19930:	ldrd	r8, [sp, #24]
   19934:	str	lr, [sp, #3704]	; 0xe78
   19938:	adds	r6, r6, r2
   1993c:	adc	r7, r7, r3
   19940:	mov	r2, r6
   19944:	mov	r3, r7
   19948:	ldrd	r6, [sp, #200]	; 0xc8
   1994c:	lsr	lr, r8, #1
   19950:	orr	lr, lr, r9, lsl #31
   19954:	eor	r6, r6, r0
   19958:	eor	r7, r7, r1
   1995c:	add	r1, sp, #3680	; 0xe60
   19960:	strd	r6, [sp, #112]	; 0x70
   19964:	add	r1, r1, #8
   19968:	add	r6, sp, #3696	; 0xe70
   1996c:	ldrd	r0, [r1]
   19970:	ldrd	r6, [r6]
   19974:	str	lr, [sp, #3736]	; 0xe98
   19978:	lsr	lr, r8, #8
   1997c:	eor	r0, r0, r6
   19980:	eor	r1, r1, r7
   19984:	mov	r6, r0
   19988:	mov	r7, r1
   1998c:	ldrd	r0, [sp, #192]	; 0xc0
   19990:	orr	lr, lr, r9, lsl #24
   19994:	mov	r9, r5
   19998:	str	lr, [sp, #3744]	; 0xea0
   1999c:	orr	ip, ip, r9, lsr #7
   199a0:	lsr	lr, r8, #7
   199a4:	orr	r0, r0, r4
   199a8:	orr	r1, r1, r5
   199ac:	mov	r4, r0
   199b0:	mov	r5, r1
   199b4:	str	lr, [sp, #568]	; 0x238
   199b8:	str	ip, [sp, #3728]	; 0xe90
   199bc:	ldr	ip, [sp, #28]
   199c0:	ldrd	r0, [sp, #112]	; 0x70
   199c4:	add	lr, sp, #3712	; 0xe80
   199c8:	add	lr, lr, #8
   199cc:	adds	r0, r0, r2
   199d0:	adc	r1, r1, r3
   199d4:	mov	r3, r1
   199d8:	add	r1, sp, #3696	; 0xe70
   199dc:	add	r1, r1, #8
   199e0:	mov	r2, r0
   199e4:	ldrd	r0, [r1]
   199e8:	ldrd	r8, [lr]
   199ec:	lsr	ip, ip, #1
   199f0:	eor	r1, r1, r7
   199f4:	mov	r7, r1
   199f8:	add	r1, sp, #3712	; 0xe80
   199fc:	eor	r0, r0, r6
   19a00:	mov	r6, r0
   19a04:	ldrd	r0, [r1]
   19a08:	adds	r6, r6, r2
   19a0c:	adc	r7, r7, r3
   19a10:	eor	r0, r0, r8
   19a14:	eor	r1, r1, r9
   19a18:	ldrd	r8, [sp, #152]	; 0x98
   19a1c:	ldrd	r2, [sp, #16]
   19a20:	adds	sl, sl, r6
   19a24:	and	r8, r8, r4
   19a28:	and	r9, r9, r5
   19a2c:	mov	r4, r8
   19a30:	mov	r5, r9
   19a34:	ldrd	r8, [sp, #24]
   19a38:	adc	fp, fp, r7
   19a3c:	orr	ip, ip, r8, lsl #31
   19a40:	str	ip, [sp, #3740]	; 0xe9c
   19a44:	lsr	ip, r9, #8
   19a48:	orr	ip, ip, r8, lsl #24
   19a4c:	str	ip, [sp, #3748]	; 0xea4
   19a50:	ldr	ip, [sp, #568]	; 0x238
   19a54:	orr	ip, ip, r9, lsl #25
   19a58:	ldrd	r8, [sp, #160]	; 0xa0
   19a5c:	str	ip, [sp, #568]	; 0x238
   19a60:	lsr	lr, r8, #6
   19a64:	lsr	ip, r8, #19
   19a68:	ldrd	r8, [sp, #192]	; 0xc0
   19a6c:	str	lr, [sp, #576]	; 0x240
   19a70:	add	lr, sp, #3728	; 0xe90
   19a74:	and	r8, r8, r2
   19a78:	and	r9, r9, r3
   19a7c:	mov	r2, r8
   19a80:	mov	r3, r9
   19a84:	ldrd	r8, [lr]
   19a88:	orr	r5, r5, r3
   19a8c:	orr	r4, r4, r2
   19a90:	eor	r8, r8, r0
   19a94:	eor	r9, r9, r1
   19a98:	add	r1, sp, #3744	; 0xea0
   19a9c:	strd	r8, [sp, #112]	; 0x70
   19aa0:	ldrd	r8, [sp, #160]	; 0xa0
   19aa4:	ldrd	r0, [r1]
   19aa8:	ldr	lr, [sp, #28]
   19aac:	orr	r3, ip, r9, lsl #13
   19ab0:	str	r3, [sp, #3752]	; 0xea8
   19ab4:	lsr	r3, r9, #19
   19ab8:	orr	r3, r3, r8, lsl #13
   19abc:	str	r3, [sp, #3756]	; 0xeac
   19ac0:	add	r3, sp, #3728	; 0xe90
   19ac4:	add	r3, r3, #8
   19ac8:	lsl	r2, r9, #3
   19acc:	orr	ip, r2, r8, lsr #29
   19ad0:	ldrd	r2, [r3]
   19ad4:	str	ip, [sp, #3764]	; 0xeb4
   19ad8:	lsl	ip, r8, #3
   19adc:	eor	r2, r2, r0
   19ae0:	eor	r3, r3, r1
   19ae4:	ldrd	r0, [sp, #112]	; 0x70
   19ae8:	orr	ip, ip, r9, lsr #29
   19aec:	lsr	lr, lr, #7
   19af0:	adds	r0, r0, r4
   19af4:	str	lr, [sp, #572]	; 0x23c
   19af8:	str	ip, [sp, #3760]	; 0xeb0
   19afc:	ldr	lr, [sp, #576]	; 0x240
   19b00:	add	ip, sp, #568	; 0x238
   19b04:	adc	r1, r1, r5
   19b08:	orr	lr, lr, r9, lsl #26
   19b0c:	mov	r5, r1
   19b10:	mov	r1, r9
   19b14:	ldrd	r8, [ip]
   19b18:	lsr	ip, r1, #6
   19b1c:	add	r1, sp, #3744	; 0xea0
   19b20:	eor	r8, r8, r2
   19b24:	str	ip, [sp, #580]	; 0x244
   19b28:	add	r1, r1, #8
   19b2c:	add	ip, sp, #3760	; 0xeb0
   19b30:	mov	r2, r8
   19b34:	eor	r9, r9, r3
   19b38:	adds	r8, r0, r6
   19b3c:	mov	r3, r9
   19b40:	ldrd	r0, [r1]
   19b44:	adc	r9, r5, r7
   19b48:	ldrd	r6, [ip]
   19b4c:	str	lr, [sp, #576]	; 0x240
   19b50:	ldrd	r4, [sp, #104]	; 0x68
   19b54:	eor	r0, r0, r6
   19b58:	add	r6, sp, #576	; 0x240
   19b5c:	eor	r1, r1, r7
   19b60:	ldrd	r6, [r6]
   19b64:	lsr	ip, sl, #18
   19b68:	adds	r4, r4, r2
   19b6c:	eor	r6, r6, r0
   19b70:	eor	r7, r7, r1
   19b74:	mov	r0, r6
   19b78:	mov	r1, r7
   19b7c:	ldrd	r6, [sp, #88]	; 0x58
   19b80:	orr	ip, ip, fp, lsl #14
   19b84:	adc	r5, r5, r3
   19b88:	str	ip, [sp, #3776]	; 0xec0
   19b8c:	adds	r6, r6, r4
   19b90:	lsr	ip, fp, #18
   19b94:	lsr	lr, sl, #14
   19b98:	str	ip, [sp, #112]	; 0x70
   19b9c:	adc	r7, r7, r5
   19ba0:	orr	lr, lr, fp, lsl #18
   19ba4:	adds	r6, r6, r0
   19ba8:	adc	r7, r7, r1
   19bac:	str	lr, [sp, #3768]	; 0xeb8
   19bb0:	ldr	r1, [sp, #112]	; 0x70
   19bb4:	lsr	lr, fp, #14
   19bb8:	orr	lr, lr, sl, lsl #18
   19bbc:	strd	r6, [sp, #104]	; 0x68
   19bc0:	str	lr, [sp, #3772]	; 0xebc
   19bc4:	ldrd	r6, [sp, #208]	; 0xd0
   19bc8:	orr	lr, r1, sl, lsl #14
   19bcc:	lsl	ip, fp, #23
   19bd0:	ldrd	r0, [sp, #216]	; 0xd8
   19bd4:	orr	ip, ip, sl, lsr #9
   19bd8:	str	ip, [sp, #3788]	; 0xecc
   19bdc:	lsl	ip, r8, #30
   19be0:	add	r3, pc, #96	; 0x60
   19be4:	ldrd	r2, [r3]
   19be8:	lsr	r5, r8, #28
   19bec:	orr	ip, ip, r9, lsr #2
   19bf0:	eor	r0, r0, r6
   19bf4:	eor	r1, r1, r7
   19bf8:	ldrd	r6, [sp, #104]	; 0x68
   19bfc:	lsl	r4, r9, #30
   19c00:	str	lr, [sp, #3780]	; 0xec4
   19c04:	str	ip, [sp, #3800]	; 0xed8
   19c08:	orr	lr, r5, r9, lsl #4
   19c0c:	ldr	ip, [sp, #144]	; 0x90
   19c10:	orr	r5, r4, r8, lsr #2
   19c14:	str	lr, [sp, #3792]	; 0xed0
   19c18:	lsr	lr, r9, #28
   19c1c:	adds	r6, r6, r2
   19c20:	orr	lr, lr, r8, lsl #4
   19c24:	str	r5, [sp, #3804]	; 0xedc
   19c28:	lsl	r5, sl, #23
   19c2c:	adc	r7, r7, r3
   19c30:	lsl	r4, r9, #25
   19c34:	str	lr, [sp, #3796]	; 0xed4
   19c38:	b	19c58 <dcngettext@plt+0x8c30>
   19c3c:	nop			; (mov r0, r0)
   19c40:	blhi	febf2bc0 <stdout@@GLIBC_2.4+0xfebb5a54>
   19c44:	strvs	r7, [sl, #-852]	; 0xfffffcac
   19c48:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   19c4c:			; <UNDEFINED> instruction: 0x766a0abb
   19c50:	strbmi	sl, [sp, r6, ror #29]!
   19c54:	bichi	ip, r2, lr, lsr #18
   19c58:	lsr	lr, ip, #1
   19c5c:	orr	ip, r5, fp, lsr #9
   19c60:	mov	r2, r6
   19c64:	mov	r3, r7
   19c68:	str	ip, [sp, #3784]	; 0xec8
   19c6c:	ldrd	r6, [sp, #200]	; 0xc8
   19c70:	orr	ip, r4, r8, lsr #7
   19c74:	str	ip, [sp, #3812]	; 0xee4
   19c78:	lsl	ip, r8, #25
   19c7c:	str	ip, [sp, #112]	; 0x70
   19c80:	add	ip, sp, #3760	; 0xeb0
   19c84:	adds	r6, r6, r2
   19c88:	ldrd	r4, [sp, #208]	; 0xd0
   19c8c:	add	ip, ip, #8
   19c90:	adc	r7, r7, r3
   19c94:	and	r0, r0, sl
   19c98:	and	r1, r1, fp
   19c9c:	mov	r2, r6
   19ca0:	mov	r3, r7
   19ca4:	ldrd	r6, [ip]
   19ca8:	add	ip, sp, #3776	; 0xec0
   19cac:	eor	r4, r4, r0
   19cb0:	eor	r5, r5, r1
   19cb4:	mov	r0, r4
   19cb8:	mov	r1, r5
   19cbc:	ldrd	r4, [ip]
   19cc0:	eor	r6, r6, r4
   19cc4:	eor	r7, r7, r5
   19cc8:	ldrd	r4, [sp, #144]	; 0x90
   19ccc:	strd	r6, [sp, #136]	; 0x88
   19cd0:	adds	r6, r2, r0
   19cd4:	orr	lr, lr, r5, lsl #31
   19cd8:	str	lr, [sp, #3816]	; 0xee8
   19cdc:	lsr	lr, r4, #8
   19ce0:	orr	ip, lr, r5, lsl #24
   19ce4:	str	ip, [sp, #3824]	; 0xef0
   19ce8:	lsr	ip, r4, #7
   19cec:	mov	r7, r5
   19cf0:	str	ip, [sp, #584]	; 0x248
   19cf4:	ldrd	r4, [sp, #16]
   19cf8:	ldr	ip, [sp, #112]	; 0x70
   19cfc:	orr	ip, ip, r9, lsr #7
   19d00:	str	ip, [sp, #3808]	; 0xee0
   19d04:	lsr	ip, r7, #1
   19d08:	adc	r7, r3, r1
   19d0c:	add	r3, sp, #3776	; 0xec0
   19d10:	add	r3, r3, #8
   19d14:	ldrd	r0, [r3]
   19d18:	ldrd	r2, [sp, #136]	; 0x88
   19d1c:	strd	r6, [sp, #112]	; 0x70
   19d20:	orr	r4, r4, r8
   19d24:	eor	r3, r3, r1
   19d28:	mov	r7, r3
   19d2c:	add	r3, sp, #3792	; 0xed0
   19d30:	eor	r2, r2, r0
   19d34:	ldrd	r0, [r3]
   19d38:	add	r3, sp, #3792	; 0xed0
   19d3c:	add	r3, r3, #8
   19d40:	mov	r6, r2
   19d44:	ldrd	r2, [r3]
   19d48:	orr	r5, r5, r9
   19d4c:	eor	r0, r0, r2
   19d50:	eor	r1, r1, r3
   19d54:	ldrd	r2, [sp, #192]	; 0xc0
   19d58:	and	r2, r2, r4
   19d5c:	and	r3, r3, r5
   19d60:	mov	r4, r2
   19d64:	mov	r5, r3
   19d68:	ldrd	r2, [sp, #144]	; 0x90
   19d6c:	orr	ip, ip, r2, lsl #31
   19d70:	str	ip, [sp, #3820]	; 0xeec
   19d74:	lsr	ip, r3, #8
   19d78:	orr	ip, ip, r2, lsl #24
   19d7c:	str	ip, [sp, #3828]	; 0xef4
   19d80:	ldr	ip, [sp, #584]	; 0x248
   19d84:	orr	r3, ip, r3, lsl #25
   19d88:	str	r3, [sp, #584]	; 0x248
   19d8c:	ldrd	r2, [sp, #128]	; 0x80
   19d90:	lsr	r3, r2, #6
   19d94:	str	r3, [sp, #592]	; 0x250
   19d98:	lsr	ip, r2, #19
   19d9c:	ldrd	r2, [sp, #112]	; 0x70
   19da0:	adds	r2, r2, r6
   19da4:	adc	r3, r3, r7
   19da8:	mov	r6, r2
   19dac:	mov	r7, r3
   19db0:	ldrd	r2, [sp, #16]
   19db4:	and	r2, r2, r8
   19db8:	and	r3, r3, r9
   19dbc:	strd	r2, [sp, #136]	; 0x88
   19dc0:	add	r3, sp, #3808	; 0xee0
   19dc4:	ldrd	r2, [r3]
   19dc8:	eor	r2, r2, r0
   19dcc:	eor	r3, r3, r1
   19dd0:	ldrd	r0, [sp, #128]	; 0x80
   19dd4:	strd	r2, [sp, #112]	; 0x70
   19dd8:	ldrd	r2, [sp, #136]	; 0x88
   19ddc:	orr	ip, ip, r1, lsl #13
   19de0:	lsr	lr, r1, #19
   19de4:	orr	r3, r3, r5
   19de8:	mov	r5, r3
   19dec:	lsl	r3, r1, #3
   19df0:	orr	r3, r3, r0, lsr #29
   19df4:	str	r3, [sp, #3844]	; 0xf04
   19df8:	ldr	r3, [sp, #148]	; 0x94
   19dfc:	orr	r2, r2, r4
   19e00:	mov	r4, r2
   19e04:	lsr	r3, r3, #7
   19e08:	str	r3, [sp, #588]	; 0x24c
   19e0c:	ldr	r3, [sp, #592]	; 0x250
   19e10:	lsl	r2, r0, #3
   19e14:	orr	r3, r3, r1, lsl #26
   19e18:	ldrd	r0, [sp, #152]	; 0x98
   19e1c:	str	r3, [sp, #592]	; 0x250
   19e20:	add	r3, sp, #3808	; 0xee0
   19e24:	adds	r0, r0, r6
   19e28:	adc	r1, r1, r7
   19e2c:	add	r3, r3, #8
   19e30:	strd	r0, [sp, #184]	; 0xb8
   19e34:	ldrd	r0, [sp, #112]	; 0x70
   19e38:	str	ip, [sp, #3832]	; 0xef8
   19e3c:	str	r2, [sp, #136]	; 0x88
   19e40:	adds	r0, r0, r4
   19e44:	adc	r1, r1, r5
   19e48:	ldrd	r4, [r3]
   19e4c:	add	r3, sp, #3824	; 0xef0
   19e50:	ldr	ip, [sp, #132]	; 0x84
   19e54:	ldrd	r2, [r3]
   19e58:	lsr	ip, ip, #6
   19e5c:	eor	r5, r5, r3
   19e60:	ldr	r3, [sp, #128]	; 0x80
   19e64:	eor	r4, r4, r2
   19e68:	ldr	r2, [sp, #136]	; 0x88
   19e6c:	orr	r3, lr, r3, lsl #13
   19e70:	str	r3, [sp, #3836]	; 0xefc
   19e74:	ldr	r3, [sp, #132]	; 0x84
   19e78:	str	ip, [sp, #596]	; 0x254
   19e7c:	add	ip, sp, #3840	; 0xf00
   19e80:	orr	r3, r2, r3, lsr #29
   19e84:	str	r3, [sp, #3840]	; 0xf00
   19e88:	add	r3, sp, #584	; 0x248
   19e8c:	ldrd	r2, [r3]
   19e90:	eor	r2, r2, r4
   19e94:	adds	r4, r0, r6
   19e98:	eor	r3, r3, r5
   19e9c:	adc	r5, r1, r7
   19ea0:	add	r1, sp, #3824	; 0xef0
   19ea4:	add	r1, r1, #8
   19ea8:	ldrd	r6, [ip]
   19eac:	ldrd	r0, [r1]
   19eb0:	strd	r4, [sp, #136]	; 0x88
   19eb4:	ldrd	r4, [sp, #24]
   19eb8:	eor	r0, r0, r6
   19ebc:	eor	r1, r1, r7
   19ec0:	ldrd	r6, [sp, #184]	; 0xb8
   19ec4:	adds	r4, r4, r2
   19ec8:	adc	r5, r5, r3
   19ecc:	lsr	lr, r6, #14
   19ed0:	lsr	ip, r6, #18
   19ed4:	ldrd	r6, [sp, #32]
   19ed8:	add	r3, sp, #592	; 0x250
   19edc:	adds	r6, r6, r4
   19ee0:	ldrd	r2, [r3]
   19ee4:	adc	r7, r7, r5
   19ee8:	ldrd	r4, [sp, #184]	; 0xb8
   19eec:	eor	r3, r3, r1
   19ef0:	mov	r1, r3
   19ef4:	eor	r2, r2, r0
   19ef8:	orr	r3, lr, r5, lsl #18
   19efc:	adds	r2, r6, r2
   19f00:	str	r3, [sp, #3848]	; 0xf08
   19f04:	orr	r3, ip, r5, lsl #14
   19f08:	str	r3, [sp, #3856]	; 0xf10
   19f0c:	adc	r3, r7, r1
   19f10:	ldrd	r0, [sp, #136]	; 0x88
   19f14:	lsr	r4, r5, #18
   19f18:	lsr	lr, r5, #14
   19f1c:	lsr	r6, r0, #28
   19f20:	lsl	r5, r1, #30
   19f24:	ldrd	r0, [sp, #184]	; 0xb8
   19f28:	orr	lr, lr, r0, lsl #18
   19f2c:	str	lr, [sp, #3852]	; 0xf0c
   19f30:	orr	lr, r4, r0, lsl #14
   19f34:	str	lr, [sp, #3860]	; 0xf14
   19f38:	ldr	lr, [sp, #140]	; 0x8c
   19f3c:	lsl	ip, r1, #23
   19f40:	ldrd	r0, [sp, #216]	; 0xd8
   19f44:	orr	lr, r6, lr, lsl #4
   19f48:	ldrd	r6, [sp, #136]	; 0x88
   19f4c:	str	lr, [sp, #3872]	; 0xf20
   19f50:	eor	r0, r0, sl
   19f54:	orr	r5, r5, r6, lsr #2
   19f58:	lsr	lr, r7, #28
   19f5c:	str	r5, [sp, #3884]	; 0xf2c
   19f60:	ldrd	r6, [sp, #184]	; 0xb8
   19f64:	sub	r5, pc, #796	; 0x31c
   19f68:	ldrd	r4, [r5]
   19f6c:	eor	r1, r1, fp
   19f70:	orr	ip, ip, r6, lsr #9
   19f74:	adds	r4, r4, r2
   19f78:	str	ip, [sp, #3868]	; 0xf1c
   19f7c:	ldr	ip, [sp, #136]	; 0x88
   19f80:	strd	r2, [sp, #168]	; 0xa8
   19f84:	mov	r2, r4
   19f88:	mov	r4, r6
   19f8c:	and	r4, r4, r0
   19f90:	mov	r0, r4
   19f94:	ldr	r4, [sp, #136]	; 0x88
   19f98:	lsl	ip, ip, #30
   19f9c:	adc	r5, r5, r3
   19fa0:	orr	lr, lr, r4, lsl #4
   19fa4:	str	lr, [sp, #3876]	; 0xf24
   19fa8:	ldr	lr, [sp, #140]	; 0x8c
   19fac:	mov	r3, r5
   19fb0:	mov	r5, r7
   19fb4:	orr	ip, ip, lr, lsr #2
   19fb8:	str	ip, [sp, #3880]	; 0xf28
   19fbc:	ldr	ip, [sp, #40]	; 0x28
   19fc0:	and	r5, r5, r1
   19fc4:	mov	r1, r5
   19fc8:	lsl	r5, r6, #23
   19fcc:	lsl	r4, lr, #25
   19fd0:	lsr	lr, ip, #1
   19fd4:	orr	ip, r5, r7, lsr #9
   19fd8:	ldrd	r6, [sp, #136]	; 0x88
   19fdc:	str	ip, [sp, #3864]	; 0xf18
   19fe0:	orr	ip, r4, r6, lsr #7
   19fe4:	mov	r5, r7
   19fe8:	str	ip, [sp, #3892]	; 0xf34
   19fec:	mov	r4, r6
   19ff0:	lsl	ip, r6, #25
   19ff4:	ldrd	r6, [sp, #208]	; 0xd0
   19ff8:	orr	r4, r4, r8
   19ffc:	adds	r6, r6, r2
   1a000:	adc	r7, r7, r3
   1a004:	mov	r2, r6
   1a008:	mov	r3, r7
   1a00c:	ldrd	r6, [sp, #216]	; 0xd8
   1a010:	eor	r7, r7, r1
   1a014:	add	r1, sp, #3840	; 0xf00
   1a018:	eor	r6, r6, r0
   1a01c:	add	r1, r1, #8
   1a020:	strd	r6, [sp, #24]
   1a024:	ldrd	r6, [r1]
   1a028:	add	r1, sp, #3856	; 0xf10
   1a02c:	ldrd	r0, [r1]
   1a030:	eor	r7, r7, r1
   1a034:	ldr	r1, [sp, #44]	; 0x2c
   1a038:	eor	r6, r6, r0
   1a03c:	orr	lr, lr, r1, lsl #31
   1a040:	ldrd	r0, [sp, #40]	; 0x28
   1a044:	str	lr, [sp, #3896]	; 0xf38
   1a048:	lsr	lr, r0, #8
   1a04c:	orr	lr, lr, r1, lsl #24
   1a050:	mov	r1, r5
   1a054:	orr	r5, r5, r9
   1a058:	orr	ip, ip, r1, lsr #7
   1a05c:	ldrd	r0, [sp, #24]
   1a060:	str	ip, [sp, #3888]	; 0xf30
   1a064:	ldr	ip, [sp, #44]	; 0x2c
   1a068:	adds	r0, r0, r2
   1a06c:	adc	r1, r1, r3
   1a070:	add	r3, sp, #3856	; 0xf10
   1a074:	add	r3, r3, #8
   1a078:	strd	r0, [sp, #24]
   1a07c:	ldrd	r0, [r3]
   1a080:	add	r3, sp, #3872	; 0xf20
   1a084:	str	lr, [sp, #3904]	; 0xf40
   1a088:	eor	r0, r0, r6
   1a08c:	eor	r1, r1, r7
   1a090:	mov	r6, r0
   1a094:	mov	r7, r1
   1a098:	ldrd	r0, [r3]
   1a09c:	add	r3, sp, #3872	; 0xf20
   1a0a0:	add	r3, r3, #8
   1a0a4:	ldr	lr, [sp, #40]	; 0x28
   1a0a8:	ldrd	r2, [r3]
   1a0ac:	lsr	ip, ip, #1
   1a0b0:	lsr	lr, lr, #7
   1a0b4:	eor	r0, r0, r2
   1a0b8:	eor	r1, r1, r3
   1a0bc:	str	lr, [sp, #600]	; 0x258
   1a0c0:	strd	r0, [sp, #112]	; 0x70
   1a0c4:	ldrd	r0, [sp, #16]
   1a0c8:	and	r0, r0, r4
   1a0cc:	and	r1, r1, r5
   1a0d0:	mov	r4, r0
   1a0d4:	mov	r5, r1
   1a0d8:	ldrd	r0, [sp, #40]	; 0x28
   1a0dc:	orr	r3, ip, r0, lsl #31
   1a0e0:	lsr	ip, r1, #8
   1a0e4:	str	r3, [sp, #3900]	; 0xf3c
   1a0e8:	orr	r3, ip, r0, lsl #24
   1a0ec:	str	r3, [sp, #3908]	; 0xf44
   1a0f0:	ldr	r3, [sp, #600]	; 0x258
   1a0f4:	orr	r3, r3, r1, lsl #25
   1a0f8:	str	r3, [sp, #600]	; 0x258
   1a0fc:	ldrd	r0, [sp, #104]	; 0x68
   1a100:	add	r1, sp, #3888	; 0xf30
   1a104:	lsr	r3, r0, #6
   1a108:	str	r3, [sp, #608]	; 0x260
   1a10c:	ldrd	r2, [sp, #24]
   1a110:	lsr	ip, r0, #19
   1a114:	ldrd	r0, [r1]
   1a118:	adds	r2, r2, r6
   1a11c:	adc	r3, r3, r7
   1a120:	ldrd	r6, [sp, #112]	; 0x70
   1a124:	strd	r2, [sp, #24]
   1a128:	ldrd	r2, [sp, #136]	; 0x88
   1a12c:	eor	r6, r6, r0
   1a130:	eor	r7, r7, r1
   1a134:	and	r2, r2, r8
   1a138:	and	r3, r3, r9
   1a13c:	mov	r0, r6
   1a140:	mov	r1, r7
   1a144:	orr	r6, r4, r2
   1a148:	orr	r7, r5, r3
   1a14c:	ldrd	r4, [sp, #104]	; 0x68
   1a150:	strd	r0, [sp, #112]	; 0x70
   1a154:	ldrd	r0, [sp, #24]
   1a158:	orr	ip, ip, r5, lsl #13
   1a15c:	str	ip, [sp, #3912]	; 0xf48
   1a160:	ldr	ip, [sp, #44]	; 0x2c
   1a164:	lsl	r3, r5, #3
   1a168:	orr	r3, r3, r4, lsr #29
   1a16c:	lsr	ip, ip, #7
   1a170:	str	ip, [sp, #604]	; 0x25c
   1a174:	ldr	ip, [sp, #608]	; 0x260
   1a178:	lsr	r2, r5, #19
   1a17c:	str	r3, [sp, #3924]	; 0xf54
   1a180:	orr	ip, ip, r5, lsl #26
   1a184:	lsl	r3, r4, #3
   1a188:	ldrd	r4, [sp, #192]	; 0xc0
   1a18c:	str	ip, [sp, #608]	; 0x260
   1a190:	adds	r0, r0, r4
   1a194:	adc	r1, r1, r5
   1a198:	mov	r4, r0
   1a19c:	mov	r5, r1
   1a1a0:	ldrd	r0, [sp, #112]	; 0x70
   1a1a4:	strd	r4, [sp, #152]	; 0x98
   1a1a8:	adds	r0, r0, r6
   1a1ac:	adc	r1, r1, r7
   1a1b0:	mov	r7, r1
   1a1b4:	add	r1, sp, #3888	; 0xf30
   1a1b8:	add	r1, r1, #8
   1a1bc:	ldrd	r4, [r1]
   1a1c0:	add	r1, sp, #3904	; 0xf40
   1a1c4:	mov	r6, r0
   1a1c8:	ldrd	r0, [r1]
   1a1cc:	eor	r4, r4, r0
   1a1d0:	eor	r5, r5, r1
   1a1d4:	ldrd	r0, [sp, #104]	; 0x68
   1a1d8:	orr	r3, r3, r1, lsr #29
   1a1dc:	str	r3, [sp, #3920]	; 0xf50
   1a1e0:	add	r3, sp, #600	; 0x258
   1a1e4:	orr	ip, r2, r0, lsl #13
   1a1e8:	ldrd	r2, [r3]
   1a1ec:	str	ip, [sp, #3916]	; 0xf4c
   1a1f0:	eor	r3, r3, r5
   1a1f4:	mov	r5, r3
   1a1f8:	lsr	r3, r1, #6
   1a1fc:	ldrd	r0, [sp, #24]
   1a200:	eor	r2, r2, r4
   1a204:	mov	r4, r2
   1a208:	adds	r0, r0, r6
   1a20c:	adc	r1, r1, r7
   1a210:	mov	r2, r0
   1a214:	str	r3, [sp, #612]	; 0x264
   1a218:	mov	r3, r1
   1a21c:	strd	r2, [sp, #112]	; 0x70
   1a220:	add	r3, sp, #3904	; 0xf40
   1a224:	add	r3, r3, #8
   1a228:	ldrd	r0, [r3]
   1a22c:	add	r3, sp, #3920	; 0xf50
   1a230:	ldrd	r6, [r3]
   1a234:	eor	r0, r0, r6
   1a238:	eor	r1, r1, r7
   1a23c:	mov	r2, r0
   1a240:	mov	r3, r1
   1a244:	ldrd	r0, [sp, #144]	; 0x90
   1a248:	adds	r0, r0, r4
   1a24c:	adc	r1, r1, r5
   1a250:	mov	r6, r0
   1a254:	mov	r7, r1
   1a258:	ldrd	r0, [sp, #152]	; 0x98
   1a25c:	add	r1, sp, #608	; 0x260
   1a260:	add	r5, pc, #824	; 0x338
   1a264:	ldrd	r4, [r5]
   1a268:	lsr	lr, r0, #14
   1a26c:	lsr	ip, r0, #18
   1a270:	ldrd	r0, [r1]
   1a274:	eor	r0, r0, r2
   1a278:	eor	r1, r1, r3
   1a27c:	ldrd	r2, [sp, #56]	; 0x38
   1a280:	strd	r0, [sp, #24]
   1a284:	ldrd	r0, [sp, #152]	; 0x98
   1a288:	adds	r2, r2, r6
   1a28c:	adc	r3, r3, r7
   1a290:	mov	r7, r3
   1a294:	orr	r3, lr, r1, lsl #18
   1a298:	str	r3, [sp, #3928]	; 0xf58
   1a29c:	ldr	r3, [sp, #156]	; 0x9c
   1a2a0:	mov	r6, r2
   1a2a4:	lsr	r0, r1, #14
   1a2a8:	orr	r3, ip, r3, lsl #14
   1a2ac:	str	r3, [sp, #3936]	; 0xf60
   1a2b0:	ldr	r3, [sp, #156]	; 0x9c
   1a2b4:	lsr	r1, r3, #18
   1a2b8:	ldrd	r2, [sp, #24]
   1a2bc:	adds	r2, r2, r6
   1a2c0:	adc	r3, r3, r7
   1a2c4:	ldrd	r6, [sp, #112]	; 0x70
   1a2c8:	strd	r2, [sp, #192]	; 0xc0
   1a2cc:	lsl	ip, r7, #30
   1a2d0:	lsr	r2, r6, #28
   1a2d4:	ldrd	r6, [sp, #152]	; 0x98
   1a2d8:	orr	lr, r0, r6, lsl #18
   1a2dc:	lsl	r3, r7, #23
   1a2e0:	orr	r3, r3, r6, lsr #9
   1a2e4:	str	lr, [sp, #3932]	; 0xf5c
   1a2e8:	orr	lr, r1, r6, lsl #14
   1a2ec:	ldrd	r6, [sp, #192]	; 0xc0
   1a2f0:	str	lr, [sp, #3940]	; 0xf64
   1a2f4:	ldr	lr, [sp, #116]	; 0x74
   1a2f8:	adds	r6, r6, r4
   1a2fc:	ldrd	r0, [sp, #184]	; 0xb8
   1a300:	orr	lr, r2, lr, lsl #4
   1a304:	adc	r7, r7, r5
   1a308:	mov	r4, r6
   1a30c:	mov	r5, r7
   1a310:	str	lr, [sp, #3952]	; 0xf70
   1a314:	ldrd	r6, [sp, #152]	; 0x98
   1a318:	ldr	lr, [sp, #116]	; 0x74
   1a31c:	eor	r0, r0, sl
   1a320:	eor	r1, r1, fp
   1a324:	lsr	r2, lr, #28
   1a328:	and	r6, r6, r0
   1a32c:	ldr	lr, [sp, #112]	; 0x70
   1a330:	and	r7, r7, r1
   1a334:	mov	r0, r6
   1a338:	mov	r1, r7
   1a33c:	ldrd	r6, [sp, #152]	; 0x98
   1a340:	orr	ip, ip, lr, lsr #2
   1a344:	str	r3, [sp, #3948]	; 0xf6c
   1a348:	lsl	r3, lr, #30
   1a34c:	orr	lr, r2, lr, lsl #4
   1a350:	str	ip, [sp, #3964]	; 0xf7c
   1a354:	str	lr, [sp, #3956]	; 0xf74
   1a358:	lsl	ip, r6, #23
   1a35c:	ldr	lr, [sp, #116]	; 0x74
   1a360:	orr	ip, ip, r7, lsr #9
   1a364:	ldrd	r6, [sp, #112]	; 0x70
   1a368:	lsl	r2, lr, #25
   1a36c:	str	ip, [sp, #3944]	; 0xf68
   1a370:	orr	ip, r2, r6, lsr #7
   1a374:	str	ip, [sp, #3972]	; 0xf84
   1a378:	lsl	ip, r6, #25
   1a37c:	ldrd	r6, [sp, #216]	; 0xd8
   1a380:	add	r2, sp, #3920	; 0xf50
   1a384:	add	r2, r2, #8
   1a388:	adds	r6, r6, r4
   1a38c:	adc	r7, r7, r5
   1a390:	orr	r3, r3, lr, lsr #2
   1a394:	str	r3, [sp, #3960]	; 0xf78
   1a398:	ldr	r3, [sp, #72]	; 0x48
   1a39c:	strd	r6, [sp, #24]
   1a3a0:	ldrd	r6, [r2]
   1a3a4:	add	r2, sp, #3936	; 0xf60
   1a3a8:	lsr	r3, r3, #1
   1a3ac:	ldrd	r4, [r2]
   1a3b0:	eor	r0, r0, sl
   1a3b4:	eor	r1, r1, fp
   1a3b8:	eor	r6, r6, r4
   1a3bc:	eor	r7, r7, r5
   1a3c0:	ldrd	r4, [sp, #72]	; 0x48
   1a3c4:	orr	r3, r3, r5, lsl #31
   1a3c8:	str	r3, [sp, #3976]	; 0xf88
   1a3cc:	lsr	r3, r4, #8
   1a3d0:	orr	r3, r3, r5, lsl #24
   1a3d4:	str	r3, [sp, #3984]	; 0xf90
   1a3d8:	lsr	r3, r4, #7
   1a3dc:	str	r3, [sp, #616]	; 0x268
   1a3e0:	ldrd	r4, [sp, #112]	; 0x70
   1a3e4:	ldrd	r2, [sp, #136]	; 0x88
   1a3e8:	orr	r2, r2, r4
   1a3ec:	orr	r3, r3, r5
   1a3f0:	strd	r2, [sp, #112]	; 0x70
   1a3f4:	orr	r3, ip, r5, lsr #7
   1a3f8:	str	r3, [sp, #3968]	; 0xf80
   1a3fc:	ldr	r3, [sp, #76]	; 0x4c
   1a400:	lsr	ip, r3, #1
   1a404:	ldrd	r2, [sp, #24]
   1a408:	adds	r2, r2, r0
   1a40c:	adc	r3, r3, r1
   1a410:	add	r1, sp, #3952	; 0xf70
   1a414:	strd	r2, [sp, #24]
   1a418:	add	r3, sp, #3936	; 0xf60
   1a41c:	add	r3, r3, #8
   1a420:	add	r1, r1, #8
   1a424:	ldrd	r2, [r3]
   1a428:	ldrd	r0, [r1]
   1a42c:	eor	r3, r3, r7
   1a430:	mov	r7, r3
   1a434:	add	r3, sp, #3952	; 0xf70
   1a438:	eor	r2, r2, r6
   1a43c:	mov	r6, r2
   1a440:	ldrd	r2, [r3]
   1a444:	eor	r2, r2, r0
   1a448:	eor	r3, r3, r1
   1a44c:	ldrd	r0, [sp, #72]	; 0x48
   1a450:	strd	r2, [sp, #144]	; 0x90
   1a454:	ldrd	r2, [sp, #112]	; 0x70
   1a458:	orr	ip, ip, r0, lsl #31
   1a45c:	str	ip, [sp, #3980]	; 0xf8c
   1a460:	lsr	ip, r1, #8
   1a464:	orr	ip, ip, r0, lsl #24
   1a468:	str	ip, [sp, #3988]	; 0xf94
   1a46c:	ldr	ip, [sp, #616]	; 0x268
   1a470:	strd	r4, [sp, #112]	; 0x70
   1a474:	orr	ip, ip, r1, lsl #25
   1a478:	ldrd	r0, [sp, #168]	; 0xa8
   1a47c:	str	ip, [sp, #616]	; 0x268
   1a480:	and	r2, r2, r8
   1a484:	lsr	lr, r0, #6
   1a488:	lsr	ip, r0, #19
   1a48c:	ldrd	r0, [sp, #24]
   1a490:	str	lr, [sp, #624]	; 0x270
   1a494:	add	lr, sp, #3968	; 0xf80
   1a498:	adds	r0, r0, r6
   1a49c:	adc	r1, r1, r7
   1a4a0:	ldrd	r6, [sp, #144]	; 0x90
   1a4a4:	strd	r0, [sp, #24]
   1a4a8:	ldrd	r0, [sp, #136]	; 0x88
   1a4ac:	and	r3, r3, r9
   1a4b0:	and	r0, r0, r4
   1a4b4:	and	r1, r1, r5
   1a4b8:	ldrd	r4, [lr]
   1a4bc:	eor	r6, r6, r4
   1a4c0:	eor	r7, r7, r5
   1a4c4:	mov	r4, r6
   1a4c8:	mov	r5, r7
   1a4cc:	orr	r6, r2, r0
   1a4d0:	orr	r7, r3, r1
   1a4d4:	strd	r6, [sp, #144]	; 0x90
   1a4d8:	ldrd	r6, [sp, #168]	; 0xa8
   1a4dc:	ldrd	r2, [sp, #24]
   1a4e0:	ldr	lr, [sp, #76]	; 0x4c
   1a4e4:	lsl	r1, r7, #3
   1a4e8:	orr	ip, ip, r7, lsl #13
   1a4ec:	str	ip, [sp, #3992]	; 0xf98
   1a4f0:	orr	ip, r1, r6, lsr #29
   1a4f4:	str	ip, [sp, #4004]	; 0xfa4
   1a4f8:	lsl	ip, r6, #3
   1a4fc:	str	ip, [sp, #168]	; 0xa8
   1a500:	ldr	ip, [sp, #624]	; 0x270
   1a504:	lsr	lr, lr, #7
   1a508:	orr	r1, ip, r7, lsl #26
   1a50c:	str	r1, [sp, #624]	; 0x270
   1a510:	ldrd	r0, [sp, #16]
   1a514:	add	ip, sp, #3984	; 0xf90
   1a518:	str	lr, [sp, #620]	; 0x26c
   1a51c:	adds	r2, r2, r0
   1a520:	adc	r3, r3, r1
   1a524:	mov	r0, r2
   1a528:	mov	r1, r3
   1a52c:	ldrd	r2, [sp, #144]	; 0x90
   1a530:	strd	r0, [sp, #200]	; 0xc8
   1a534:	add	r1, sp, #3968	; 0xf80
   1a538:	add	r1, r1, #8
   1a53c:	adds	r2, r2, r4
   1a540:	adc	r3, r3, r5
   1a544:	ldrd	r0, [r1]
   1a548:	ldrd	r4, [ip]
   1a54c:	add	ip, sp, #616	; 0x268
   1a550:	lsr	lr, r7, #19
   1a554:	eor	r0, r0, r4
   1a558:	eor	r1, r1, r5
   1a55c:	ldrd	r4, [ip]
   1a560:	orr	ip, lr, r6, lsl #13
   1a564:	ldr	lr, [sp, #168]	; 0xa8
   1a568:	eor	r4, r4, r0
   1a56c:	eor	r5, r5, r1
   1a570:	mov	r0, r4
   1a574:	mov	r1, r5
   1a578:	mov	r4, r6
   1a57c:	mov	r5, r7
   1a580:	str	ip, [sp, #3996]	; 0xf9c
   1a584:	strd	r4, [sp, #168]	; 0xa8
   1a588:	ldrd	r4, [sp, #24]
   1a58c:	orr	ip, lr, r7, lsr #29
   1a590:	str	ip, [sp, #4000]	; 0xfa0
   1a594:	adds	r4, r4, r2
   1a598:	b	1a5b0 <dcngettext@plt+0x9588>
   1a59c:	nop			; (mov r0, r0)
   1a5a0:	strne	r3, [r2], #1339	; 0x53b
   1a5a4:	rsbsls	r2, r2, #34048	; 0x8500
   1a5a8:	ldclmi	3, cr0, [r1], #400	; 0x190
   1a5ac:	adcsge	lr, pc, #10551296	; 0xa10000
   1a5b0:	adc	r5, r5, r3
   1a5b4:	lsr	ip, r7, #6
   1a5b8:	add	r3, sp, #3984	; 0xf90
   1a5bc:	str	ip, [sp, #628]	; 0x274
   1a5c0:	add	r3, r3, #8
   1a5c4:	add	ip, sp, #4000	; 0xfa0
   1a5c8:	ldrd	r2, [r3]
   1a5cc:	ldrd	r6, [ip]
   1a5d0:	strd	r4, [sp, #24]
   1a5d4:	eor	r2, r2, r6
   1a5d8:	eor	r3, r3, r7
   1a5dc:	mov	r4, r2
   1a5e0:	mov	r5, r3
   1a5e4:	ldrd	r2, [sp, #40]	; 0x28
   1a5e8:	ldrd	r6, [sp, #200]	; 0xc8
   1a5ec:	adds	r2, r2, r0
   1a5f0:	adc	r3, r3, r1
   1a5f4:	mov	r0, r2
   1a5f8:	mov	r1, r3
   1a5fc:	ldrd	r2, [sp, #64]	; 0x40
   1a600:	lsr	lr, r6, #14
   1a604:	lsr	ip, r6, #18
   1a608:	adds	r2, r2, r0
   1a60c:	adc	r3, r3, r1
   1a610:	mov	r1, r3
   1a614:	add	r3, sp, #624	; 0x270
   1a618:	mov	r0, r2
   1a61c:	ldrd	r2, [r3]
   1a620:	lsr	r6, r7, #18
   1a624:	eor	r3, r3, r5
   1a628:	mov	r5, r3
   1a62c:	eor	r2, r2, r4
   1a630:	orr	r3, lr, r7, lsl #18
   1a634:	adds	r2, r0, r2
   1a638:	str	r3, [sp, #4008]	; 0xfa8
   1a63c:	orr	r3, ip, r7, lsl #14
   1a640:	str	r3, [sp, #4016]	; 0xfb0
   1a644:	adc	r3, r1, r5
   1a648:	ldrd	r0, [sp, #200]	; 0xc8
   1a64c:	strd	r2, [sp, #144]	; 0x90
   1a650:	ldr	r3, [sp, #24]
   1a654:	lsr	lr, r7, #14
   1a658:	lsl	r5, r1, #23
   1a65c:	lsr	r4, r3, #28
   1a660:	ldr	r3, [sp, #28]
   1a664:	lsl	ip, r3, #30
   1a668:	orr	r3, lr, r0, lsl #18
   1a66c:	str	r3, [sp, #4012]	; 0xfac
   1a670:	orr	r3, r6, r0, lsl #14
   1a674:	ldrd	r6, [sp, #184]	; 0xb8
   1a678:	str	r3, [sp, #4020]	; 0xfb4
   1a67c:	ldrd	r2, [sp, #152]	; 0x98
   1a680:	mov	r1, r7
   1a684:	mov	r0, r6
   1a688:	eor	r1, r1, r3
   1a68c:	ldr	r3, [sp, #200]	; 0xc8
   1a690:	eor	r0, r0, r2
   1a694:	orr	r3, r5, r3, lsr #9
   1a698:	str	r3, [sp, #4028]	; 0xfbc
   1a69c:	ldr	r3, [sp, #200]	; 0xc8
   1a6a0:	lsl	lr, r3, #23
   1a6a4:	ldr	r3, [sp, #28]
   1a6a8:	orr	r3, r4, r3, lsl #4
   1a6ac:	ldrd	r4, [sp, #24]
   1a6b0:	str	r3, [sp, #4032]	; 0xfc0
   1a6b4:	orr	r3, ip, r4, lsr #2
   1a6b8:	str	r3, [sp, #4044]	; 0xfcc
   1a6bc:	lsr	ip, r5, #28
   1a6c0:	ldrd	r2, [sp, #144]	; 0x90
   1a6c4:	sub	r5, pc, #292	; 0x124
   1a6c8:	ldrd	r4, [r5]
   1a6cc:	adds	r4, r4, r2
   1a6d0:	adc	r5, r5, r3
   1a6d4:	mov	r2, r4
   1a6d8:	mov	r3, r5
   1a6dc:	ldrd	r4, [sp, #200]	; 0xc8
   1a6e0:	adds	r2, r2, sl
   1a6e4:	adc	r3, r3, fp
   1a6e8:	and	r4, r4, r0
   1a6ec:	mov	r0, r4
   1a6f0:	ldr	r4, [sp, #204]	; 0xcc
   1a6f4:	and	r5, r5, r1
   1a6f8:	mov	r1, r5
   1a6fc:	orr	lr, lr, r4, lsr #9
   1a700:	str	lr, [sp, #4024]	; 0xfb8
   1a704:	ldr	lr, [sp, #28]
   1a708:	ldr	r5, [sp, #24]
   1a70c:	eor	r6, r6, r0
   1a710:	lsl	r4, lr, #25
   1a714:	ldr	lr, [sp, #24]
   1a718:	lsl	r5, r5, #30
   1a71c:	eor	r7, r7, r1
   1a720:	orr	ip, ip, lr, lsl #4
   1a724:	str	ip, [sp, #4036]	; 0xfc4
   1a728:	ldr	ip, [sp, #120]	; 0x78
   1a72c:	mov	r0, r6
   1a730:	mov	r1, r7
   1a734:	lsr	lr, ip, #1
   1a738:	ldr	ip, [sp, #28]
   1a73c:	adds	r2, r2, r0
   1a740:	adc	r3, r3, r1
   1a744:	orr	ip, r5, ip, lsr #2
   1a748:	str	ip, [sp, #4040]	; 0xfc8
   1a74c:	ldr	ip, [sp, #24]
   1a750:	add	r1, sp, #4016	; 0xfb0
   1a754:	add	r1, r1, #8
   1a758:	orr	ip, r4, ip, lsr #7
   1a75c:	add	r4, sp, #4000	; 0xfa0
   1a760:	add	r4, r4, #8
   1a764:	ldrd	sl, [r4]
   1a768:	add	r4, sp, #4016	; 0xfb0
   1a76c:	str	ip, [sp, #4052]	; 0xfd4
   1a770:	ldrd	r6, [r4]
   1a774:	ldr	ip, [sp, #24]
   1a778:	eor	sl, sl, r6
   1a77c:	eor	fp, fp, r7
   1a780:	mov	r6, sl
   1a784:	mov	r7, fp
   1a788:	ldrd	sl, [sp, #120]	; 0x78
   1a78c:	lsl	ip, ip, #25
   1a790:	orr	lr, lr, fp, lsl #31
   1a794:	str	lr, [sp, #4056]	; 0xfd8
   1a798:	lsr	lr, sl, #8
   1a79c:	orr	lr, lr, fp, lsl #24
   1a7a0:	str	lr, [sp, #4064]	; 0xfe0
   1a7a4:	lsr	lr, sl, #7
   1a7a8:	str	lr, [sp, #632]	; 0x278
   1a7ac:	ldrd	r0, [r1]
   1a7b0:	ldrd	sl, [sp, #24]
   1a7b4:	ldrd	r4, [sp, #112]	; 0x70
   1a7b8:	eor	r1, r1, r7
   1a7bc:	add	lr, sp, #4032	; 0xfc0
   1a7c0:	mov	r7, r1
   1a7c4:	add	lr, lr, #8
   1a7c8:	add	r1, sp, #4032	; 0xfc0
   1a7cc:	eor	r0, r0, r6
   1a7d0:	orr	r4, r4, sl
   1a7d4:	orr	r5, r5, fp
   1a7d8:	orr	ip, ip, fp, lsr #7
   1a7dc:	mov	r6, r0
   1a7e0:	ldrd	sl, [lr]
   1a7e4:	ldrd	r0, [r1]
   1a7e8:	str	ip, [sp, #4048]	; 0xfd0
   1a7ec:	ldr	ip, [sp, #124]	; 0x7c
   1a7f0:	eor	r0, r0, sl
   1a7f4:	eor	r1, r1, fp
   1a7f8:	ldrd	sl, [sp, #136]	; 0x88
   1a7fc:	lsr	ip, ip, #1
   1a800:	adds	r6, r6, r2
   1a804:	and	sl, sl, r4
   1a808:	and	fp, fp, r5
   1a80c:	mov	r4, sl
   1a810:	mov	r5, fp
   1a814:	ldrd	sl, [sp, #120]	; 0x78
   1a818:	adc	r7, r7, r3
   1a81c:	ldrd	r2, [sp, #112]	; 0x70
   1a820:	orr	ip, ip, sl, lsl #31
   1a824:	str	ip, [sp, #4060]	; 0xfdc
   1a828:	lsr	ip, fp, #8
   1a82c:	orr	ip, ip, sl, lsl #24
   1a830:	str	ip, [sp, #4068]	; 0xfe4
   1a834:	ldr	ip, [sp, #632]	; 0x278
   1a838:	orr	ip, ip, fp, lsl #25
   1a83c:	ldrd	sl, [sp, #192]	; 0xc0
   1a840:	str	ip, [sp, #632]	; 0x278
   1a844:	lsr	lr, sl, #6
   1a848:	lsr	ip, sl, #19
   1a84c:	ldrd	sl, [sp, #24]
   1a850:	str	lr, [sp, #640]	; 0x280
   1a854:	add	lr, sp, #4048	; 0xfd0
   1a858:	and	r2, r2, sl
   1a85c:	and	r3, r3, fp
   1a860:	ldrd	sl, [lr]
   1a864:	orr	r5, r5, r3
   1a868:	orr	r4, r4, r2
   1a86c:	eor	sl, sl, r0
   1a870:	eor	fp, fp, r1
   1a874:	adds	r0, r8, r6
   1a878:	strd	sl, [sp, #16]
   1a87c:	ldrd	sl, [sp, #192]	; 0xc0
   1a880:	adc	r1, r9, r7
   1a884:	orr	ip, ip, fp, lsl #13
   1a888:	lsl	r3, fp, #3
   1a88c:	orr	r3, r3, sl, lsr #29
   1a890:	str	ip, [sp, #4072]	; 0xfe8
   1a894:	ldr	ip, [sp, #640]	; 0x280
   1a898:	str	r3, [sp, #4084]	; 0xff4
   1a89c:	ldr	r3, [sp, #124]	; 0x7c
   1a8a0:	orr	ip, ip, fp, lsl #26
   1a8a4:	str	ip, [sp, #640]	; 0x280
   1a8a8:	add	ip, sp, #4048	; 0xfd0
   1a8ac:	lsr	r3, r3, #7
   1a8b0:	strd	r0, [sp, #208]	; 0xd0
   1a8b4:	add	ip, ip, #8
   1a8b8:	ldrd	r0, [sp, #16]
   1a8bc:	str	r3, [sp, #636]	; 0x27c
   1a8c0:	lsl	r3, sl, #3
   1a8c4:	ldrd	r8, [ip]
   1a8c8:	orr	r3, r3, fp, lsr #29
   1a8cc:	add	ip, sp, #4064	; 0xfe0
   1a8d0:	adds	r0, r0, r4
   1a8d4:	lsr	r2, fp, #19
   1a8d8:	str	r3, [sp, #4080]	; 0xff0
   1a8dc:	add	r3, sp, #632	; 0x278
   1a8e0:	adc	r1, r1, r5
   1a8e4:	ldrd	r4, [ip]
   1a8e8:	orr	ip, r2, sl, lsl #13
   1a8ec:	str	ip, [sp, #4076]	; 0xfec
   1a8f0:	ldrd	r2, [r3]
   1a8f4:	eor	r9, r9, r5
   1a8f8:	adds	sl, r0, r6
   1a8fc:	eor	r3, r3, r9
   1a900:	mov	r9, r3
   1a904:	lsr	r3, fp, #6
   1a908:	str	r3, [sp, #644]	; 0x284
   1a90c:	add	r3, sp, #4064	; 0xfe0
   1a910:	add	r3, r3, #8
   1a914:	adc	fp, r1, r7
   1a918:	eor	r8, r8, r4
   1a91c:	ldrd	r0, [r3]
   1a920:	add	r3, sp, #4080	; 0xff0
   1a924:	eor	r2, r2, r8
   1a928:	add	r6, sp, #640	; 0x280
   1a92c:	mov	r8, r2
   1a930:	ldrd	r2, [r3]
   1a934:	ldrd	r6, [r6]
   1a938:	ldrd	r4, [sp, #72]	; 0x48
   1a93c:	eor	r0, r0, r2
   1a940:	eor	r1, r1, r3
   1a944:	eor	r6, r6, r0
   1a948:	eor	r7, r7, r1
   1a94c:	mov	r0, r6
   1a950:	mov	r1, r7
   1a954:	ldrd	r6, [sp, #96]	; 0x60
   1a958:	adds	r4, r4, r8
   1a95c:	adc	r5, r5, r9
   1a960:	mov	r8, r4
   1a964:	mov	r9, r5
   1a968:	adds	r6, r6, r8
   1a96c:	ldrd	r4, [sp, #208]	; 0xd0
   1a970:	adc	r7, r7, r9
   1a974:	mov	r9, r7
   1a978:	adds	r6, r6, r0
   1a97c:	adc	r7, r9, r1
   1a980:	ldrd	r0, [sp, #208]	; 0xd0
   1a984:	lsr	lr, r4, #14
   1a988:	orr	lr, lr, r5, lsl #18
   1a98c:	lsr	ip, r4, #18
   1a990:	add	r4, sp, #4096	; 0x1000
   1a994:	str	lr, [sp, #4088]	; 0xff8
   1a998:	orr	ip, ip, r5, lsl #14
   1a99c:	strd	r6, [sp, #16]
   1a9a0:	lsr	lr, r5, #14
   1a9a4:	lsl	r6, r1, #23
   1a9a8:	add	r1, sp, #4096	; 0x1000
   1a9ac:	str	ip, [r4]
   1a9b0:	orr	lr, lr, r0, lsl #18
   1a9b4:	lsr	r4, r5, #18
   1a9b8:	add	r1, r1, #4
   1a9bc:	str	lr, [sp, #4092]	; 0xffc
   1a9c0:	orr	lr, r4, r0, lsl #14
   1a9c4:	str	lr, [r1]
   1a9c8:	ldr	lr, [sp, #208]	; 0xd0
   1a9cc:	add	r3, pc, #876	; 0x36c
   1a9d0:	ldrd	r2, [r3]
   1a9d4:	add	r4, sp, #4096	; 0x1000
   1a9d8:	orr	lr, r6, lr, lsr #9
   1a9dc:	ldrd	r6, [sp, #16]
   1a9e0:	add	r4, r4, #12
   1a9e4:	ldrd	r8, [sp, #152]	; 0x98
   1a9e8:	adds	r6, r6, r2
   1a9ec:	str	lr, [r4]
   1a9f0:	ldrd	r0, [sp, #200]	; 0xc8
   1a9f4:	adc	r7, r7, r3
   1a9f8:	add	r4, sp, #4096	; 0x1000
   1a9fc:	mov	r2, r6
   1aa00:	mov	r3, r7
   1aa04:	lsr	r5, sl, #28
   1aa08:	ldrd	r6, [sp, #208]	; 0xd0
   1aa0c:	add	r4, r4, #16
   1aa10:	orr	r5, r5, fp, lsl #4
   1aa14:	str	r5, [r4]
   1aa18:	eor	r1, r1, r9
   1aa1c:	add	r4, sp, #4096	; 0x1000
   1aa20:	lsl	ip, fp, #30
   1aa24:	ldr	lr, [sp, #208]	; 0xd0
   1aa28:	add	r4, r4, #28
   1aa2c:	and	r7, r7, r1
   1aa30:	orr	ip, ip, sl, lsr #2
   1aa34:	mov	r1, r7
   1aa38:	ldr	r7, [sp, #212]	; 0xd4
   1aa3c:	str	ip, [r4]
   1aa40:	add	r4, sp, #4096	; 0x1000
   1aa44:	add	r4, r4, #8
   1aa48:	lsl	lr, lr, #23
   1aa4c:	orr	lr, lr, r7, lsr #9
   1aa50:	str	lr, [r4]
   1aa54:	add	lr, sp, #4096	; 0x1000
   1aa58:	lsr	ip, fp, #28
   1aa5c:	add	lr, lr, #20
   1aa60:	orr	ip, ip, sl, lsl #4
   1aa64:	str	ip, [lr]
   1aa68:	ldr	ip, [sp, #176]	; 0xb0
   1aa6c:	lsl	r5, sl, #30
   1aa70:	eor	r0, r0, r8
   1aa74:	lsr	lr, ip, #1
   1aa78:	orr	ip, r5, fp, lsr #2
   1aa7c:	add	r5, sp, #4096	; 0x1000
   1aa80:	add	r5, r5, #24
   1aa84:	lsl	r4, fp, #25
   1aa88:	str	ip, [r5]
   1aa8c:	and	r6, r6, r0
   1aa90:	orr	ip, r4, sl, lsr #7
   1aa94:	add	r4, sp, #4096	; 0x1000
   1aa98:	mov	r0, r6
   1aa9c:	add	r4, r4, #36	; 0x24
   1aaa0:	ldrd	r6, [sp, #184]	; 0xb8
   1aaa4:	str	ip, [r4]
   1aaa8:	add	r4, sp, #4080	; 0xff0
   1aaac:	adds	r6, r6, r2
   1aab0:	add	r4, r4, #8
   1aab4:	adc	r7, r7, r3
   1aab8:	mov	r2, r6
   1aabc:	mov	r3, r7
   1aac0:	mov	r6, r8
   1aac4:	mov	r7, r9
   1aac8:	ldrd	r8, [r4]
   1aacc:	add	r4, sp, #4096	; 0x1000
   1aad0:	eor	r6, r6, r0
   1aad4:	eor	r7, r7, r1
   1aad8:	mov	r0, r6
   1aadc:	mov	r1, r7
   1aae0:	ldrd	r6, [r4]
   1aae4:	lsl	ip, sl, #25
   1aae8:	orr	ip, ip, fp, lsr #7
   1aaec:	eor	r8, r8, r6
   1aaf0:	eor	r9, r9, r7
   1aaf4:	add	r6, sp, #4096	; 0x1000
   1aaf8:	strd	r8, [sp, #40]	; 0x28
   1aafc:	ldrd	r4, [sp, #176]	; 0xb0
   1ab00:	add	r6, r6, #40	; 0x28
   1ab04:	ldrd	r8, [sp, #24]
   1ab08:	orr	lr, lr, r5, lsl #31
   1ab0c:	str	lr, [r6]
   1ab10:	mov	r6, r4
   1ab14:	lsr	lr, r4, #8
   1ab18:	add	r4, sp, #4096	; 0x1000
   1ab1c:	add	r4, r4, #48	; 0x30
   1ab20:	orr	lr, lr, r5, lsl #24
   1ab24:	str	lr, [r4]
   1ab28:	lsr	lr, r6, #7
   1ab2c:	str	lr, [sp, #648]	; 0x288
   1ab30:	add	lr, sp, #4096	; 0x1000
   1ab34:	mov	r7, r5
   1ab38:	add	lr, lr, #32
   1ab3c:	adds	r6, r2, r0
   1ab40:	str	ip, [lr]
   1ab44:	lsr	ip, r7, #1
   1ab48:	adc	r7, r3, r1
   1ab4c:	add	r3, sp, #4096	; 0x1000
   1ab50:	add	r3, r3, #8
   1ab54:	ldrd	r0, [r3]
   1ab58:	ldrd	r2, [sp, #40]	; 0x28
   1ab5c:	strd	r6, [sp, #24]
   1ab60:	orr	r4, r8, sl
   1ab64:	eor	r3, r3, r1
   1ab68:	mov	r7, r3
   1ab6c:	add	r3, sp, #4096	; 0x1000
   1ab70:	add	r3, r3, #16
   1ab74:	eor	r2, r2, r0
   1ab78:	ldrd	r0, [r3]
   1ab7c:	add	r3, sp, #4096	; 0x1000
   1ab80:	add	r3, r3, #24
   1ab84:	mov	r6, r2
   1ab88:	ldrd	r2, [r3]
   1ab8c:	orr	r5, r9, fp
   1ab90:	add	lr, sp, #4096	; 0x1000
   1ab94:	eor	r0, r0, r2
   1ab98:	eor	r1, r1, r3
   1ab9c:	ldrd	r2, [sp, #112]	; 0x70
   1aba0:	add	lr, lr, #44	; 0x2c
   1aba4:	and	r2, r2, r4
   1aba8:	and	r3, r3, r5
   1abac:	mov	r4, r2
   1abb0:	mov	r5, r3
   1abb4:	ldrd	r2, [sp, #176]	; 0xb0
   1abb8:	orr	ip, ip, r2, lsl #31
   1abbc:	str	ip, [lr]
   1abc0:	add	lr, sp, #4096	; 0x1000
   1abc4:	lsr	ip, r3, #8
   1abc8:	add	lr, lr, #52	; 0x34
   1abcc:	orr	ip, ip, r2, lsl #24
   1abd0:	str	ip, [lr]
   1abd4:	ldr	ip, [sp, #648]	; 0x288
   1abd8:	add	lr, sp, #4096	; 0x1000
   1abdc:	orr	r3, ip, r3, lsl #25
   1abe0:	str	r3, [sp, #648]	; 0x288
   1abe4:	ldrd	r2, [sp, #144]	; 0x90
   1abe8:	add	lr, lr, #32
   1abec:	lsr	r3, r2, #6
   1abf0:	str	r3, [sp, #656]	; 0x290
   1abf4:	lsr	ip, r2, #19
   1abf8:	ldrd	r2, [sp, #24]
   1abfc:	strd	r8, [sp, #24]
   1ac00:	adds	r2, r2, r6
   1ac04:	adc	r3, r3, r7
   1ac08:	mov	r6, r2
   1ac0c:	mov	r7, r3
   1ac10:	mov	r2, r8
   1ac14:	mov	r3, r9
   1ac18:	ldrd	r8, [lr]
   1ac1c:	and	r2, r2, sl
   1ac20:	orr	r4, r4, r2
   1ac24:	eor	r8, r8, r0
   1ac28:	eor	r9, r9, r1
   1ac2c:	mov	r0, r8
   1ac30:	mov	r1, r9
   1ac34:	ldrd	r8, [sp, #144]	; 0x90
   1ac38:	add	r2, sp, #4096	; 0x1000
   1ac3c:	add	r2, r2, #56	; 0x38
   1ac40:	orr	ip, ip, r9, lsl #13
   1ac44:	str	ip, [r2]
   1ac48:	and	r3, r3, fp
   1ac4c:	add	r2, sp, #4160	; 0x1040
   1ac50:	orr	r5, r5, r3
   1ac54:	add	r2, r2, #4
   1ac58:	lsl	r3, r9, #3
   1ac5c:	orr	r3, r3, r8, lsr #29
   1ac60:	str	r3, [r2]
   1ac64:	ldr	r3, [sp, #180]	; 0xb4
   1ac68:	ldr	ip, [sp, #656]	; 0x290
   1ac6c:	lsr	r2, r9, #19
   1ac70:	lsr	r3, r3, #7
   1ac74:	orr	ip, ip, r9, lsl #26
   1ac78:	str	r3, [sp, #652]	; 0x28c
   1ac7c:	lsl	r3, r8, #3
   1ac80:	ldrd	r8, [sp, #136]	; 0x88
   1ac84:	str	ip, [sp, #656]	; 0x290
   1ac88:	add	ip, sp, #4096	; 0x1000
   1ac8c:	adds	r8, r8, r6
   1ac90:	adc	r9, r9, r7
   1ac94:	add	ip, ip, #40	; 0x28
   1ac98:	strd	r8, [sp, #136]	; 0x88
   1ac9c:	ldrd	r8, [ip]
   1aca0:	add	ip, sp, #4096	; 0x1000
   1aca4:	add	ip, ip, #48	; 0x30
   1aca8:	adds	r0, r0, r4
   1acac:	adc	r1, r1, r5
   1acb0:	ldrd	r4, [ip]
   1acb4:	eor	r8, r8, r4
   1acb8:	eor	r9, r9, r5
   1acbc:	ldrd	r4, [sp, #144]	; 0x90
   1acc0:	orr	ip, r2, r4, lsl #13
   1acc4:	add	r2, sp, #4096	; 0x1000
   1acc8:	add	r2, r2, #60	; 0x3c
   1accc:	str	ip, [r2]
   1acd0:	add	r2, sp, #4160	; 0x1040
   1acd4:	orr	r3, r3, r5, lsr #29
   1acd8:	str	r3, [r2]
   1acdc:	add	r3, sp, #648	; 0x288
   1ace0:	ldrd	r2, [r3]
   1ace4:	eor	r2, r2, r8
   1ace8:	eor	r3, r3, r9
   1acec:	mov	r8, r2
   1acf0:	mov	r9, r3
   1acf4:	adds	r2, r0, r6
   1acf8:	lsr	r3, r5, #6
   1acfc:	str	r3, [sp, #660]	; 0x294
   1ad00:	adc	r3, r1, r7
   1ad04:	ldrd	r4, [sp, #120]	; 0x78
   1ad08:	strd	r2, [sp, #184]	; 0xb8
   1ad0c:	add	r3, sp, #4096	; 0x1000
   1ad10:	add	r3, r3, #56	; 0x38
   1ad14:	adds	r4, r4, r8
   1ad18:	ldrd	r0, [r3]
   1ad1c:	add	r3, sp, #4160	; 0x1040
   1ad20:	mov	r8, r4
   1ad24:	add	r4, sp, #656	; 0x290
   1ad28:	ldrd	r2, [r3]
   1ad2c:	adc	r5, r5, r9
   1ad30:	mov	r9, r5
   1ad34:	ldrd	r4, [r4]
   1ad38:	eor	r0, r0, r2
   1ad3c:	b	1ad50 <dcngettext@plt+0x9d28>
   1ad40:	mcrrlt	0, 0, r3, r2, cr1
   1ad44:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   1ad48:	smlalsle	r9, r8, r1, r7
   1ad4c:	subgt	r8, fp, #112, 22	; 0x1c000
   1ad50:	eor	r1, r1, r3
   1ad54:	eor	r4, r4, r0
   1ad58:	eor	r5, r5, r1
   1ad5c:	mov	r0, r4
   1ad60:	mov	r1, r5
   1ad64:	ldrd	r4, [sp, #160]	; 0xa0
   1ad68:	ldrd	r6, [sp, #136]	; 0x88
   1ad6c:	sub	r3, pc, #44	; 0x2c
   1ad70:	ldrd	r2, [r3]
   1ad74:	adds	r4, r4, r8
   1ad78:	mov	r8, r4
   1ad7c:	add	r4, sp, #4160	; 0x1040
   1ad80:	lsr	lr, r6, #14
   1ad84:	add	r4, r4, #8
   1ad88:	orr	lr, lr, r7, lsl #18
   1ad8c:	str	lr, [r4]
   1ad90:	add	r4, sp, #4160	; 0x1040
   1ad94:	adc	r5, r5, r9
   1ad98:	lsr	ip, r6, #18
   1ad9c:	add	r4, r4, #16
   1ada0:	adds	r6, r8, r0
   1ada4:	mov	r9, r5
   1ada8:	orr	ip, ip, r7, lsl #14
   1adac:	str	ip, [r4]
   1adb0:	lsr	lr, r7, #14
   1adb4:	lsr	r4, r7, #18
   1adb8:	adc	r7, r9, r1
   1adbc:	ldrd	r0, [sp, #184]	; 0xb8
   1adc0:	ldrd	r8, [sp, #136]	; 0x88
   1adc4:	strd	r6, [sp, #40]	; 0x28
   1adc8:	lsl	ip, r1, #30
   1adcc:	add	r1, sp, #4160	; 0x1040
   1add0:	add	r1, r1, #12
   1add4:	orr	lr, lr, r8, lsl #18
   1add8:	str	lr, [r1]
   1addc:	add	r1, sp, #4160	; 0x1040
   1ade0:	add	r1, r1, #20
   1ade4:	orr	lr, r4, r8, lsl #14
   1ade8:	lsl	r6, r9, #23
   1adec:	str	lr, [r1]
   1adf0:	ldrd	r8, [sp, #208]	; 0xd0
   1adf4:	lsr	r5, r0, #28
   1adf8:	ldrd	r0, [sp, #200]	; 0xc8
   1adfc:	add	r4, sp, #4160	; 0x1040
   1ae00:	add	r4, r4, #28
   1ae04:	eor	r0, r0, r8
   1ae08:	eor	r1, r1, r9
   1ae0c:	ldrd	r8, [sp, #136]	; 0x88
   1ae10:	orr	lr, r6, r8, lsr #9
   1ae14:	str	lr, [r4]
   1ae18:	mov	r7, r9
   1ae1c:	mov	r6, r8
   1ae20:	lsl	lr, r8, #23
   1ae24:	ldrd	r8, [sp, #184]	; 0xb8
   1ae28:	add	r4, sp, #4160	; 0x1040
   1ae2c:	add	r4, r4, #32
   1ae30:	orr	r5, r5, r9, lsl #4
   1ae34:	str	r5, [r4]
   1ae38:	add	r4, sp, #4160	; 0x1040
   1ae3c:	add	r4, r4, #44	; 0x2c
   1ae40:	orr	ip, ip, r8, lsr #2
   1ae44:	str	ip, [r4]
   1ae48:	ldrd	r4, [sp, #40]	; 0x28
   1ae4c:	orr	lr, lr, r7, lsr #9
   1ae50:	lsr	ip, r9, #28
   1ae54:	adds	r4, r4, r2
   1ae58:	mov	r2, r4
   1ae5c:	mov	r4, r6
   1ae60:	and	r4, r4, r0
   1ae64:	mov	r0, r4
   1ae68:	add	r4, sp, #4160	; 0x1040
   1ae6c:	add	r4, r4, #24
   1ae70:	str	lr, [r4]
   1ae74:	add	lr, sp, #4160	; 0x1040
   1ae78:	add	lr, lr, #36	; 0x24
   1ae7c:	adc	r5, r5, r3
   1ae80:	orr	ip, ip, r8, lsl #4
   1ae84:	mov	r3, r5
   1ae88:	str	ip, [lr]
   1ae8c:	mov	r5, r7
   1ae90:	ldr	ip, [sp, #80]	; 0x50
   1ae94:	and	r5, r5, r1
   1ae98:	mov	r1, r5
   1ae9c:	lsl	r5, r8, #30
   1aea0:	lsr	lr, ip, #1
   1aea4:	orr	ip, r5, r9, lsr #2
   1aea8:	add	r5, sp, #4160	; 0x1040
   1aeac:	add	r5, r5, #40	; 0x28
   1aeb0:	lsl	r4, r9, #25
   1aeb4:	str	ip, [r5]
   1aeb8:	orr	ip, r4, r8, lsr #7
   1aebc:	add	r4, sp, #4160	; 0x1040
   1aec0:	add	r4, r4, #52	; 0x34
   1aec4:	str	ip, [r4]
   1aec8:	ldrd	r6, [sp, #152]	; 0x98
   1aecc:	lsl	ip, r8, #25
   1aed0:	str	ip, [sp, #72]	; 0x48
   1aed4:	add	ip, sp, #4160	; 0x1040
   1aed8:	adds	r6, r6, r2
   1aedc:	add	ip, ip, #8
   1aee0:	adc	r7, r7, r3
   1aee4:	ldrd	r4, [sp, #200]	; 0xc8
   1aee8:	mov	r2, r6
   1aeec:	mov	r3, r7
   1aef0:	ldrd	r6, [ip]
   1aef4:	add	ip, sp, #4160	; 0x1040
   1aef8:	add	ip, ip, #16
   1aefc:	eor	r4, r4, r0
   1af00:	eor	r5, r5, r1
   1af04:	mov	r0, r4
   1af08:	mov	r1, r5
   1af0c:	ldrd	r4, [ip]
   1af10:	add	ip, sp, #4160	; 0x1040
   1af14:	add	ip, ip, #56	; 0x38
   1af18:	eor	r6, r6, r4
   1af1c:	eor	r7, r7, r5
   1af20:	ldrd	r4, [sp, #80]	; 0x50
   1af24:	adds	r2, r2, r0
   1af28:	adc	r3, r3, r1
   1af2c:	orr	lr, lr, r5, lsl #31
   1af30:	str	lr, [ip]
   1af34:	lsr	lr, r4, #8
   1af38:	orr	ip, lr, r5, lsl #24
   1af3c:	add	r1, sp, #4160	; 0x1040
   1af40:	add	lr, sp, #4224	; 0x1080
   1af44:	add	r1, r1, #24
   1af48:	str	ip, [lr]
   1af4c:	ldr	lr, [sp, #72]	; 0x48
   1af50:	lsr	ip, r4, #7
   1af54:	ldrd	r0, [r1]
   1af58:	str	ip, [sp, #664]	; 0x298
   1af5c:	orr	ip, lr, r9, lsr #7
   1af60:	add	lr, sp, #4160	; 0x1040
   1af64:	add	lr, lr, #48	; 0x30
   1af68:	eor	r1, r1, r7
   1af6c:	str	ip, [lr]
   1af70:	mov	r7, r1
   1af74:	add	lr, sp, #4160	; 0x1040
   1af78:	add	r1, sp, #4160	; 0x1040
   1af7c:	add	lr, lr, #40	; 0x28
   1af80:	add	r1, r1, #32
   1af84:	eor	r0, r0, r6
   1af88:	orr	r4, r8, sl
   1af8c:	orr	r5, r9, fp
   1af90:	mov	r6, r0
   1af94:	ldrd	r8, [lr]
   1af98:	ldrd	r0, [r1]
   1af9c:	adds	r6, r6, r2
   1afa0:	adc	r7, r7, r3
   1afa4:	eor	r0, r0, r8
   1afa8:	eor	r1, r1, r9
   1afac:	ldrd	r2, [sp, #184]	; 0xb8
   1afb0:	ldrd	r8, [sp, #24]
   1afb4:	ldr	ip, [sp, #84]	; 0x54
   1afb8:	and	r2, r2, sl
   1afbc:	and	r3, r3, fp
   1afc0:	and	r8, r8, r4
   1afc4:	and	r9, r9, r5
   1afc8:	mov	r4, r8
   1afcc:	mov	r5, r9
   1afd0:	ldrd	r8, [sp, #80]	; 0x50
   1afd4:	strd	r2, [sp, #72]	; 0x48
   1afd8:	add	lr, sp, #4160	; 0x1040
   1afdc:	add	r3, sp, #4160	; 0x1040
   1afe0:	add	lr, lr, #60	; 0x3c
   1afe4:	lsr	ip, ip, #1
   1afe8:	add	r3, r3, #48	; 0x30
   1afec:	orr	ip, ip, r8, lsl #31
   1aff0:	str	ip, [lr]
   1aff4:	ldrd	r2, [r3]
   1aff8:	add	lr, sp, #4224	; 0x1080
   1affc:	lsr	ip, r9, #8
   1b000:	add	lr, lr, #4
   1b004:	orr	ip, ip, r8, lsl #24
   1b008:	str	ip, [lr]
   1b00c:	eor	r2, r2, r0
   1b010:	ldr	ip, [sp, #664]	; 0x298
   1b014:	ldr	lr, [sp, #16]
   1b018:	eor	r3, r3, r1
   1b01c:	mov	r0, r2
   1b020:	mov	r1, r3
   1b024:	ldrd	r2, [sp, #72]	; 0x48
   1b028:	orr	ip, ip, r9, lsl #25
   1b02c:	str	ip, [sp, #664]	; 0x298
   1b030:	lsr	lr, lr, #6
   1b034:	ldr	ip, [sp, #16]
   1b038:	str	lr, [sp, #672]	; 0x2a0
   1b03c:	orr	r2, r2, r4
   1b040:	lsr	lr, r9, #7
   1b044:	ldrd	r8, [sp, #16]
   1b048:	orr	r3, r3, r5
   1b04c:	mov	r4, r2
   1b050:	add	r2, sp, #4224	; 0x1080
   1b054:	mov	r5, r3
   1b058:	add	r2, r2, #8
   1b05c:	ldr	r3, [sp, #20]
   1b060:	lsr	ip, ip, #19
   1b064:	orr	ip, ip, r9, lsl #13
   1b068:	str	ip, [r2]
   1b06c:	add	r2, sp, #4224	; 0x1080
   1b070:	add	r2, r2, #20
   1b074:	lsl	r3, r3, #3
   1b078:	orr	r3, r3, r8, lsr #29
   1b07c:	str	lr, [sp, #668]	; 0x29c
   1b080:	str	r3, [r2]
   1b084:	add	r3, sp, #4160	; 0x1040
   1b088:	add	r3, r3, #56	; 0x38
   1b08c:	ldrd	r8, [r3]
   1b090:	add	r3, sp, #4224	; 0x1080
   1b094:	ldr	ip, [sp, #20]
   1b098:	ldrd	r2, [r3]
   1b09c:	eor	r9, r9, r3
   1b0a0:	ldr	r3, [sp, #672]	; 0x2a0
   1b0a4:	eor	r8, r8, r2
   1b0a8:	orr	r3, r3, ip, lsl #26
   1b0ac:	str	r3, [sp, #672]	; 0x2a0
   1b0b0:	ldrd	r2, [sp, #112]	; 0x70
   1b0b4:	adds	r2, r2, r6
   1b0b8:	adc	r3, r3, r7
   1b0bc:	adds	r4, r4, r0
   1b0c0:	adc	r5, r5, r1
   1b0c4:	ldrd	r0, [sp, #16]
   1b0c8:	strd	r2, [sp, #120]	; 0x78
   1b0cc:	lsr	r2, r1, #19
   1b0d0:	add	r1, sp, #664	; 0x298
   1b0d4:	lsl	r3, r0, #3
   1b0d8:	ldrd	r0, [r1]
   1b0dc:	eor	r0, r0, r8
   1b0e0:	eor	r1, r1, r9
   1b0e4:	ldrd	r8, [sp, #16]
   1b0e8:	orr	ip, r2, r8, lsl #13
   1b0ec:	add	r2, sp, #4224	; 0x1080
   1b0f0:	add	r2, r2, #12
   1b0f4:	str	ip, [r2]
   1b0f8:	add	r2, sp, #4224	; 0x1080
   1b0fc:	add	r2, r2, #16
   1b100:	orr	r3, r3, r9, lsr #29
   1b104:	str	r3, [r2]
   1b108:	lsr	r3, r9, #6
   1b10c:	str	r3, [sp, #676]	; 0x2a4
   1b110:	ldrd	r2, [sp, #176]	; 0xb0
   1b114:	adds	r8, r4, r6
   1b118:	adc	r9, r5, r7
   1b11c:	adds	r2, r2, r0
   1b120:	adc	r3, r3, r1
   1b124:	mov	r1, r3
   1b128:	add	ip, sp, #4224	; 0x1080
   1b12c:	add	r3, sp, #4224	; 0x1080
   1b130:	add	ip, ip, #16
   1b134:	add	r3, r3, #8
   1b138:	ldrd	r6, [ip]
   1b13c:	mov	r0, r2
   1b140:	ldrd	r2, [r3]
   1b144:	eor	r2, r2, r6
   1b148:	eor	r3, r3, r7
   1b14c:	mov	r4, r2
   1b150:	mov	r5, r3
   1b154:	ldrd	r2, [sp, #128]	; 0x80
   1b158:	ldrd	r6, [sp, #120]	; 0x78
   1b15c:	adds	r2, r2, r0
   1b160:	adc	r3, r3, r1
   1b164:	mov	r1, r3
   1b168:	add	r3, sp, #672	; 0x2a0
   1b16c:	mov	r0, r2
   1b170:	ldrd	r2, [r3]
   1b174:	lsr	lr, r6, #14
   1b178:	lsr	ip, r6, #18
   1b17c:	eor	r2, r2, r4
   1b180:	mov	r4, r2
   1b184:	add	r2, sp, #4224	; 0x1080
   1b188:	eor	r3, r3, r5
   1b18c:	add	r2, r2, #24
   1b190:	mov	r5, r3
   1b194:	orr	r3, lr, r7, lsl #18
   1b198:	str	r3, [r2]
   1b19c:	add	r2, sp, #4224	; 0x1080
   1b1a0:	add	r2, r2, #32
   1b1a4:	orr	r3, ip, r7, lsl #14
   1b1a8:	str	r3, [r2]
   1b1ac:	adds	r2, r0, r4
   1b1b0:	adc	r3, r1, r5
   1b1b4:	ldrd	r0, [sp, #120]	; 0x78
   1b1b8:	lsr	r6, r7, #18
   1b1bc:	lsr	lr, r7, #14
   1b1c0:	add	r7, sp, #4224	; 0x1080
   1b1c4:	lsl	r5, r1, #23
   1b1c8:	add	r7, r7, #28
   1b1cc:	add	r1, sp, #4224	; 0x1080
   1b1d0:	orr	lr, lr, r0, lsl #18
   1b1d4:	add	r1, r1, #36	; 0x24
   1b1d8:	str	lr, [r7]
   1b1dc:	orr	lr, r6, r0, lsl #14
   1b1e0:	str	lr, [r1]
   1b1e4:	ldrd	r6, [sp, #208]	; 0xd0
   1b1e8:	ldrd	r0, [sp, #136]	; 0x88
   1b1ec:	lsr	r4, r8, #28
   1b1f0:	lsl	ip, r9, #30
   1b1f4:	eor	r0, r0, r6
   1b1f8:	eor	r1, r1, r7
   1b1fc:	ldrd	r6, [sp, #120]	; 0x78
   1b200:	orr	ip, ip, r8, lsr #2
   1b204:	strd	r2, [sp, #112]	; 0x70
   1b208:	orr	lr, r5, r6, lsr #9
   1b20c:	add	r5, sp, #4224	; 0x1080
   1b210:	add	r5, r5, #44	; 0x2c
   1b214:	str	lr, [r5]
   1b218:	orr	r5, r4, r9, lsl #4
   1b21c:	add	r4, sp, #4224	; 0x1080
   1b220:	add	r4, r4, #48	; 0x30
   1b224:	str	r5, [r4]
   1b228:	add	r4, sp, #4224	; 0x1080
   1b22c:	add	r4, r4, #60	; 0x3c
   1b230:	str	ip, [r4]
   1b234:	add	r5, pc, #876	; 0x36c
   1b238:	ldrd	r4, [r5]
   1b23c:	and	r7, r7, r1
   1b240:	mov	r1, r7
   1b244:	adds	r4, r4, r2
   1b248:	ldr	r7, [sp, #124]	; 0x7c
   1b24c:	mov	r2, r4
   1b250:	add	r4, sp, #4224	; 0x1080
   1b254:	lsl	lr, r6, #23
   1b258:	add	r4, r4, #40	; 0x28
   1b25c:	orr	lr, lr, r7, lsr #9
   1b260:	str	lr, [r4]
   1b264:	add	lr, sp, #4224	; 0x1080
   1b268:	lsr	ip, r9, #28
   1b26c:	add	lr, lr, #52	; 0x34
   1b270:	orr	ip, ip, r8, lsl #4
   1b274:	str	ip, [lr]
   1b278:	ldr	ip, [sp, #48]	; 0x30
   1b27c:	adc	r5, r5, r3
   1b280:	mov	r3, r5
   1b284:	lsl	r5, r8, #30
   1b288:	lsr	lr, ip, #1
   1b28c:	orr	ip, r5, r9, lsr #2
   1b290:	add	r5, sp, #4224	; 0x1080
   1b294:	add	r5, r5, #56	; 0x38
   1b298:	lsl	r4, r9, #25
   1b29c:	str	ip, [r5]
   1b2a0:	orr	ip, r4, r8, lsr #7
   1b2a4:	add	r4, sp, #4288	; 0x10c0
   1b2a8:	add	r4, r4, #4
   1b2ac:	and	r6, r6, r0
   1b2b0:	mov	r0, r6
   1b2b4:	str	ip, [r4]
   1b2b8:	ldrd	r6, [sp, #208]	; 0xd0
   1b2bc:	lsl	ip, r8, #25
   1b2c0:	str	ip, [sp, #72]	; 0x48
   1b2c4:	add	ip, sp, #4224	; 0x1080
   1b2c8:	ldrd	r4, [sp, #200]	; 0xc8
   1b2cc:	add	ip, ip, #24
   1b2d0:	eor	r6, r6, r0
   1b2d4:	eor	r7, r7, r1
   1b2d8:	mov	r0, r6
   1b2dc:	mov	r1, r7
   1b2e0:	ldrd	r6, [ip]
   1b2e4:	add	ip, sp, #4224	; 0x1080
   1b2e8:	adds	r4, r4, r2
   1b2ec:	add	ip, ip, #32
   1b2f0:	adc	r5, r5, r3
   1b2f4:	mov	r2, r4
   1b2f8:	mov	r3, r5
   1b2fc:	ldrd	r4, [ip]
   1b300:	add	ip, sp, #4288	; 0x10c0
   1b304:	add	ip, ip, #8
   1b308:	eor	r6, r6, r4
   1b30c:	eor	r7, r7, r5
   1b310:	ldrd	r4, [sp, #48]	; 0x30
   1b314:	adds	r2, r2, r0
   1b318:	adc	r3, r3, r1
   1b31c:	orr	lr, lr, r5, lsl #31
   1b320:	str	lr, [ip]
   1b324:	lsr	lr, r4, #8
   1b328:	orr	ip, lr, r5, lsl #24
   1b32c:	add	lr, sp, #4288	; 0x10c0
   1b330:	add	lr, lr, #16
   1b334:	str	ip, [lr]
   1b338:	lsr	ip, r4, #7
   1b33c:	str	ip, [sp, #680]	; 0x2a8
   1b340:	ldr	ip, [sp, #72]	; 0x48
   1b344:	ldrd	r4, [sp, #184]	; 0xb8
   1b348:	add	lr, sp, #4288	; 0x10c0
   1b34c:	orr	ip, ip, r9, lsr #7
   1b350:	str	ip, [lr]
   1b354:	add	lr, sp, #4224	; 0x1080
   1b358:	orr	r4, r4, r8
   1b35c:	orr	r5, r5, r9
   1b360:	add	lr, lr, #56	; 0x38
   1b364:	ldr	ip, [sp, #52]	; 0x34
   1b368:	strd	r4, [sp, #152]	; 0x98
   1b36c:	ldrd	r4, [lr]
   1b370:	ldr	lr, [sp, #48]	; 0x30
   1b374:	lsr	ip, ip, #1
   1b378:	add	r1, sp, #4224	; 0x1080
   1b37c:	orr	ip, ip, lr, lsl #31
   1b380:	add	lr, sp, #4288	; 0x10c0
   1b384:	add	lr, lr, #12
   1b388:	str	ip, [lr]
   1b38c:	ldr	ip, [sp, #52]	; 0x34
   1b390:	ldr	lr, [sp, #48]	; 0x30
   1b394:	add	r1, r1, #40	; 0x28
   1b398:	lsr	ip, ip, #8
   1b39c:	ldrd	r0, [r1]
   1b3a0:	orr	ip, ip, lr, lsl #24
   1b3a4:	add	lr, sp, #4288	; 0x10c0
   1b3a8:	add	lr, lr, #20
   1b3ac:	eor	r1, r1, r7
   1b3b0:	str	ip, [lr]
   1b3b4:	ldr	lr, [sp, #52]	; 0x34
   1b3b8:	ldr	ip, [sp, #680]	; 0x2a8
   1b3bc:	mov	r7, r1
   1b3c0:	add	r1, sp, #4224	; 0x1080
   1b3c4:	add	r1, r1, #48	; 0x30
   1b3c8:	orr	ip, ip, lr, lsl #25
   1b3cc:	eor	r0, r0, r6
   1b3d0:	ldr	lr, [sp, #40]	; 0x28
   1b3d4:	mov	r6, r0
   1b3d8:	ldrd	r0, [r1]
   1b3dc:	adds	r6, r6, r2
   1b3e0:	lsr	lr, lr, #6
   1b3e4:	adc	r7, r7, r3
   1b3e8:	eor	r0, r0, r4
   1b3ec:	eor	r1, r1, r5
   1b3f0:	str	ip, [sp, #680]	; 0x2a8
   1b3f4:	ldrd	r4, [sp, #152]	; 0x98
   1b3f8:	ldr	ip, [sp, #40]	; 0x28
   1b3fc:	str	lr, [sp, #688]	; 0x2b0
   1b400:	ldrd	r2, [sp, #184]	; 0xb8
   1b404:	and	r4, r4, sl
   1b408:	and	r5, r5, fp
   1b40c:	and	r2, r2, r8
   1b410:	and	r3, r3, r9
   1b414:	lsr	ip, ip, #19
   1b418:	strd	r2, [sp, #72]	; 0x48
   1b41c:	add	r3, sp, #4288	; 0x10c0
   1b420:	ldrd	r2, [r3]
   1b424:	eor	r2, r2, r0
   1b428:	eor	r3, r3, r1
   1b42c:	mov	r0, r2
   1b430:	mov	r1, r3
   1b434:	ldrd	r2, [sp, #72]	; 0x48
   1b438:	orr	r2, r2, r4
   1b43c:	orr	r3, r3, r5
   1b440:	ldrd	r4, [sp, #40]	; 0x28
   1b444:	strd	r2, [sp, #152]	; 0x98
   1b448:	add	r2, sp, #4288	; 0x10c0
   1b44c:	add	r2, r2, #24
   1b450:	orr	ip, ip, r5, lsl #13
   1b454:	str	ip, [r2]
   1b458:	add	r2, sp, #4288	; 0x10c0
   1b45c:	lsl	r3, r5, #3
   1b460:	add	r2, r2, #36	; 0x24
   1b464:	orr	r3, r3, r4, lsr #29
   1b468:	str	r3, [r2]
   1b46c:	ldr	r3, [sp, #52]	; 0x34
   1b470:	ldr	ip, [sp, #688]	; 0x2b0
   1b474:	lsr	r2, r5, #19
   1b478:	lsr	r3, r3, #7
   1b47c:	str	r3, [sp, #684]	; 0x2ac
   1b480:	orr	ip, ip, r5, lsl #26
   1b484:	lsl	r3, r4, #3
   1b488:	ldrd	r4, [sp, #24]
   1b48c:	str	ip, [sp, #688]	; 0x2b0
   1b490:	adds	r4, r4, r6
   1b494:	adc	r5, r5, r7
   1b498:	strd	r4, [sp, #72]	; 0x48
   1b49c:	ldrd	r4, [sp, #152]	; 0x98
   1b4a0:	adds	r4, r4, r0
   1b4a4:	adc	r5, r5, r1
   1b4a8:	add	r1, sp, #4288	; 0x10c0
   1b4ac:	add	r1, r1, #8
   1b4b0:	strd	r4, [sp, #24]
   1b4b4:	ldrd	r4, [r1]
   1b4b8:	add	r1, sp, #4288	; 0x10c0
   1b4bc:	add	r1, r1, #16
   1b4c0:	ldrd	r0, [r1]
   1b4c4:	eor	r4, r4, r0
   1b4c8:	eor	r5, r5, r1
   1b4cc:	ldrd	r0, [sp, #40]	; 0x28
   1b4d0:	orr	ip, r2, r0, lsl #13
   1b4d4:	add	r2, sp, #4288	; 0x10c0
   1b4d8:	add	r2, r2, #28
   1b4dc:	str	ip, [r2]
   1b4e0:	add	r2, sp, #4288	; 0x10c0
   1b4e4:	add	r2, r2, #32
   1b4e8:	orr	r3, r3, r1, lsr #29
   1b4ec:	str	r3, [r2]
   1b4f0:	lsr	ip, r1, #6
   1b4f4:	add	r3, sp, #680	; 0x2a8
   1b4f8:	ldrd	r0, [sp, #24]
   1b4fc:	ldrd	r2, [r3]
   1b500:	str	ip, [sp, #692]	; 0x2b4
   1b504:	adds	r0, r0, r6
   1b508:	adc	r1, r1, r7
   1b50c:	eor	r2, r2, r4
   1b510:	eor	r3, r3, r5
   1b514:	mov	r4, r0
   1b518:	mov	r5, r1
   1b51c:	add	ip, sp, #4288	; 0x10c0
   1b520:	strd	r4, [sp, #176]	; 0xb0
   1b524:	ldrd	r4, [sp, #80]	; 0x50
   1b528:	add	r1, sp, #4288	; 0x10c0
   1b52c:	add	ip, ip, #32
   1b530:	adds	r4, r4, r2
   1b534:	add	r1, r1, #24
   1b538:	adc	r5, r5, r3
   1b53c:	add	r3, sp, #688	; 0x2b0
   1b540:	ldrd	r6, [ip]
   1b544:	ldrd	r0, [r1]
   1b548:	ldrd	r2, [r3]
   1b54c:	eor	r0, r0, r6
   1b550:	eor	r1, r1, r7
   1b554:	eor	r2, r2, r0
   1b558:	eor	r3, r3, r1
   1b55c:	mov	r0, r2
   1b560:	mov	r1, r3
   1b564:	ldrd	r2, [sp, #104]	; 0x68
   1b568:	ldrd	r6, [sp, #72]	; 0x48
   1b56c:	adds	r2, r2, r4
   1b570:	adc	r3, r3, r5
   1b574:	ldrd	r4, [sp, #72]	; 0x48
   1b578:	lsr	lr, r6, #14
   1b57c:	lsr	ip, r6, #18
   1b580:	mov	r6, r2
   1b584:	add	r2, sp, #4288	; 0x10c0
   1b588:	add	r2, r2, #40	; 0x28
   1b58c:	mov	r7, r3
   1b590:	orr	r3, lr, r5, lsl #18
   1b594:	str	r3, [r2]
   1b598:	add	r2, sp, #4288	; 0x10c0
   1b59c:	add	r2, r2, #48	; 0x30
   1b5a0:	b	1b5b8 <dcngettext@plt+0xa590>
   1b5a4:	nop			; (mov r0, r0)
   1b5a8:			; <UNDEFINED> instruction: 0x0654be30
   1b5ac:	strbgt	r5, [ip, -r3, lsr #3]!
   1b5b0:	usatle	r5, #15, r8, lsl #4
   1b5b4:	orrsle	lr, r2, r9, lsl r8
   1b5b8:	orr	r3, ip, r5, lsl #14
   1b5bc:	str	r3, [r2]
   1b5c0:	adds	r2, r6, r0
   1b5c4:	adc	r3, r7, r1
   1b5c8:	ldrd	r0, [sp, #176]	; 0xb0
   1b5cc:	strd	r2, [sp, #24]
   1b5d0:	lsr	lr, r5, #14
   1b5d4:	lsr	r4, r5, #18
   1b5d8:	ldr	r3, [sp, #76]	; 0x4c
   1b5dc:	lsr	r5, r0, #28
   1b5e0:	lsl	ip, r1, #30
   1b5e4:	ldrd	r0, [sp, #72]	; 0x48
   1b5e8:	add	r2, sp, #4288	; 0x10c0
   1b5ec:	add	r2, r2, #44	; 0x2c
   1b5f0:	lsl	r6, r3, #23
   1b5f4:	orr	r3, lr, r0, lsl #18
   1b5f8:	str	r3, [r2]
   1b5fc:	add	r2, sp, #4288	; 0x10c0
   1b600:	add	r2, r2, #52	; 0x34
   1b604:	orr	r3, r4, r0, lsl #14
   1b608:	str	r3, [r2]
   1b60c:	ldrd	r0, [sp, #136]	; 0x88
   1b610:	ldrd	r2, [sp, #120]	; 0x78
   1b614:	eor	r1, r1, r3
   1b618:	ldr	r3, [sp, #72]	; 0x48
   1b61c:	eor	r0, r0, r2
   1b620:	add	r2, sp, #4288	; 0x10c0
   1b624:	add	r2, r2, #60	; 0x3c
   1b628:	orr	r3, r6, r3, lsr #9
   1b62c:	str	r3, [r2]
   1b630:	ldrd	r6, [sp, #176]	; 0xb0
   1b634:	ldr	r3, [sp, #72]	; 0x48
   1b638:	add	r2, sp, #4352	; 0x1100
   1b63c:	lsl	lr, r3, #23
   1b640:	orr	r3, r5, r7, lsl #4
   1b644:	str	r3, [r2]
   1b648:	add	r2, sp, #4352	; 0x1100
   1b64c:	add	r2, r2, #12
   1b650:	orr	r3, ip, r6, lsr #2
   1b654:	str	r3, [r2]
   1b658:	sub	r5, pc, #176	; 0xb0
   1b65c:	ldrd	r4, [r5]
   1b660:	ldrd	r2, [sp, #24]
   1b664:	lsr	ip, r7, #28
   1b668:	orr	ip, ip, r6, lsl #4
   1b66c:	adds	r4, r4, r2
   1b670:	adc	r5, r5, r3
   1b674:	mov	r2, r4
   1b678:	mov	r3, r5
   1b67c:	ldrd	r4, [sp, #72]	; 0x48
   1b680:	and	r4, r4, r0
   1b684:	mov	r0, r4
   1b688:	ldr	r4, [sp, #76]	; 0x4c
   1b68c:	and	r5, r5, r1
   1b690:	mov	r1, r5
   1b694:	orr	lr, lr, r4, lsr #9
   1b698:	add	r4, sp, #4288	; 0x10c0
   1b69c:	add	r4, r4, #56	; 0x38
   1b6a0:	str	lr, [r4]
   1b6a4:	add	lr, sp, #4352	; 0x1100
   1b6a8:	add	lr, lr, #4
   1b6ac:	str	ip, [lr]
   1b6b0:	ldr	ip, [sp, #88]	; 0x58
   1b6b4:	lsl	r5, r6, #30
   1b6b8:	lsl	r4, r7, #25
   1b6bc:	lsr	lr, ip, #1
   1b6c0:	orr	ip, r5, r7, lsr #2
   1b6c4:	add	r5, sp, #4352	; 0x1100
   1b6c8:	add	r5, r5, #8
   1b6cc:	str	ip, [r5]
   1b6d0:	orr	ip, r4, r6, lsr #7
   1b6d4:	add	r4, sp, #4352	; 0x1100
   1b6d8:	add	r4, r4, #20
   1b6dc:	mov	r5, r7
   1b6e0:	str	ip, [r4]
   1b6e4:	mov	r4, r6
   1b6e8:	lsl	ip, r6, #25
   1b6ec:	ldrd	r6, [sp, #208]	; 0xd0
   1b6f0:	orr	r4, r4, r8
   1b6f4:	adds	r6, r6, r2
   1b6f8:	adc	r7, r7, r3
   1b6fc:	mov	r2, r6
   1b700:	mov	r3, r7
   1b704:	ldrd	r6, [sp, #136]	; 0x88
   1b708:	eor	r7, r7, r1
   1b70c:	add	r1, sp, #4288	; 0x10c0
   1b710:	eor	r6, r6, r0
   1b714:	add	r1, r1, #40	; 0x28
   1b718:	strd	r6, [sp, #80]	; 0x50
   1b71c:	ldrd	r6, [r1]
   1b720:	add	r1, sp, #4288	; 0x10c0
   1b724:	add	r1, r1, #48	; 0x30
   1b728:	ldrd	r0, [r1]
   1b72c:	eor	r6, r6, r0
   1b730:	ldr	r0, [sp, #92]	; 0x5c
   1b734:	eor	r7, r7, r1
   1b738:	add	r1, sp, #4352	; 0x1100
   1b73c:	add	r1, r1, #24
   1b740:	orr	lr, lr, r0, lsl #31
   1b744:	str	lr, [r1]
   1b748:	ldrd	r0, [sp, #88]	; 0x58
   1b74c:	lsr	lr, r0, #8
   1b750:	orr	lr, lr, r1, lsl #24
   1b754:	add	r1, sp, #4352	; 0x1100
   1b758:	add	r1, r1, #32
   1b75c:	str	lr, [r1]
   1b760:	mov	r1, r5
   1b764:	ldr	lr, [sp, #88]	; 0x58
   1b768:	orr	ip, ip, r1, lsr #7
   1b76c:	add	r1, sp, #4352	; 0x1100
   1b770:	add	r1, r1, #16
   1b774:	str	ip, [r1]
   1b778:	ldrd	r0, [sp, #80]	; 0x50
   1b77c:	lsr	lr, lr, #7
   1b780:	str	lr, [sp, #696]	; 0x2b8
   1b784:	adds	r0, r0, r2
   1b788:	adc	r1, r1, r3
   1b78c:	mov	r3, r1
   1b790:	add	r1, sp, #4288	; 0x10c0
   1b794:	add	r1, r1, #56	; 0x38
   1b798:	mov	r2, r0
   1b79c:	ldrd	r0, [r1]
   1b7a0:	add	lr, sp, #4352	; 0x1100
   1b7a4:	add	lr, lr, #8
   1b7a8:	eor	r0, r0, r6
   1b7ac:	eor	r1, r1, r7
   1b7b0:	ldrd	r6, [lr]
   1b7b4:	strd	r0, [sp, #80]	; 0x50
   1b7b8:	add	r1, sp, #4352	; 0x1100
   1b7bc:	orr	r5, r5, r9
   1b7c0:	ldrd	r0, [r1]
   1b7c4:	ldr	ip, [sp, #92]	; 0x5c
   1b7c8:	add	lr, sp, #4352	; 0x1100
   1b7cc:	eor	r0, r0, r6
   1b7d0:	eor	r1, r1, r7
   1b7d4:	mov	r6, r0
   1b7d8:	mov	r7, r1
   1b7dc:	ldrd	r0, [sp, #184]	; 0xb8
   1b7e0:	add	lr, lr, #28
   1b7e4:	lsr	ip, ip, #1
   1b7e8:	and	r0, r0, r4
   1b7ec:	and	r1, r1, r5
   1b7f0:	mov	r4, r0
   1b7f4:	mov	r5, r1
   1b7f8:	ldrd	r0, [sp, #88]	; 0x58
   1b7fc:	orr	ip, ip, r0, lsl #31
   1b800:	str	ip, [lr]
   1b804:	add	lr, sp, #4352	; 0x1100
   1b808:	lsr	ip, r1, #8
   1b80c:	add	lr, lr, #36	; 0x24
   1b810:	orr	ip, ip, r0, lsl #24
   1b814:	str	ip, [lr]
   1b818:	ldr	ip, [sp, #696]	; 0x2b8
   1b81c:	orr	ip, ip, r1, lsl #25
   1b820:	ldrd	r0, [sp, #112]	; 0x70
   1b824:	str	ip, [sp, #696]	; 0x2b8
   1b828:	lsr	lr, r0, #6
   1b82c:	lsr	ip, r0, #19
   1b830:	ldrd	r0, [sp, #80]	; 0x50
   1b834:	str	lr, [sp, #704]	; 0x2c0
   1b838:	adds	r0, r0, r2
   1b83c:	adc	r1, r1, r3
   1b840:	ldrd	r2, [sp, #176]	; 0xb0
   1b844:	strd	r0, [sp, #80]	; 0x50
   1b848:	add	r1, sp, #4352	; 0x1100
   1b84c:	add	r1, r1, #16
   1b850:	and	r2, r2, r8
   1b854:	ldrd	r0, [r1]
   1b858:	orr	r4, r4, r2
   1b85c:	add	r2, sp, #4352	; 0x1100
   1b860:	eor	r6, r6, r0
   1b864:	eor	r7, r7, r1
   1b868:	mov	r0, r6
   1b86c:	mov	r1, r7
   1b870:	add	r2, r2, #40	; 0x28
   1b874:	strd	r0, [sp, #152]	; 0x98
   1b878:	ldrd	r0, [sp, #112]	; 0x70
   1b87c:	and	r3, r3, r9
   1b880:	orr	r5, r5, r3
   1b884:	orr	ip, ip, r1, lsl #13
   1b888:	str	ip, [r2]
   1b88c:	add	r2, sp, #4352	; 0x1100
   1b890:	lsl	r3, r1, #3
   1b894:	add	r2, r2, #52	; 0x34
   1b898:	orr	r3, r3, r0, lsr #29
   1b89c:	str	r3, [r2]
   1b8a0:	ldr	r3, [sp, #92]	; 0x5c
   1b8a4:	ldr	ip, [sp, #704]	; 0x2c0
   1b8a8:	mov	r7, r1
   1b8ac:	lsr	r3, r3, #7
   1b8b0:	lsr	r2, r1, #19
   1b8b4:	mov	r6, r0
   1b8b8:	orr	ip, ip, r1, lsl #26
   1b8bc:	str	r3, [sp, #700]	; 0x2bc
   1b8c0:	lsl	r3, r0, #3
   1b8c4:	ldrd	r0, [sp, #80]	; 0x50
   1b8c8:	str	ip, [sp, #704]	; 0x2c0
   1b8cc:	add	ip, sp, #4352	; 0x1100
   1b8d0:	adds	r0, r0, sl
   1b8d4:	adc	r1, r1, fp
   1b8d8:	add	ip, ip, #24
   1b8dc:	strd	r0, [sp, #200]	; 0xc8
   1b8e0:	ldrd	r0, [sp, #152]	; 0x98
   1b8e4:	ldrd	sl, [ip]
   1b8e8:	add	ip, sp, #4352	; 0x1100
   1b8ec:	add	ip, ip, #32
   1b8f0:	adds	r0, r0, r4
   1b8f4:	adc	r1, r1, r5
   1b8f8:	ldrd	r4, [ip]
   1b8fc:	orr	ip, r2, r6, lsl #13
   1b900:	add	r2, sp, #4352	; 0x1100
   1b904:	add	r2, r2, #44	; 0x2c
   1b908:	str	ip, [r2]
   1b90c:	add	r2, sp, #4352	; 0x1100
   1b910:	add	r2, r2, #48	; 0x30
   1b914:	orr	r3, r3, r7, lsr #29
   1b918:	str	r3, [r2]
   1b91c:	add	r3, sp, #696	; 0x2b8
   1b920:	eor	sl, sl, r4
   1b924:	ldrd	r2, [r3]
   1b928:	eor	fp, fp, r5
   1b92c:	mov	r5, fp
   1b930:	eor	r2, r2, sl
   1b934:	ldrd	sl, [sp, #80]	; 0x50
   1b938:	lsr	ip, r7, #6
   1b93c:	str	ip, [sp, #708]	; 0x2c4
   1b940:	adds	sl, sl, r0
   1b944:	adc	fp, fp, r1
   1b948:	add	ip, sp, #4352	; 0x1100
   1b94c:	add	r1, sp, #4352	; 0x1100
   1b950:	add	ip, ip, #48	; 0x30
   1b954:	add	r1, r1, #40	; 0x28
   1b958:	ldrd	r6, [ip]
   1b95c:	ldrd	r0, [r1]
   1b960:	eor	r3, r3, r5
   1b964:	ldrd	r4, [sp, #48]	; 0x30
   1b968:	eor	r0, r0, r6
   1b96c:	eor	r1, r1, r7
   1b970:	ldrd	r6, [sp, #200]	; 0xc8
   1b974:	adds	r4, r4, r2
   1b978:	add	r2, sp, #704	; 0x2c0
   1b97c:	adc	r5, r5, r3
   1b980:	lsr	lr, r6, #14
   1b984:	lsr	r3, r6, #18
   1b988:	ldrd	r6, [r2]
   1b98c:	add	r2, sp, #4352	; 0x1100
   1b990:	add	r2, r2, #56	; 0x38
   1b994:	eor	r6, r6, r0
   1b998:	eor	r7, r7, r1
   1b99c:	mov	r0, r6
   1b9a0:	mov	r1, r7
   1b9a4:	ldrd	r6, [sp, #168]	; 0xa8
   1b9a8:	adds	r6, r6, r4
   1b9ac:	adc	r7, r7, r5
   1b9b0:	ldrd	r4, [sp, #200]	; 0xc8
   1b9b4:	orr	ip, r3, r5, lsl #14
   1b9b8:	add	r3, sp, #4416	; 0x1140
   1b9bc:	orr	lr, lr, r5, lsl #18
   1b9c0:	str	ip, [r3]
   1b9c4:	mov	r3, r5
   1b9c8:	str	lr, [r2]
   1b9cc:	mov	r2, r4
   1b9d0:	adds	r4, r6, r0
   1b9d4:	lsr	ip, r5, #18
   1b9d8:	lsl	r6, r3, #23
   1b9dc:	lsr	lr, r5, #14
   1b9e0:	adc	r5, r7, r1
   1b9e4:	mov	r1, r3
   1b9e8:	add	r3, sp, #4352	; 0x1100
   1b9ec:	add	r3, r3, #60	; 0x3c
   1b9f0:	str	ip, [sp, #80]	; 0x50
   1b9f4:	orr	lr, lr, r2, lsl #18
   1b9f8:	str	lr, [r3]
   1b9fc:	mov	r3, r1
   1ba00:	ldr	r1, [sp, #80]	; 0x50
   1ba04:	strd	r4, [sp, #48]	; 0x30
   1ba08:	orr	lr, r1, r2, lsl #14
   1ba0c:	add	r1, sp, #4416	; 0x1140
   1ba10:	add	r1, r1, #4
   1ba14:	ldrd	r4, [sp, #120]	; 0x78
   1ba18:	str	lr, [r1]
   1ba1c:	ldrd	r0, [sp, #72]	; 0x48
   1ba20:	orr	lr, r6, r2, lsr #9
   1ba24:	lsr	r7, sl, #28
   1ba28:	eor	r1, r1, r5
   1ba2c:	mov	r5, r3
   1ba30:	add	r3, sp, #4416	; 0x1140
   1ba34:	add	r3, r3, #12
   1ba38:	str	lr, [r3]
   1ba3c:	add	r3, sp, #4416	; 0x1140
   1ba40:	add	r3, r3, #16
   1ba44:	orr	r7, r7, fp, lsl #4
   1ba48:	str	r7, [r3]
   1ba4c:	add	r3, sp, #4416	; 0x1140
   1ba50:	lsl	ip, fp, #30
   1ba54:	add	r3, r3, #28
   1ba58:	orr	ip, ip, sl, lsr #2
   1ba5c:	ldrd	r6, [sp, #48]	; 0x30
   1ba60:	eor	r0, r0, r4
   1ba64:	str	ip, [r3]
   1ba68:	mov	r4, r2
   1ba6c:	lsl	lr, r2, #23
   1ba70:	add	r3, pc, #872	; 0x368
   1ba74:	ldrd	r2, [r3]
   1ba78:	lsr	ip, fp, #28
   1ba7c:	orr	ip, ip, sl, lsl #4
   1ba80:	adds	r2, r2, r6
   1ba84:	adc	r3, r3, r7
   1ba88:	mov	r6, r4
   1ba8c:	mov	r7, r5
   1ba90:	and	r6, r6, r0
   1ba94:	and	r7, r7, r1
   1ba98:	mov	r0, r6
   1ba9c:	mov	r1, r7
   1baa0:	ldrd	r6, [sp, #32]
   1baa4:	lsl	r5, sl, #30
   1baa8:	lsr	r4, r6, #7
   1baac:	str	r4, [sp, #712]	; 0x2c8
   1bab0:	ldr	r4, [sp, #204]	; 0xcc
   1bab4:	orr	lr, lr, r4, lsr #9
   1bab8:	add	r4, sp, #4416	; 0x1140
   1babc:	add	r4, r4, #8
   1bac0:	str	lr, [r4]
   1bac4:	add	lr, sp, #4416	; 0x1140
   1bac8:	add	lr, lr, #20
   1bacc:	str	ip, [lr]
   1bad0:	orr	ip, r5, fp, lsr #2
   1bad4:	add	r5, sp, #4416	; 0x1140
   1bad8:	add	r5, r5, #24
   1badc:	lsr	lr, r6, #1
   1bae0:	str	ip, [r5]
   1bae4:	ldrd	r6, [sp, #136]	; 0x88
   1bae8:	lsl	r4, fp, #25
   1baec:	orr	ip, r4, sl, lsr #7
   1baf0:	add	r4, sp, #4416	; 0x1140
   1baf4:	adds	r6, r6, r2
   1baf8:	add	r4, r4, #36	; 0x24
   1bafc:	adc	r7, r7, r3
   1bb00:	str	ip, [r4]
   1bb04:	mov	r2, r6
   1bb08:	lsl	ip, sl, #25
   1bb0c:	mov	r3, r7
   1bb10:	ldrd	r6, [sp, #120]	; 0x78
   1bb14:	str	ip, [sp, #80]	; 0x50
   1bb18:	add	ip, sp, #4352	; 0x1100
   1bb1c:	add	ip, ip, #56	; 0x38
   1bb20:	eor	r6, r6, r0
   1bb24:	eor	r7, r7, r1
   1bb28:	mov	r0, r6
   1bb2c:	mov	r1, r7
   1bb30:	ldrd	r6, [ip]
   1bb34:	add	ip, sp, #4416	; 0x1140
   1bb38:	adds	r2, r2, r0
   1bb3c:	ldrd	r4, [ip]
   1bb40:	add	ip, sp, #4416	; 0x1140
   1bb44:	add	ip, ip, #40	; 0x28
   1bb48:	eor	r6, r6, r4
   1bb4c:	eor	r7, r7, r5
   1bb50:	ldrd	r4, [sp, #32]
   1bb54:	adc	r3, r3, r1
   1bb58:	add	r1, sp, #4416	; 0x1140
   1bb5c:	orr	lr, lr, r5, lsl #31
   1bb60:	str	lr, [ip]
   1bb64:	lsr	lr, r4, #8
   1bb68:	orr	ip, lr, r5, lsl #24
   1bb6c:	ldrd	r4, [sp, #176]	; 0xb0
   1bb70:	add	lr, sp, #4416	; 0x1140
   1bb74:	add	lr, lr, #48	; 0x30
   1bb78:	orr	r4, r4, sl
   1bb7c:	orr	r5, r5, fp
   1bb80:	str	ip, [lr]
   1bb84:	strd	r4, [sp, #136]	; 0x88
   1bb88:	ldrd	r4, [sp, #32]
   1bb8c:	ldr	ip, [sp, #712]	; 0x2c8
   1bb90:	add	lr, sp, #4416	; 0x1140
   1bb94:	orr	ip, ip, r5, lsl #25
   1bb98:	str	ip, [sp, #712]	; 0x2c8
   1bb9c:	ldr	ip, [sp, #80]	; 0x50
   1bba0:	add	lr, lr, #32
   1bba4:	orr	ip, ip, fp, lsr #7
   1bba8:	str	ip, [lr]
   1bbac:	add	lr, sp, #4416	; 0x1140
   1bbb0:	add	lr, lr, #24
   1bbb4:	lsr	ip, r5, #1
   1bbb8:	ldrd	r4, [lr]
   1bbbc:	ldr	lr, [sp, #32]
   1bbc0:	add	r1, r1, #8
   1bbc4:	orr	ip, ip, lr, lsl #31
   1bbc8:	add	lr, sp, #4416	; 0x1140
   1bbcc:	add	lr, lr, #44	; 0x2c
   1bbd0:	str	ip, [lr]
   1bbd4:	ldr	ip, [sp, #36]	; 0x24
   1bbd8:	ldrd	r0, [r1]
   1bbdc:	ldr	lr, [sp, #32]
   1bbe0:	lsr	ip, ip, #8
   1bbe4:	eor	r0, r0, r6
   1bbe8:	orr	ip, ip, lr, lsl #24
   1bbec:	add	lr, sp, #4416	; 0x1140
   1bbf0:	eor	r1, r1, r7
   1bbf4:	mov	r6, r0
   1bbf8:	add	lr, lr, #52	; 0x34
   1bbfc:	adds	r6, r6, r2
   1bc00:	mov	r7, r1
   1bc04:	add	r1, sp, #4416	; 0x1140
   1bc08:	adc	r7, r7, r3
   1bc0c:	str	ip, [lr]
   1bc10:	ldrd	r2, [sp, #176]	; 0xb0
   1bc14:	ldr	lr, [sp, #36]	; 0x24
   1bc18:	add	r1, r1, #16
   1bc1c:	and	r2, r2, sl
   1bc20:	ldrd	r0, [r1]
   1bc24:	and	r3, r3, fp
   1bc28:	lsr	lr, lr, #7
   1bc2c:	str	lr, [sp, #716]	; 0x2cc
   1bc30:	ldr	lr, [sp, #24]
   1bc34:	eor	r0, r0, r4
   1bc38:	eor	r1, r1, r5
   1bc3c:	ldrd	r4, [sp, #136]	; 0x88
   1bc40:	strd	r2, [sp, #136]	; 0x88
   1bc44:	add	r3, sp, #4416	; 0x1140
   1bc48:	add	r3, r3, #32
   1bc4c:	lsr	lr, lr, #6
   1bc50:	ldr	ip, [sp, #24]
   1bc54:	str	lr, [sp, #720]	; 0x2d0
   1bc58:	ldrd	r2, [r3]
   1bc5c:	and	r4, r4, r8
   1bc60:	and	r5, r5, r9
   1bc64:	eor	r2, r2, r0
   1bc68:	eor	r3, r3, r1
   1bc6c:	ldrd	r0, [sp, #136]	; 0x88
   1bc70:	strd	r2, [sp, #80]	; 0x50
   1bc74:	add	r2, sp, #4416	; 0x1140
   1bc78:	orr	r0, r0, r4
   1bc7c:	orr	r1, r1, r5
   1bc80:	mov	r4, r0
   1bc84:	mov	r5, r1
   1bc88:	ldrd	r0, [sp, #24]
   1bc8c:	add	r2, r2, #56	; 0x38
   1bc90:	lsr	ip, ip, #19
   1bc94:	orr	ip, ip, r1, lsl #13
   1bc98:	str	ip, [r2]
   1bc9c:	add	r2, sp, #4480	; 0x1180
   1bca0:	lsl	r3, r1, #3
   1bca4:	add	r2, r2, #4
   1bca8:	orr	r3, r3, r0, lsr #29
   1bcac:	str	r3, [r2]
   1bcb0:	add	r1, sp, #4416	; 0x1140
   1bcb4:	add	r3, sp, #4416	; 0x1140
   1bcb8:	add	r3, r3, #40	; 0x28
   1bcbc:	add	r1, r1, #48	; 0x30
   1bcc0:	ldrd	r2, [r3]
   1bcc4:	ldrd	r0, [r1]
   1bcc8:	eor	r2, r2, r0
   1bccc:	eor	r3, r3, r1
   1bcd0:	ldrd	r0, [sp, #24]
   1bcd4:	strd	r2, [sp, #136]	; 0x88
   1bcd8:	ldr	r3, [sp, #720]	; 0x2d0
   1bcdc:	lsr	ip, r1, #19
   1bce0:	orr	r3, r3, r1, lsl #26
   1bce4:	str	r3, [sp, #720]	; 0x2d0
   1bce8:	ldrd	r2, [sp, #184]	; 0xb8
   1bcec:	lsl	lr, r0, #3
   1bcf0:	ldrd	r0, [sp, #136]	; 0x88
   1bcf4:	adds	r2, r2, r6
   1bcf8:	adc	r3, r3, r7
   1bcfc:	strd	r2, [sp, #208]	; 0xd0
   1bd00:	ldrd	r2, [sp, #80]	; 0x50
   1bd04:	adds	r2, r2, r4
   1bd08:	adc	r3, r3, r5
   1bd0c:	mov	r5, r3
   1bd10:	add	r3, sp, #712	; 0x2c8
   1bd14:	mov	r4, r2
   1bd18:	ldrd	r2, [r3]
   1bd1c:	eor	r3, r3, r1
   1bd20:	mov	r1, r3
   1bd24:	eor	r2, r2, r0
   1bd28:	ldr	r3, [sp, #24]
   1bd2c:	mov	r0, r2
   1bd30:	add	r2, sp, #4416	; 0x1140
   1bd34:	add	r2, r2, #60	; 0x3c
   1bd38:	orr	r3, ip, r3, lsl #13
   1bd3c:	str	r3, [r2]
   1bd40:	ldr	r3, [sp, #28]
   1bd44:	add	r2, sp, #4480	; 0x1180
   1bd48:	add	ip, sp, #4480	; 0x1180
   1bd4c:	orr	r3, lr, r3, lsr #29
   1bd50:	str	r3, [r2]
   1bd54:	ldr	r3, [sp, #28]
   1bd58:	adds	r2, r4, r6
   1bd5c:	lsr	r3, r3, #6
   1bd60:	str	r3, [sp, #724]	; 0x2d4
   1bd64:	adc	r3, r5, r7
   1bd68:	ldrd	r4, [sp, #88]	; 0x58
   1bd6c:	strd	r2, [sp, #136]	; 0x88
   1bd70:	add	r3, sp, #4416	; 0x1140
   1bd74:	add	r3, r3, #56	; 0x38
   1bd78:	ldrd	r6, [ip]
   1bd7c:	ldrd	r2, [r3]
   1bd80:	adds	r4, r4, r0
   1bd84:	adc	r5, r5, r1
   1bd88:	eor	r2, r2, r6
   1bd8c:	eor	r3, r3, r7
   1bd90:	ldrd	r6, [sp, #208]	; 0xd0
   1bd94:	mov	r0, r4
   1bd98:	mov	r1, r5
   1bd9c:	ldrd	r4, [sp, #192]	; 0xc0
   1bda0:	lsr	ip, r6, #18
   1bda4:	str	ip, [sp, #80]	; 0x50
   1bda8:	adds	r4, r4, r0
   1bdac:	add	ip, sp, #720	; 0x2d0
   1bdb0:	adc	r5, r5, r1
   1bdb4:	mov	r0, r4
   1bdb8:	mov	r1, r5
   1bdbc:	ldrd	r4, [ip]
   1bdc0:	lsr	lr, r6, #14
   1bdc4:	orr	lr, lr, r7, lsl #18
   1bdc8:	eor	r3, r3, r5
   1bdcc:	mov	r5, r3
   1bdd0:	add	r3, sp, #4480	; 0x1180
   1bdd4:	add	r3, r3, #8
   1bdd8:	b	1bdf0 <dcngettext@plt+0xadc8>
   1bddc:	nop			; (mov r0, r0)
   1bde0:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   1bde4:	ldrle	r0, [r9], r4, lsr #12
   1bde8:	ldrbpl	r2, [r1, -sl, lsr #32]!
   1bdec:	vst3.32	{d3,d5,d7}, [lr], r5
   1bdf0:	str	lr, [r3]
   1bdf4:	ldr	r3, [sp, #80]	; 0x50
   1bdf8:	eor	r2, r2, r4
   1bdfc:	orr	ip, r3, r7, lsl #14
   1be00:	add	r3, sp, #4480	; 0x1180
   1be04:	mov	r4, r2
   1be08:	add	r3, r3, #16
   1be0c:	mov	r2, r6
   1be10:	adds	r6, r0, r4
   1be14:	str	ip, [r3]
   1be18:	lsr	lr, r7, #14
   1be1c:	mov	r3, r7
   1be20:	lsr	ip, r7, #18
   1be24:	adc	r7, r1, r5
   1be28:	str	ip, [sp, #88]	; 0x58
   1be2c:	strd	r6, [sp, #80]	; 0x50
   1be30:	mov	r0, r2
   1be34:	add	r6, sp, #4480	; 0x1180
   1be38:	ldr	r1, [sp, #88]	; 0x58
   1be3c:	add	r6, r6, #12
   1be40:	orr	lr, lr, r0, lsl #18
   1be44:	str	lr, [r6]
   1be48:	orr	lr, r1, r0, lsl #14
   1be4c:	add	r1, sp, #4480	; 0x1180
   1be50:	add	r1, r1, #20
   1be54:	ldrd	r6, [sp, #200]	; 0xc8
   1be58:	str	lr, [r1]
   1be5c:	ldrd	r0, [sp, #72]	; 0x48
   1be60:	lsl	r5, r3, #23
   1be64:	ldrd	r2, [sp, #136]	; 0x88
   1be68:	eor	r0, r0, r6
   1be6c:	eor	r1, r1, r7
   1be70:	ldrd	r6, [sp, #208]	; 0xd0
   1be74:	lsr	r4, r2, #28
   1be78:	lsl	ip, r3, #30
   1be7c:	orr	lr, r5, r6, lsr #9
   1be80:	add	r5, sp, #4480	; 0x1180
   1be84:	add	r5, r5, #28
   1be88:	str	lr, [r5]
   1be8c:	lsl	lr, r6, #23
   1be90:	str	lr, [sp, #88]	; 0x58
   1be94:	add	lr, sp, #4480	; 0x1180
   1be98:	add	lr, lr, #32
   1be9c:	orr	r5, r4, r3, lsl #4
   1bea0:	str	r5, [lr]
   1bea4:	add	lr, sp, #4480	; 0x1180
   1bea8:	add	lr, lr, #44	; 0x2c
   1beac:	orr	ip, ip, r2, lsr #2
   1beb0:	ldrd	r4, [sp, #80]	; 0x50
   1beb4:	str	ip, [lr]
   1beb8:	lsr	ip, r3, #28
   1bebc:	sub	r3, pc, #220	; 0xdc
   1bec0:	ldrd	r2, [r3]
   1bec4:	ldr	lr, [sp, #136]	; 0x88
   1bec8:	adds	r2, r2, r4
   1becc:	adc	r3, r3, r5
   1bed0:	mov	r5, r7
   1bed4:	and	r5, r5, r1
   1bed8:	mov	r1, r5
   1bedc:	mov	r4, r6
   1bee0:	lsl	r5, lr, #30
   1bee4:	ldr	lr, [sp, #56]	; 0x38
   1bee8:	and	r4, r4, r0
   1beec:	mov	r0, r4
   1bef0:	ldr	r4, [sp, #88]	; 0x58
   1bef4:	lsr	lr, lr, #7
   1bef8:	str	lr, [sp, #728]	; 0x2d8
   1befc:	orr	lr, r4, r7, lsr #9
   1bf00:	add	r4, sp, #4480	; 0x1180
   1bf04:	add	r4, r4, #24
   1bf08:	ldrd	r6, [sp, #136]	; 0x88
   1bf0c:	str	lr, [r4]
   1bf10:	add	lr, sp, #4480	; 0x1180
   1bf14:	add	lr, lr, #36	; 0x24
   1bf18:	orr	ip, ip, r6, lsl #4
   1bf1c:	str	ip, [lr]
   1bf20:	ldr	ip, [sp, #56]	; 0x38
   1bf24:	lsl	r4, r7, #25
   1bf28:	lsr	lr, ip, #1
   1bf2c:	orr	ip, r5, r7, lsr #2
   1bf30:	add	r5, sp, #4480	; 0x1180
   1bf34:	add	r5, r5, #40	; 0x28
   1bf38:	str	ip, [r5]
   1bf3c:	orr	ip, r4, r6, lsr #7
   1bf40:	add	r4, sp, #4480	; 0x1180
   1bf44:	add	r4, r4, #52	; 0x34
   1bf48:	mov	r5, r7
   1bf4c:	str	ip, [r4]
   1bf50:	mov	r4, r6
   1bf54:	lsl	ip, r6, #25
   1bf58:	ldrd	r6, [sp, #120]	; 0x78
   1bf5c:	orr	r4, r4, sl
   1bf60:	orr	r5, r5, fp
   1bf64:	adds	r6, r6, r2
   1bf68:	adc	r7, r7, r3
   1bf6c:	mov	r2, r6
   1bf70:	mov	r3, r7
   1bf74:	ldrd	r6, [sp, #72]	; 0x48
   1bf78:	eor	r7, r7, r1
   1bf7c:	add	r1, sp, #4480	; 0x1180
   1bf80:	eor	r6, r6, r0
   1bf84:	add	r1, r1, #8
   1bf88:	strd	r6, [sp, #88]	; 0x58
   1bf8c:	ldrd	r6, [r1]
   1bf90:	add	r1, sp, #4480	; 0x1180
   1bf94:	add	r1, r1, #16
   1bf98:	ldrd	r0, [r1]
   1bf9c:	eor	r6, r6, r0
   1bfa0:	ldr	r0, [sp, #60]	; 0x3c
   1bfa4:	eor	r7, r7, r1
   1bfa8:	add	r1, sp, #4480	; 0x1180
   1bfac:	add	r1, r1, #56	; 0x38
   1bfb0:	orr	lr, lr, r0, lsl #31
   1bfb4:	str	lr, [r1]
   1bfb8:	ldrd	r0, [sp, #56]	; 0x38
   1bfbc:	lsr	lr, r0, #8
   1bfc0:	orr	lr, lr, r1, lsl #24
   1bfc4:	add	r1, sp, #4544	; 0x11c0
   1bfc8:	str	lr, [r1]
   1bfcc:	ldr	r1, [sp, #60]	; 0x3c
   1bfd0:	ldr	lr, [sp, #728]	; 0x2d8
   1bfd4:	orr	lr, lr, r1, lsl #25
   1bfd8:	str	lr, [sp, #728]	; 0x2d8
   1bfdc:	ldr	lr, [sp, #140]	; 0x8c
   1bfe0:	add	r1, sp, #4480	; 0x1180
   1bfe4:	add	r1, r1, #48	; 0x30
   1bfe8:	orr	ip, ip, lr, lsr #7
   1bfec:	str	ip, [r1]
   1bff0:	ldrd	r0, [sp, #88]	; 0x58
   1bff4:	ldr	ip, [sp, #60]	; 0x3c
   1bff8:	adds	r0, r0, r2
   1bffc:	adc	r1, r1, r3
   1c000:	add	r3, sp, #4480	; 0x1180
   1c004:	add	r3, r3, #24
   1c008:	strd	r0, [sp, #88]	; 0x58
   1c00c:	ldrd	r0, [r3]
   1c010:	add	r3, sp, #4480	; 0x1180
   1c014:	add	r3, r3, #32
   1c018:	eor	r0, r0, r6
   1c01c:	eor	r1, r1, r7
   1c020:	mov	r6, r0
   1c024:	mov	r7, r1
   1c028:	ldrd	r0, [r3]
   1c02c:	add	r3, sp, #4480	; 0x1180
   1c030:	add	r3, r3, #40	; 0x28
   1c034:	lsr	ip, ip, #1
   1c038:	ldrd	r2, [r3]
   1c03c:	eor	r0, r0, r2
   1c040:	eor	r1, r1, r3
   1c044:	ldrd	r2, [sp, #176]	; 0xb0
   1c048:	strd	r0, [sp, #120]	; 0x78
   1c04c:	ldrd	r0, [sp, #56]	; 0x38
   1c050:	and	r2, r2, r4
   1c054:	mov	r4, r2
   1c058:	add	r2, sp, #4480	; 0x1180
   1c05c:	and	r3, r3, r5
   1c060:	add	r2, r2, #60	; 0x3c
   1c064:	mov	r5, r3
   1c068:	orr	r3, ip, r0, lsl #31
   1c06c:	str	r3, [r2]
   1c070:	add	r2, sp, #4544	; 0x11c0
   1c074:	lsr	ip, r1, #8
   1c078:	add	r2, r2, #4
   1c07c:	orr	r3, ip, r0, lsl #24
   1c080:	str	r3, [r2]
   1c084:	ldrd	r2, [sp, #48]	; 0x30
   1c088:	lsr	lr, r1, #7
   1c08c:	add	r1, sp, #4480	; 0x1180
   1c090:	lsr	r3, r2, #6
   1c094:	str	r3, [sp, #736]	; 0x2e0
   1c098:	lsr	ip, r2, #19
   1c09c:	ldrd	r2, [sp, #88]	; 0x58
   1c0a0:	add	r1, r1, #48	; 0x30
   1c0a4:	str	lr, [sp, #732]	; 0x2dc
   1c0a8:	adds	r2, r2, r6
   1c0ac:	ldrd	r0, [r1]
   1c0b0:	adc	r3, r3, r7
   1c0b4:	ldrd	r6, [sp, #120]	; 0x78
   1c0b8:	strd	r2, [sp, #88]	; 0x58
   1c0bc:	ldrd	r2, [sp, #136]	; 0x88
   1c0c0:	eor	r6, r6, r0
   1c0c4:	eor	r7, r7, r1
   1c0c8:	mov	r0, r6
   1c0cc:	mov	r1, r7
   1c0d0:	and	r2, r2, sl
   1c0d4:	strd	r0, [sp, #120]	; 0x78
   1c0d8:	ldrd	r0, [sp, #48]	; 0x30
   1c0dc:	orr	r4, r4, r2
   1c0e0:	add	r2, sp, #4544	; 0x11c0
   1c0e4:	add	r2, r2, #8
   1c0e8:	orr	ip, ip, r1, lsl #13
   1c0ec:	str	ip, [r2]
   1c0f0:	and	r3, r3, fp
   1c0f4:	ldr	ip, [sp, #736]	; 0x2e0
   1c0f8:	add	r2, sp, #4544	; 0x11c0
   1c0fc:	orr	r5, r5, r3
   1c100:	add	r2, r2, #20
   1c104:	lsl	r3, r1, #3
   1c108:	orr	r3, r3, r0, lsr #29
   1c10c:	orr	ip, ip, r1, lsl #26
   1c110:	str	r3, [r2]
   1c114:	str	ip, [sp, #736]	; 0x2e0
   1c118:	lsr	r2, r1, #19
   1c11c:	lsl	r3, r0, #3
   1c120:	ldrd	r0, [sp, #88]	; 0x58
   1c124:	add	ip, sp, #4480	; 0x1180
   1c128:	add	ip, ip, #56	; 0x38
   1c12c:	adds	r0, r0, r8
   1c130:	adc	r1, r1, r9
   1c134:	mov	r6, r0
   1c138:	mov	r7, r1
   1c13c:	ldrd	r0, [sp, #120]	; 0x78
   1c140:	ldrd	r8, [ip]
   1c144:	add	ip, sp, #4544	; 0x11c0
   1c148:	adds	r0, r0, r4
   1c14c:	adc	r1, r1, r5
   1c150:	ldrd	r4, [ip]
   1c154:	lsr	lr, r6, #14
   1c158:	eor	r8, r8, r4
   1c15c:	eor	r9, r9, r5
   1c160:	ldrd	r4, [sp, #48]	; 0x30
   1c164:	orr	ip, r2, r4, lsl #13
   1c168:	add	r2, sp, #4544	; 0x11c0
   1c16c:	add	r2, r2, #12
   1c170:	str	ip, [r2]
   1c174:	add	r2, sp, #4544	; 0x11c0
   1c178:	add	r2, r2, #16
   1c17c:	orr	r3, r3, r5, lsr #29
   1c180:	str	r3, [r2]
   1c184:	add	r3, sp, #728	; 0x2d8
   1c188:	lsr	ip, r6, #18
   1c18c:	ldrd	r2, [r3]
   1c190:	eor	r3, r3, r9
   1c194:	mov	r9, r3
   1c198:	eor	r2, r2, r8
   1c19c:	lsr	r3, r5, #6
   1c1a0:	mov	r8, r2
   1c1a4:	str	r3, [sp, #740]	; 0x2e4
   1c1a8:	ldrd	r2, [sp, #88]	; 0x58
   1c1ac:	adds	r2, r2, r0
   1c1b0:	adc	r3, r3, r1
   1c1b4:	mov	r4, r2
   1c1b8:	mov	r5, r3
   1c1bc:	add	r3, sp, #4544	; 0x11c0
   1c1c0:	strd	r4, [sp, #216]	; 0xd8
   1c1c4:	add	r3, r3, #8
   1c1c8:	ldrd	r4, [sp, #32]
   1c1cc:	ldrd	r0, [r3]
   1c1d0:	add	r3, sp, #4544	; 0x11c0
   1c1d4:	adds	r4, r4, r8
   1c1d8:	add	r3, r3, #16
   1c1dc:	mov	r8, r4
   1c1e0:	mov	r4, r6
   1c1e4:	add	r6, sp, #736	; 0x2e0
   1c1e8:	ldrd	r2, [r3]
   1c1ec:	adc	r5, r5, r9
   1c1f0:	mov	r9, r5
   1c1f4:	mov	r5, r7
   1c1f8:	ldrd	r6, [r6]
   1c1fc:	eor	r0, r0, r2
   1c200:	eor	r1, r1, r3
   1c204:	eor	r6, r6, r0
   1c208:	eor	r7, r7, r1
   1c20c:	mov	r0, r6
   1c210:	mov	r1, r7
   1c214:	ldrd	r6, [sp, #144]	; 0x90
   1c218:	orr	lr, lr, r5, lsl #18
   1c21c:	orr	ip, ip, r5, lsl #14
   1c220:	adds	r6, r6, r8
   1c224:	adc	r7, r7, r9
   1c228:	mov	r8, r6
   1c22c:	mov	r9, r7
   1c230:	mov	r6, r4
   1c234:	mov	r7, r5
   1c238:	add	r4, sp, #4544	; 0x11c0
   1c23c:	add	r4, r4, #24
   1c240:	strd	r6, [sp, #152]	; 0x98
   1c244:	adds	r6, r8, r0
   1c248:	str	lr, [r4]
   1c24c:	adc	r7, r9, r1
   1c250:	add	r4, sp, #4544	; 0x11c0
   1c254:	ldrd	r0, [sp, #152]	; 0x98
   1c258:	add	r4, r4, #32
   1c25c:	strd	r6, [sp, #32]
   1c260:	add	r6, sp, #4544	; 0x11c0
   1c264:	str	ip, [r4]
   1c268:	lsr	lr, r5, #14
   1c26c:	lsl	ip, r1, #23
   1c270:	add	r6, r6, #28
   1c274:	add	r1, sp, #4544	; 0x11c0
   1c278:	lsr	r4, r5, #18
   1c27c:	orr	lr, lr, r0, lsl #18
   1c280:	add	r1, r1, #36	; 0x24
   1c284:	str	lr, [r6]
   1c288:	orr	lr, r4, r0, lsl #14
   1c28c:	ldrd	r6, [sp, #200]	; 0xc8
   1c290:	str	lr, [r1]
   1c294:	ldrd	r0, [sp, #208]	; 0xd0
   1c298:	str	ip, [sp, #88]	; 0x58
   1c29c:	ldr	r4, [sp, #88]	; 0x58
   1c2a0:	eor	r0, r0, r6
   1c2a4:	eor	r1, r1, r7
   1c2a8:	ldrd	r6, [sp, #152]	; 0x98
   1c2ac:	ldrd	r8, [sp, #216]	; 0xd8
   1c2b0:	add	r3, pc, #888	; 0x378
   1c2b4:	ldrd	r2, [r3]
   1c2b8:	orr	lr, r4, r6, lsr #9
   1c2bc:	add	r4, sp, #4544	; 0x11c0
   1c2c0:	add	r4, r4, #44	; 0x2c
   1c2c4:	str	lr, [r4]
   1c2c8:	lsl	lr, r6, #23
   1c2cc:	add	r4, sp, #4544	; 0x11c0
   1c2d0:	add	r6, sp, #4544	; 0x11c0
   1c2d4:	lsr	r5, r8, #28
   1c2d8:	lsl	ip, r9, #30
   1c2dc:	add	r4, r4, #48	; 0x30
   1c2e0:	add	r6, r6, #60	; 0x3c
   1c2e4:	orr	r5, r5, r9, lsl #4
   1c2e8:	orr	ip, ip, r8, lsr #2
   1c2ec:	str	r5, [r4]
   1c2f0:	str	ip, [r6]
   1c2f4:	mov	r4, r8
   1c2f8:	ldrd	r6, [sp, #32]
   1c2fc:	mov	r5, r9
   1c300:	lsr	ip, r9, #28
   1c304:	ldrd	r8, [sp, #152]	; 0x98
   1c308:	adds	r6, r6, r2
   1c30c:	adc	r7, r7, r3
   1c310:	and	r8, r8, r0
   1c314:	and	r9, r9, r1
   1c318:	mov	r0, r8
   1c31c:	mov	r1, r9
   1c320:	ldrd	r8, [sp, #64]	; 0x40
   1c324:	mov	r2, r6
   1c328:	mov	r3, r7
   1c32c:	mov	r6, r4
   1c330:	mov	r7, r5
   1c334:	lsl	r5, r4, #30
   1c338:	lsr	r4, r8, #7
   1c33c:	str	r4, [sp, #744]	; 0x2e8
   1c340:	ldr	r4, [sp, #156]	; 0x9c
   1c344:	orr	ip, ip, r6, lsl #4
   1c348:	mov	r9, r7
   1c34c:	orr	lr, lr, r4, lsr #9
   1c350:	add	r4, sp, #4544	; 0x11c0
   1c354:	add	r4, r4, #40	; 0x28
   1c358:	str	lr, [r4]
   1c35c:	add	lr, sp, #4544	; 0x11c0
   1c360:	add	lr, lr, #52	; 0x34
   1c364:	str	ip, [lr]
   1c368:	orr	ip, r5, r7, lsr #2
   1c36c:	add	r5, sp, #4544	; 0x11c0
   1c370:	add	r5, r5, #56	; 0x38
   1c374:	lsl	r4, r7, #25
   1c378:	str	ip, [r5]
   1c37c:	orr	ip, r4, r6, lsr #7
   1c380:	add	r4, sp, #4608	; 0x1200
   1c384:	add	r4, r4, #4
   1c388:	lsr	lr, r8, #1
   1c38c:	str	ip, [r4]
   1c390:	mov	r8, r6
   1c394:	lsl	ip, r6, #25
   1c398:	ldrd	r6, [sp, #72]	; 0x48
   1c39c:	add	r4, sp, #4544	; 0x11c0
   1c3a0:	add	r4, r4, #24
   1c3a4:	adds	r6, r6, r2
   1c3a8:	adc	r7, r7, r3
   1c3ac:	mov	r2, r6
   1c3b0:	mov	r3, r7
   1c3b4:	ldrd	r6, [sp, #200]	; 0xc8
   1c3b8:	eor	r6, r6, r0
   1c3bc:	eor	r7, r7, r1
   1c3c0:	mov	r0, r6
   1c3c4:	mov	r1, r7
   1c3c8:	ldrd	r6, [r4]
   1c3cc:	add	r4, sp, #4544	; 0x11c0
   1c3d0:	add	r4, r4, #32
   1c3d4:	ldrd	r4, [r4]
   1c3d8:	eor	r6, r6, r4
   1c3dc:	eor	r7, r7, r5
   1c3e0:	add	r4, sp, #4608	; 0x1200
   1c3e4:	strd	r6, [sp, #88]	; 0x58
   1c3e8:	ldrd	r6, [sp, #64]	; 0x40
   1c3ec:	add	r4, r4, #8
   1c3f0:	orr	lr, lr, r7, lsl #31
   1c3f4:	str	lr, [r4]
   1c3f8:	add	r4, sp, #4608	; 0x1200
   1c3fc:	lsr	lr, r6, #8
   1c400:	add	r4, r4, #16
   1c404:	orr	lr, lr, r7, lsl #24
   1c408:	str	lr, [r4]
   1c40c:	ldrd	r4, [sp, #136]	; 0x88
   1c410:	mov	r7, r9
   1c414:	ldr	lr, [sp, #744]	; 0x2e8
   1c418:	orr	r5, r5, r9
   1c41c:	ldr	r9, [sp, #68]	; 0x44
   1c420:	adds	r6, r2, r0
   1c424:	orr	ip, ip, r7, lsr #7
   1c428:	orr	lr, lr, r9, lsl #25
   1c42c:	mov	r9, r7
   1c430:	adc	r7, r3, r1
   1c434:	add	r3, sp, #4544	; 0x11c0
   1c438:	add	r3, r3, #40	; 0x28
   1c43c:	ldrd	r0, [r3]
   1c440:	ldrd	r2, [sp, #88]	; 0x58
   1c444:	strd	r6, [sp, #72]	; 0x48
   1c448:	str	lr, [sp, #744]	; 0x2e8
   1c44c:	eor	r3, r3, r1
   1c450:	mov	r7, r3
   1c454:	add	r3, sp, #4544	; 0x11c0
   1c458:	add	r3, r3, #48	; 0x30
   1c45c:	eor	r2, r2, r0
   1c460:	ldrd	r0, [r3]
   1c464:	add	r3, sp, #4544	; 0x11c0
   1c468:	add	r3, r3, #56	; 0x38
   1c46c:	add	lr, sp, #4608	; 0x1200
   1c470:	mov	r6, r2
   1c474:	ldrd	r2, [r3]
   1c478:	str	ip, [lr]
   1c47c:	ldr	ip, [sp, #68]	; 0x44
   1c480:	eor	r1, r1, r3
   1c484:	ldr	r3, [sp, #64]	; 0x40
   1c488:	eor	r0, r0, r2
   1c48c:	add	r2, sp, #4608	; 0x1200
   1c490:	lsr	ip, ip, #1
   1c494:	add	r2, r2, #12
   1c498:	orr	r3, ip, r3, lsl #31
   1c49c:	str	r3, [r2]
   1c4a0:	ldr	r3, [sp, #68]	; 0x44
   1c4a4:	add	r2, sp, #4608	; 0x1200
   1c4a8:	add	r2, r2, #20
   1c4ac:	lsr	ip, r3, #8
   1c4b0:	ldr	r3, [sp, #64]	; 0x40
   1c4b4:	orr	r4, r4, r8
   1c4b8:	and	r4, r4, sl
   1c4bc:	orr	r3, ip, r3, lsl #24
   1c4c0:	str	r3, [r2]
   1c4c4:	ldr	r3, [sp, #80]	; 0x50
   1c4c8:	and	r5, r5, fp
   1c4cc:	lsr	ip, r3, #19
   1c4d0:	ldr	r3, [sp, #68]	; 0x44
   1c4d4:	lsr	r3, r3, #7
   1c4d8:	str	r3, [sp, #748]	; 0x2ec
   1c4dc:	ldr	r3, [sp, #80]	; 0x50
   1c4e0:	lsr	r3, r3, #6
   1c4e4:	str	r3, [sp, #752]	; 0x2f0
   1c4e8:	ldrd	r2, [sp, #72]	; 0x48
   1c4ec:	adds	r2, r2, r6
   1c4f0:	adc	r3, r3, r7
   1c4f4:	mov	r6, r2
   1c4f8:	mov	r7, r3
   1c4fc:	ldrd	r2, [sp, #136]	; 0x88
   1c500:	and	r2, r2, r8
   1c504:	and	r3, r3, r9
   1c508:	ldrd	r8, [lr]
   1c50c:	orr	r4, r4, r2
   1c510:	add	r2, sp, #4608	; 0x1200
   1c514:	eor	r8, r8, r0
   1c518:	eor	r9, r9, r1
   1c51c:	mov	r0, r8
   1c520:	mov	r1, r9
   1c524:	ldrd	r8, [sp, #80]	; 0x50
   1c528:	add	r2, r2, #24
   1c52c:	orr	r5, r5, r3
   1c530:	orr	ip, ip, r9, lsl #13
   1c534:	str	ip, [r2]
   1c538:	add	r2, sp, #4608	; 0x1200
   1c53c:	ldr	ip, [sp, #752]	; 0x2f0
   1c540:	lsl	r3, r9, #3
   1c544:	add	r2, r2, #36	; 0x24
   1c548:	orr	r3, r3, r8, lsr #29
   1c54c:	str	r3, [r2]
   1c550:	orr	ip, ip, r9, lsl #26
   1c554:	lsr	r2, r9, #19
   1c558:	lsl	r3, r8, #3
   1c55c:	ldrd	r8, [sp, #176]	; 0xb0
   1c560:	str	ip, [sp, #752]	; 0x2f0
   1c564:	add	ip, sp, #4608	; 0x1200
   1c568:	adds	r8, r8, r6
   1c56c:	adc	r9, r9, r7
   1c570:	add	ip, ip, #8
   1c574:	strd	r8, [sp, #184]	; 0xb8
   1c578:	ldrd	r8, [ip]
   1c57c:	add	ip, sp, #4608	; 0x1200
   1c580:	add	ip, ip, #16
   1c584:	adds	r0, r0, r4
   1c588:	adc	r1, r1, r5
   1c58c:	ldrd	r4, [ip]
   1c590:	eor	r8, r8, r4
   1c594:	eor	r9, r9, r5
   1c598:	ldrd	r4, [sp, #80]	; 0x50
   1c59c:	orr	ip, r2, r4, lsl #13
   1c5a0:	add	r2, sp, #4608	; 0x1200
   1c5a4:	add	r2, r2, #28
   1c5a8:	str	ip, [r2]
   1c5ac:	add	r2, sp, #4608	; 0x1200
   1c5b0:	add	r2, r2, #32
   1c5b4:	orr	r3, r3, r5, lsr #29
   1c5b8:	str	r3, [r2]
   1c5bc:	add	r3, sp, #744	; 0x2e8
   1c5c0:	adds	r4, r0, r6
   1c5c4:	ldrd	r2, [r3]
   1c5c8:	eor	r3, r3, r9
   1c5cc:	mov	r9, r3
   1c5d0:	lsr	r3, r5, #6
   1c5d4:	str	r3, [sp, #756]	; 0x2f4
   1c5d8:	add	r3, sp, #4608	; 0x1200
   1c5dc:	add	r3, r3, #24
   1c5e0:	adc	r5, r1, r7
   1c5e4:	ldrd	r0, [r3]
   1c5e8:	add	r3, sp, #4608	; 0x1200
   1c5ec:	add	r3, r3, #32
   1c5f0:	eor	r2, r2, r8
   1c5f4:	mov	r8, r2
   1c5f8:	ldrd	r2, [r3]
   1c5fc:	strd	r4, [sp, #88]	; 0x58
   1c600:	ldrd	r4, [sp, #56]	; 0x38
   1c604:	eor	r1, r1, r3
   1c608:	add	r3, sp, #752	; 0x2f0
   1c60c:	eor	r0, r0, r2
   1c610:	ldrd	r2, [r3]
   1c614:	ldrd	r6, [sp, #184]	; 0xb8
   1c618:	adds	r4, r4, r8
   1c61c:	eor	r2, r2, r0
   1c620:	adc	r5, r5, r9
   1c624:	mov	r0, r2
   1c628:	b	1c640 <dcngettext@plt+0xb618>
   1c62c:	nop			; (mov r0, r0)
   1c630:	adcscc	sp, fp, #184, 2	; 0x2e
   1c634:	rsbne	sl, sl, r0, ror r0
   1c638:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   1c63c:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   1c640:	add	r2, sp, #4608	; 0x1200
   1c644:	mov	r8, r4
   1c648:	mov	r9, r5
   1c64c:	lsr	lr, r6, #14
   1c650:	ldrd	r4, [sp, #16]
   1c654:	eor	r3, r3, r1
   1c658:	add	r2, r2, #40	; 0x28
   1c65c:	mov	r1, r3
   1c660:	orr	r3, lr, r7, lsl #18
   1c664:	str	r3, [r2]
   1c668:	add	r2, sp, #4608	; 0x1200
   1c66c:	adds	r4, r4, r8
   1c670:	lsr	ip, r6, #18
   1c674:	add	r2, r2, #48	; 0x30
   1c678:	orr	r3, ip, r7, lsl #14
   1c67c:	mov	r8, r4
   1c680:	adc	r5, r5, r9
   1c684:	str	r3, [r2]
   1c688:	adds	r2, r8, r0
   1c68c:	adc	r3, r5, r1
   1c690:	mov	r8, r6
   1c694:	strd	r2, [sp, #72]	; 0x48
   1c698:	add	r2, sp, #4608	; 0x1200
   1c69c:	lsr	lr, r7, #14
   1c6a0:	add	r2, r2, #44	; 0x2c
   1c6a4:	orr	r3, lr, r8, lsl #18
   1c6a8:	ldrd	r0, [sp, #88]	; 0x58
   1c6ac:	str	r3, [r2]
   1c6b0:	add	r2, sp, #4608	; 0x1200
   1c6b4:	lsr	r4, r7, #18
   1c6b8:	add	r2, r2, #52	; 0x34
   1c6bc:	orr	r3, r4, r8, lsl #14
   1c6c0:	ldrd	r8, [sp, #208]	; 0xd0
   1c6c4:	str	r3, [r2]
   1c6c8:	ldrd	r2, [sp, #152]	; 0x98
   1c6cc:	lsl	ip, r1, #30
   1c6d0:	mov	r1, r9
   1c6d4:	lsr	r5, r0, #28
   1c6d8:	eor	r1, r1, r3
   1c6dc:	mov	r0, r8
   1c6e0:	ldr	r3, [sp, #184]	; 0xb8
   1c6e4:	eor	r0, r0, r2
   1c6e8:	add	r2, sp, #4608	; 0x1200
   1c6ec:	lsl	r6, r7, #23
   1c6f0:	add	r2, r2, #60	; 0x3c
   1c6f4:	orr	r3, r6, r3, lsr #9
   1c6f8:	str	r3, [r2]
   1c6fc:	ldr	r3, [sp, #92]	; 0x5c
   1c700:	add	r2, sp, #4672	; 0x1240
   1c704:	ldrd	r6, [sp, #184]	; 0xb8
   1c708:	orr	r3, r5, r3, lsl #4
   1c70c:	ldrd	r4, [sp, #88]	; 0x58
   1c710:	str	r3, [r2]
   1c714:	add	r2, sp, #4672	; 0x1240
   1c718:	add	r2, r2, #12
   1c71c:	orr	r3, ip, r4, lsr #2
   1c720:	str	r3, [r2]
   1c724:	lsr	ip, r5, #28
   1c728:	ldrd	r2, [sp, #72]	; 0x48
   1c72c:	sub	r5, pc, #252	; 0xfc
   1c730:	ldrd	r4, [r5]
   1c734:	lsl	lr, r6, #23
   1c738:	orr	lr, lr, r7, lsr #9
   1c73c:	adds	r4, r4, r2
   1c740:	mov	r2, r4
   1c744:	mov	r4, r6
   1c748:	and	r4, r4, r0
   1c74c:	mov	r0, r4
   1c750:	ldr	r4, [sp, #96]	; 0x60
   1c754:	adc	r5, r5, r3
   1c758:	mov	r3, r5
   1c75c:	lsr	r4, r4, #7
   1c760:	str	r4, [sp, #760]	; 0x2f8
   1c764:	add	r4, sp, #4608	; 0x1200
   1c768:	add	r4, r4, #56	; 0x38
   1c76c:	mov	r5, r7
   1c770:	ldrd	r6, [sp, #88]	; 0x58
   1c774:	str	lr, [r4]
   1c778:	add	lr, sp, #4672	; 0x1240
   1c77c:	and	r5, r5, r1
   1c780:	add	lr, lr, #4
   1c784:	mov	r1, r5
   1c788:	orr	ip, ip, r6, lsl #4
   1c78c:	ldr	r5, [sp, #88]	; 0x58
   1c790:	str	ip, [lr]
   1c794:	ldr	ip, [sp, #96]	; 0x60
   1c798:	lsl	r5, r5, #30
   1c79c:	lsl	r4, r7, #25
   1c7a0:	lsr	lr, ip, #1
   1c7a4:	orr	ip, r5, r7, lsr #2
   1c7a8:	add	r5, sp, #4672	; 0x1240
   1c7ac:	add	r5, r5, #8
   1c7b0:	str	ip, [r5]
   1c7b4:	orr	ip, r4, r6, lsr #7
   1c7b8:	add	r4, sp, #4672	; 0x1240
   1c7bc:	add	r4, r4, #20
   1c7c0:	mov	r5, r7
   1c7c4:	str	ip, [r4]
   1c7c8:	mov	r4, r6
   1c7cc:	lsl	ip, r6, #25
   1c7d0:	ldrd	r6, [sp, #200]	; 0xc8
   1c7d4:	str	ip, [sp, #120]	; 0x78
   1c7d8:	add	ip, sp, #4608	; 0x1200
   1c7dc:	adds	r6, r6, r2
   1c7e0:	adc	r7, r7, r3
   1c7e4:	mov	r3, r7
   1c7e8:	mov	r7, r9
   1c7ec:	eor	r7, r7, r1
   1c7f0:	add	r1, sp, #4608	; 0x1200
   1c7f4:	add	ip, ip, #48	; 0x30
   1c7f8:	add	r1, r1, #40	; 0x28
   1c7fc:	mov	r2, r6
   1c800:	mov	r6, r8
   1c804:	eor	r6, r6, r0
   1c808:	ldrd	r8, [ip]
   1c80c:	ldrd	r0, [r1]
   1c810:	strd	r6, [sp, #56]	; 0x38
   1c814:	add	ip, sp, #4672	; 0x1240
   1c818:	eor	r0, r0, r8
   1c81c:	eor	r1, r1, r9
   1c820:	mov	r6, r0
   1c824:	mov	r7, r1
   1c828:	ldrd	r0, [sp, #96]	; 0x60
   1c82c:	add	ip, ip, #24
   1c830:	mov	r9, r5
   1c834:	orr	lr, lr, r1, lsl #31
   1c838:	str	lr, [ip]
   1c83c:	lsr	lr, r0, #8
   1c840:	orr	lr, lr, r1, lsl #24
   1c844:	add	r1, sp, #4672	; 0x1240
   1c848:	add	r1, r1, #32
   1c84c:	str	lr, [r1]
   1c850:	ldrd	r0, [sp, #216]	; 0xd8
   1c854:	ldr	lr, [sp, #760]	; 0x2f8
   1c858:	orr	r0, r0, r4
   1c85c:	orr	r1, r1, r5
   1c860:	mov	r4, r0
   1c864:	mov	r5, r1
   1c868:	ldrd	r0, [sp, #96]	; 0x60
   1c86c:	orr	lr, lr, r1, lsl #25
   1c870:	str	lr, [sp, #760]	; 0x2f8
   1c874:	ldr	lr, [sp, #120]	; 0x78
   1c878:	orr	ip, lr, r9, lsr #7
   1c87c:	add	lr, sp, #4672	; 0x1240
   1c880:	add	lr, lr, #16
   1c884:	str	ip, [lr]
   1c888:	lsr	ip, r1, #1
   1c88c:	add	r1, sp, #4608	; 0x1200
   1c890:	add	r1, r1, #56	; 0x38
   1c894:	ldrd	r8, [sp, #56]	; 0x38
   1c898:	ldrd	r0, [r1]
   1c89c:	add	lr, sp, #4672	; 0x1240
   1c8a0:	adds	r8, r8, r2
   1c8a4:	eor	r1, r1, r7
   1c8a8:	mov	r7, r1
   1c8ac:	add	lr, lr, #8
   1c8b0:	add	r1, sp, #4672	; 0x1240
   1c8b4:	adc	r9, r9, r3
   1c8b8:	eor	r0, r0, r6
   1c8bc:	mov	r2, r8
   1c8c0:	mov	r3, r9
   1c8c4:	mov	r6, r0
   1c8c8:	ldrd	r8, [lr]
   1c8cc:	ldrd	r0, [r1]
   1c8d0:	add	lr, sp, #4672	; 0x1240
   1c8d4:	add	lr, lr, #28
   1c8d8:	eor	r0, r0, r8
   1c8dc:	eor	r1, r1, r9
   1c8e0:	ldrd	r8, [sp, #136]	; 0x88
   1c8e4:	adds	r6, r6, r2
   1c8e8:	adc	r7, r7, r3
   1c8ec:	and	r8, r8, r4
   1c8f0:	and	r9, r9, r5
   1c8f4:	mov	r4, r8
   1c8f8:	mov	r5, r9
   1c8fc:	ldrd	r8, [sp, #96]	; 0x60
   1c900:	ldrd	r2, [sp, #88]	; 0x58
   1c904:	orr	ip, ip, r8, lsl #31
   1c908:	str	ip, [lr]
   1c90c:	add	lr, sp, #4672	; 0x1240
   1c910:	lsr	ip, r9, #8
   1c914:	add	lr, lr, #36	; 0x24
   1c918:	orr	ip, ip, r8, lsl #24
   1c91c:	str	ip, [lr]
   1c920:	lsr	lr, r9, #7
   1c924:	str	lr, [sp, #764]	; 0x2fc
   1c928:	ldr	lr, [sp, #32]
   1c92c:	ldrd	r8, [sp, #216]	; 0xd8
   1c930:	ldr	ip, [sp, #32]
   1c934:	lsr	lr, lr, #6
   1c938:	str	lr, [sp, #768]	; 0x300
   1c93c:	add	lr, sp, #4672	; 0x1240
   1c940:	add	lr, lr, #16
   1c944:	and	r8, r8, r2
   1c948:	and	r9, r9, r3
   1c94c:	mov	r2, r8
   1c950:	mov	r3, r9
   1c954:	ldrd	r8, [lr]
   1c958:	orr	r4, r4, r2
   1c95c:	add	r2, sp, #4672	; 0x1240
   1c960:	eor	r8, r8, r0
   1c964:	eor	r9, r9, r1
   1c968:	mov	r0, r8
   1c96c:	mov	r1, r9
   1c970:	ldrd	r8, [sp, #32]
   1c974:	add	r2, r2, #40	; 0x28
   1c978:	lsr	ip, ip, #19
   1c97c:	orr	ip, ip, r9, lsl #13
   1c980:	str	ip, [r2]
   1c984:	ldr	ip, [sp, #768]	; 0x300
   1c988:	add	r2, sp, #4672	; 0x1240
   1c98c:	orr	ip, ip, r9, lsl #26
   1c990:	orr	r5, r5, r3
   1c994:	add	r2, r2, #52	; 0x34
   1c998:	lsl	r3, r9, #3
   1c99c:	str	ip, [sp, #768]	; 0x300
   1c9a0:	add	ip, sp, #4672	; 0x1240
   1c9a4:	orr	r3, r3, r8, lsr #29
   1c9a8:	add	ip, ip, #24
   1c9ac:	str	r3, [r2]
   1c9b0:	lsl	r3, r8, #3
   1c9b4:	adds	r8, sl, r6
   1c9b8:	lsr	r2, r9, #19
   1c9bc:	adc	r9, fp, r7
   1c9c0:	ldrd	sl, [ip]
   1c9c4:	add	ip, sp, #4672	; 0x1240
   1c9c8:	add	ip, ip, #32
   1c9cc:	adds	r0, r0, r4
   1c9d0:	adc	r1, r1, r5
   1c9d4:	ldrd	r4, [ip]
   1c9d8:	strd	r8, [sp, #56]	; 0x38
   1c9dc:	eor	sl, sl, r4
   1c9e0:	eor	fp, fp, r5
   1c9e4:	mov	r8, sl
   1c9e8:	mov	r9, fp
   1c9ec:	ldrd	sl, [sp, #32]
   1c9f0:	orr	ip, r2, sl, lsl #13
   1c9f4:	add	r2, sp, #4672	; 0x1240
   1c9f8:	add	r2, r2, #44	; 0x2c
   1c9fc:	str	ip, [r2]
   1ca00:	add	r2, sp, #4672	; 0x1240
   1ca04:	add	r2, r2, #48	; 0x30
   1ca08:	orr	r3, r3, fp, lsr #29
   1ca0c:	str	r3, [r2]
   1ca10:	add	r3, sp, #760	; 0x2f8
   1ca14:	adds	sl, r0, r6
   1ca18:	ldrd	r2, [r3]
   1ca1c:	add	r6, sp, #768	; 0x300
   1ca20:	eor	r3, r3, r9
   1ca24:	mov	r9, r3
   1ca28:	lsr	r3, fp, #6
   1ca2c:	str	r3, [sp, #772]	; 0x304
   1ca30:	add	r3, sp, #4672	; 0x1240
   1ca34:	add	r3, r3, #40	; 0x28
   1ca38:	adc	fp, r1, r7
   1ca3c:	ldrd	r0, [r3]
   1ca40:	add	r3, sp, #4672	; 0x1240
   1ca44:	add	r3, r3, #48	; 0x30
   1ca48:	eor	r2, r2, r8
   1ca4c:	mov	r8, r2
   1ca50:	ldrd	r2, [r3]
   1ca54:	ldrd	r4, [sp, #64]	; 0x40
   1ca58:	ldrd	r6, [r6]
   1ca5c:	eor	r0, r0, r2
   1ca60:	eor	r1, r1, r3
   1ca64:	adds	r4, r4, r8
   1ca68:	eor	r6, r6, r0
   1ca6c:	eor	r7, r7, r1
   1ca70:	adc	r5, r5, r9
   1ca74:	mov	r0, r6
   1ca78:	mov	r1, r7
   1ca7c:	ldrd	r6, [sp, #40]	; 0x28
   1ca80:	mov	r8, r4
   1ca84:	mov	r9, r5
   1ca88:	ldrd	r4, [sp, #56]	; 0x38
   1ca8c:	adds	r6, r6, r8
   1ca90:	adc	r7, r7, r9
   1ca94:	lsr	lr, r4, #14
   1ca98:	lsr	ip, r4, #18
   1ca9c:	add	r4, sp, #4672	; 0x1240
   1caa0:	adds	r6, r6, r0
   1caa4:	mov	r9, r7
   1caa8:	add	r4, r4, #56	; 0x38
   1caac:	adc	r7, r9, r1
   1cab0:	orr	lr, lr, r5, lsl #18
   1cab4:	ldrd	r0, [sp, #56]	; 0x38
   1cab8:	str	lr, [r4]
   1cabc:	add	r4, sp, #4736	; 0x1280
   1cac0:	mov	r8, r6
   1cac4:	orr	ip, ip, r5, lsl #14
   1cac8:	add	r6, sp, #4672	; 0x1240
   1cacc:	str	ip, [r4]
   1cad0:	lsr	lr, r5, #14
   1cad4:	lsl	ip, r1, #23
   1cad8:	add	r6, r6, #60	; 0x3c
   1cadc:	add	r1, sp, #4736	; 0x1280
   1cae0:	lsr	r4, r5, #18
   1cae4:	orr	lr, lr, r0, lsl #18
   1cae8:	add	r1, r1, #4
   1caec:	str	lr, [r6]
   1caf0:	orr	lr, r4, r0, lsl #14
   1caf4:	mov	r9, r7
   1caf8:	str	lr, [r1]
   1cafc:	ldrd	r6, [sp, #152]	; 0x98
   1cb00:	ldrd	r0, [sp, #184]	; 0xb8
   1cb04:	str	ip, [sp, #64]	; 0x40
   1cb08:	ldr	r4, [sp, #64]	; 0x40
   1cb0c:	eor	r0, r0, r6
   1cb10:	eor	r1, r1, r7
   1cb14:	ldrd	r6, [sp, #56]	; 0x38
   1cb18:	add	r3, pc, #888	; 0x378
   1cb1c:	ldrd	r2, [r3]
   1cb20:	lsr	r5, sl, #28
   1cb24:	orr	lr, r4, r6, lsr #9
   1cb28:	add	r4, sp, #4736	; 0x1280
   1cb2c:	add	r4, r4, #12
   1cb30:	str	lr, [r4]
   1cb34:	add	r4, sp, #4736	; 0x1280
   1cb38:	add	r4, r4, #16
   1cb3c:	orr	r5, r5, fp, lsl #4
   1cb40:	str	r5, [r4]
   1cb44:	add	r4, sp, #4736	; 0x1280
   1cb48:	lsl	ip, fp, #30
   1cb4c:	lsl	lr, r6, #23
   1cb50:	add	r4, r4, #28
   1cb54:	adds	r6, r8, r2
   1cb58:	adc	r7, r9, r3
   1cb5c:	orr	ip, ip, sl, lsr #2
   1cb60:	strd	r8, [sp, #120]	; 0x78
   1cb64:	ldrd	r8, [sp, #56]	; 0x38
   1cb68:	str	ip, [r4]
   1cb6c:	add	r4, sp, #4736	; 0x1280
   1cb70:	add	r4, r4, #8
   1cb74:	orr	lr, lr, r9, lsr #9
   1cb78:	str	lr, [r4]
   1cb7c:	add	lr, sp, #4736	; 0x1280
   1cb80:	mov	r2, r6
   1cb84:	mov	r3, r7
   1cb88:	lsr	ip, fp, #28
   1cb8c:	mov	r6, r8
   1cb90:	mov	r7, r9
   1cb94:	add	lr, lr, #20
   1cb98:	lsl	r5, sl, #30
   1cb9c:	orr	ip, ip, sl, lsl #4
   1cba0:	and	r6, r6, r0
   1cba4:	and	r7, r7, r1
   1cba8:	mov	r0, r6
   1cbac:	mov	r1, r7
   1cbb0:	str	ip, [lr]
   1cbb4:	ldrd	r6, [sp, #208]	; 0xd0
   1cbb8:	orr	ip, r5, fp, lsr #2
   1cbbc:	add	r5, sp, #4736	; 0x1280
   1cbc0:	add	r5, r5, #24
   1cbc4:	lsl	r4, fp, #25
   1cbc8:	adds	r6, r6, r2
   1cbcc:	str	ip, [r5]
   1cbd0:	orr	ip, r4, sl, lsr #7
   1cbd4:	add	r4, sp, #4736	; 0x1280
   1cbd8:	adc	r7, r7, r3
   1cbdc:	add	r4, r4, #36	; 0x24
   1cbe0:	mov	r2, r6
   1cbe4:	mov	r3, r7
   1cbe8:	ldrd	r6, [sp, #152]	; 0x98
   1cbec:	str	ip, [r4]
   1cbf0:	add	r4, sp, #4672	; 0x1240
   1cbf4:	add	r4, r4, #56	; 0x38
   1cbf8:	eor	r6, r6, r0
   1cbfc:	eor	r7, r7, r1
   1cc00:	mov	r0, r6
   1cc04:	mov	r1, r7
   1cc08:	ldrd	r6, [r4]
   1cc0c:	add	r4, sp, #4736	; 0x1280
   1cc10:	ldrd	r8, [sp, #160]	; 0xa0
   1cc14:	ldrd	r4, [r4]
   1cc18:	adds	r2, r2, r0
   1cc1c:	lsr	lr, r8, #1
   1cc20:	eor	r6, r6, r4
   1cc24:	mov	r4, r8
   1cc28:	add	r8, sp, #4736	; 0x1280
   1cc2c:	add	r8, r8, #40	; 0x28
   1cc30:	orr	lr, lr, r9, lsl #31
   1cc34:	str	lr, [r8]
   1cc38:	add	r8, sp, #4736	; 0x1280
   1cc3c:	adc	r3, r3, r1
   1cc40:	lsr	lr, r4, #8
   1cc44:	add	r8, r8, #48	; 0x30
   1cc48:	add	r1, sp, #4736	; 0x1280
   1cc4c:	orr	lr, lr, r9, lsl #24
   1cc50:	add	r1, r1, #8
   1cc54:	str	lr, [r8]
   1cc58:	lsr	lr, r4, #7
   1cc5c:	str	lr, [sp, #776]	; 0x308
   1cc60:	ldrd	r0, [r1]
   1cc64:	eor	r7, r7, r5
   1cc68:	add	lr, sp, #4736	; 0x1280
   1cc6c:	eor	r0, r0, r6
   1cc70:	eor	r1, r1, r7
   1cc74:	lsl	ip, sl, #25
   1cc78:	add	lr, lr, #32
   1cc7c:	orr	ip, ip, fp, lsr #7
   1cc80:	str	ip, [lr]
   1cc84:	strd	r0, [sp, #64]	; 0x40
   1cc88:	add	lr, sp, #4736	; 0x1280
   1cc8c:	add	r1, sp, #4736	; 0x1280
   1cc90:	add	lr, lr, #24
   1cc94:	add	r1, r1, #16
   1cc98:	ldrd	r6, [lr]
   1cc9c:	ldrd	r0, [r1]
   1cca0:	ldrd	r8, [sp, #88]	; 0x58
   1cca4:	ldr	ip, [sp, #164]	; 0xa4
   1cca8:	eor	r0, r0, r6
   1ccac:	eor	r1, r1, r7
   1ccb0:	ldrd	r6, [sp, #216]	; 0xd8
   1ccb4:	orr	r4, r8, sl
   1ccb8:	orr	r5, r9, fp
   1ccbc:	and	r6, r6, r4
   1ccc0:	and	r7, r7, r5
   1ccc4:	mov	r4, r6
   1ccc8:	mov	r5, r7
   1cccc:	ldrd	r6, [sp, #160]	; 0xa0
   1ccd0:	add	lr, sp, #4736	; 0x1280
   1ccd4:	add	lr, lr, #44	; 0x2c
   1ccd8:	lsr	ip, ip, #1
   1ccdc:	orr	ip, ip, r6, lsl #31
   1cce0:	str	ip, [lr]
   1cce4:	add	lr, sp, #4736	; 0x1280
   1cce8:	lsr	ip, r7, #8
   1ccec:	add	lr, lr, #52	; 0x34
   1ccf0:	orr	ip, ip, r6, lsl #24
   1ccf4:	str	ip, [lr]
   1ccf8:	ldr	ip, [sp, #776]	; 0x308
   1ccfc:	orr	ip, ip, r7, lsl #25
   1cd00:	ldrd	r6, [sp, #72]	; 0x48
   1cd04:	str	ip, [sp, #776]	; 0x308
   1cd08:	lsr	lr, r6, #6
   1cd0c:	lsr	ip, r6, #19
   1cd10:	ldrd	r6, [sp, #64]	; 0x40
   1cd14:	str	lr, [sp, #784]	; 0x310
   1cd18:	add	lr, sp, #4736	; 0x1280
   1cd1c:	add	lr, lr, #32
   1cd20:	adds	r6, r6, r2
   1cd24:	adc	r7, r7, r3
   1cd28:	mov	r2, r8
   1cd2c:	mov	r3, r9
   1cd30:	ldrd	r8, [lr]
   1cd34:	and	r2, r2, sl
   1cd38:	orr	r4, r4, r2
   1cd3c:	eor	r8, r8, r0
   1cd40:	eor	r9, r9, r1
   1cd44:	mov	r0, r8
   1cd48:	mov	r1, r9
   1cd4c:	ldrd	r8, [sp, #72]	; 0x48
   1cd50:	add	r2, sp, #4736	; 0x1280
   1cd54:	add	r2, r2, #56	; 0x38
   1cd58:	orr	ip, ip, r9, lsl #13
   1cd5c:	str	ip, [r2]
   1cd60:	and	r3, r3, fp
   1cd64:	add	r2, sp, #4800	; 0x12c0
   1cd68:	orr	r5, r5, r3
   1cd6c:	add	r2, r2, #4
   1cd70:	lsl	r3, r9, #3
   1cd74:	orr	r3, r3, r8, lsr #29
   1cd78:	str	r3, [r2]
   1cd7c:	ldr	r3, [sp, #164]	; 0xa4
   1cd80:	ldr	ip, [sp, #784]	; 0x310
   1cd84:	lsr	r2, r9, #19
   1cd88:	lsr	r3, r3, #7
   1cd8c:	str	r3, [sp, #780]	; 0x30c
   1cd90:	orr	ip, ip, r9, lsl #26
   1cd94:	lsl	r3, r8, #3
   1cd98:	ldrd	r8, [sp, #136]	; 0x88
   1cd9c:	str	ip, [sp, #784]	; 0x310
   1cda0:	add	ip, sp, #4736	; 0x1280
   1cda4:	adds	r8, r8, r6
   1cda8:	adc	r9, r9, r7
   1cdac:	add	ip, ip, #40	; 0x28
   1cdb0:	strd	r8, [sp, #176]	; 0xb0
   1cdb4:	ldrd	r8, [ip]
   1cdb8:	add	ip, sp, #4736	; 0x1280
   1cdbc:	add	ip, ip, #48	; 0x30
   1cdc0:	adds	r0, r0, r4
   1cdc4:	adc	r1, r1, r5
   1cdc8:	ldrd	r4, [ip]
   1cdcc:	eor	r8, r8, r4
   1cdd0:	eor	r9, r9, r5
   1cdd4:	ldrd	r4, [sp, #72]	; 0x48
   1cdd8:	orr	ip, r2, r4, lsl #13
   1cddc:	add	r2, sp, #4736	; 0x1280
   1cde0:	add	r2, r2, #60	; 0x3c
   1cde4:	str	ip, [r2]
   1cde8:	add	r2, sp, #4800	; 0x12c0
   1cdec:	orr	r3, r3, r5, lsr #29
   1cdf0:	str	r3, [r2]
   1cdf4:	add	r3, sp, #776	; 0x308
   1cdf8:	ldrd	r2, [r3]
   1cdfc:	eor	r2, r2, r8
   1ce00:	eor	r3, r3, r9
   1ce04:	mov	r8, r2
   1ce08:	mov	r9, r3
   1ce0c:	adds	r2, r0, r6
   1ce10:	lsr	r3, r5, #6
   1ce14:	str	r3, [sp, #788]	; 0x314
   1ce18:	adc	r3, r1, r7
   1ce1c:	ldrd	r4, [sp, #96]	; 0x60
   1ce20:	strd	r2, [sp, #64]	; 0x40
   1ce24:	add	r3, sp, #4736	; 0x1280
   1ce28:	add	r3, r3, #56	; 0x38
   1ce2c:	adds	r4, r4, r8
   1ce30:	ldrd	r0, [r3]
   1ce34:	add	r3, sp, #4800	; 0x12c0
   1ce38:	mov	r8, r4
   1ce3c:	add	r4, sp, #784	; 0x310
   1ce40:	ldrd	r2, [r3]
   1ce44:	adc	r5, r5, r9
   1ce48:	mov	r9, r5
   1ce4c:	ldrd	r4, [r4]
   1ce50:	eor	r0, r0, r2
   1ce54:	eor	r1, r1, r3
   1ce58:	eor	r4, r4, r0
   1ce5c:	eor	r5, r5, r1
   1ce60:	mov	r0, r4
   1ce64:	mov	r1, r5
   1ce68:	ldrd	r4, [sp, #112]	; 0x70
   1ce6c:	ldrd	r6, [sp, #176]	; 0xb0
   1ce70:	add	r3, pc, #40	; 0x28
   1ce74:	ldrd	r2, [r3]
   1ce78:	adds	r4, r4, r8
   1ce7c:	mov	r8, r4
   1ce80:	add	r4, sp, #4800	; 0x12c0
   1ce84:	lsr	lr, r6, #14
   1ce88:	add	r4, r4, #8
   1ce8c:	orr	lr, lr, r7, lsl #18
   1ce90:	b	1cea8 <dcngettext@plt+0xbe80>
   1ce94:	nop			; (mov r0, r0)
   1ce98:	cmppl	r1, r3, asr fp
   1ce9c:	cdpne	12, 3, cr6, cr7, cr8, {0}
   1cea0:	svcle	0x008eeb99
   1cea4:	strbcs	r7, [r8, -ip, asr #14]
   1cea8:	str	lr, [r4]
   1ceac:	add	r4, sp, #4800	; 0x12c0
   1ceb0:	adc	r5, r5, r9
   1ceb4:	lsr	ip, r6, #18
   1ceb8:	add	r4, r4, #16
   1cebc:	adds	r6, r8, r0
   1cec0:	mov	r9, r5
   1cec4:	orr	ip, ip, r7, lsl #14
   1cec8:	str	ip, [r4]
   1cecc:	lsr	lr, r7, #14
   1ced0:	lsr	r4, r7, #18
   1ced4:	adc	r7, r9, r1
   1ced8:	ldrd	r8, [sp, #176]	; 0xb0
   1cedc:	strd	r6, [sp, #136]	; 0x88
   1cee0:	ldrd	r6, [sp, #56]	; 0x38
   1cee4:	lsl	r1, r9, #23
   1cee8:	str	r1, [sp, #200]	; 0xc8
   1ceec:	ldrd	r0, [sp, #64]	; 0x40
   1cef0:	orr	lr, lr, r8, lsl #18
   1cef4:	lsl	ip, r1, #30
   1cef8:	add	r1, sp, #4800	; 0x12c0
   1cefc:	add	r1, r1, #12
   1cf00:	str	lr, [r1]
   1cf04:	orr	lr, r4, r8, lsl #14
   1cf08:	add	r1, sp, #4800	; 0x12c0
   1cf0c:	ldrd	r8, [sp, #184]	; 0xb8
   1cf10:	add	r1, r1, #20
   1cf14:	lsr	r5, r0, #28
   1cf18:	str	lr, [r1]
   1cf1c:	mov	r0, r8
   1cf20:	mov	r1, r9
   1cf24:	eor	r0, r0, r6
   1cf28:	eor	r1, r1, r7
   1cf2c:	ldrd	r6, [sp, #176]	; 0xb0
   1cf30:	strd	r0, [sp, #96]	; 0x60
   1cf34:	ldr	r4, [sp, #200]	; 0xc8
   1cf38:	add	r1, sp, #4800	; 0x12c0
   1cf3c:	add	r1, r1, #28
   1cf40:	orr	lr, r4, r6, lsr #9
   1cf44:	str	lr, [r1]
   1cf48:	ldrd	r0, [sp, #64]	; 0x40
   1cf4c:	add	r4, sp, #4800	; 0x12c0
   1cf50:	add	r4, r4, #32
   1cf54:	orr	r5, r5, r1, lsl #4
   1cf58:	str	r5, [r4]
   1cf5c:	mov	r5, r1
   1cf60:	add	r1, sp, #4800	; 0x12c0
   1cf64:	add	r1, r1, #44	; 0x2c
   1cf68:	orr	ip, ip, r0, lsr #2
   1cf6c:	str	ip, [r1]
   1cf70:	lsr	ip, r5, #28
   1cf74:	ldrd	r4, [sp, #136]	; 0x88
   1cf78:	ldrd	r0, [sp, #96]	; 0x60
   1cf7c:	lsl	lr, r6, #23
   1cf80:	adds	r4, r4, r2
   1cf84:	mov	r2, r4
   1cf88:	ldr	r4, [sp, #128]	; 0x80
   1cf8c:	and	r0, r0, r6
   1cf90:	and	r1, r1, r7
   1cf94:	lsr	r4, r4, #7
   1cf98:	str	r4, [sp, #792]	; 0x318
   1cf9c:	add	r4, sp, #4800	; 0x12c0
   1cfa0:	add	r4, r4, #24
   1cfa4:	orr	lr, lr, r7, lsr #9
   1cfa8:	ldrd	r6, [sp, #64]	; 0x40
   1cfac:	str	lr, [r4]
   1cfb0:	add	lr, sp, #4800	; 0x12c0
   1cfb4:	adc	r5, r5, r3
   1cfb8:	add	lr, lr, #36	; 0x24
   1cfbc:	mov	r3, r5
   1cfc0:	orr	ip, ip, r6, lsl #4
   1cfc4:	ldr	r5, [sp, #64]	; 0x40
   1cfc8:	str	ip, [lr]
   1cfcc:	ldr	ip, [sp, #128]	; 0x80
   1cfd0:	lsl	r5, r5, #30
   1cfd4:	lsl	r4, r7, #25
   1cfd8:	lsr	lr, ip, #1
   1cfdc:	orr	ip, r5, r7, lsr #2
   1cfe0:	add	r5, sp, #4800	; 0x12c0
   1cfe4:	add	r5, r5, #40	; 0x28
   1cfe8:	str	ip, [r5]
   1cfec:	orr	ip, r4, r6, lsr #7
   1cff0:	add	r4, sp, #4800	; 0x12c0
   1cff4:	add	r4, r4, #52	; 0x34
   1cff8:	mov	r5, r7
   1cffc:	str	ip, [r4]
   1d000:	mov	r4, r6
   1d004:	lsl	ip, r6, #25
   1d008:	ldrd	r6, [sp, #152]	; 0x98
   1d00c:	str	ip, [sp, #64]	; 0x40
   1d010:	add	ip, sp, #4800	; 0x12c0
   1d014:	adds	r6, r6, r2
   1d018:	add	ip, ip, #8
   1d01c:	adc	r7, r7, r3
   1d020:	mov	r2, r6
   1d024:	mov	r3, r7
   1d028:	mov	r6, r8
   1d02c:	mov	r7, r9
   1d030:	ldrd	r8, [ip]
   1d034:	add	ip, sp, #4800	; 0x12c0
   1d038:	add	ip, ip, #16
   1d03c:	eor	r6, r6, r0
   1d040:	eor	r7, r7, r1
   1d044:	mov	r0, r6
   1d048:	mov	r1, r7
   1d04c:	ldrd	r6, [ip]
   1d050:	add	ip, sp, #4800	; 0x12c0
   1d054:	add	ip, ip, #56	; 0x38
   1d058:	eor	r8, r8, r6
   1d05c:	eor	r9, r9, r7
   1d060:	adds	r6, r2, r0
   1d064:	strd	r8, [sp, #96]	; 0x60
   1d068:	ldrd	r8, [sp, #128]	; 0x80
   1d06c:	orr	lr, lr, r9, lsl #31
   1d070:	str	lr, [ip]
   1d074:	lsr	lr, r8, #8
   1d078:	orr	ip, lr, r9, lsl #24
   1d07c:	add	lr, sp, #4864	; 0x1300
   1d080:	mov	r7, r9
   1d084:	str	ip, [lr]
   1d088:	mov	r9, r5
   1d08c:	ldr	lr, [sp, #64]	; 0x40
   1d090:	mov	r8, r4
   1d094:	orr	ip, lr, r9, lsr #7
   1d098:	add	lr, sp, #4800	; 0x12c0
   1d09c:	add	lr, lr, #48	; 0x30
   1d0a0:	str	ip, [lr]
   1d0a4:	lsr	ip, r7, #1
   1d0a8:	adc	r7, r3, r1
   1d0ac:	add	r3, sp, #4800	; 0x12c0
   1d0b0:	add	r3, r3, #24
   1d0b4:	ldrd	r0, [r3]
   1d0b8:	ldrd	r2, [sp, #96]	; 0x60
   1d0bc:	strd	r6, [sp, #64]	; 0x40
   1d0c0:	orr	r4, r4, sl
   1d0c4:	eor	r3, r3, r1
   1d0c8:	mov	r7, r3
   1d0cc:	add	r3, sp, #4800	; 0x12c0
   1d0d0:	add	r3, r3, #32
   1d0d4:	eor	r2, r2, r0
   1d0d8:	ldrd	r0, [r3]
   1d0dc:	add	r3, sp, #4800	; 0x12c0
   1d0e0:	add	r3, r3, #40	; 0x28
   1d0e4:	mov	r6, r2
   1d0e8:	ldrd	r2, [r3]
   1d0ec:	orr	r5, r5, fp
   1d0f0:	add	lr, sp, #4800	; 0x12c0
   1d0f4:	eor	r0, r0, r2
   1d0f8:	eor	r1, r1, r3
   1d0fc:	ldrd	r2, [sp, #88]	; 0x58
   1d100:	add	lr, lr, #60	; 0x3c
   1d104:	and	r2, r2, r4
   1d108:	and	r3, r3, r5
   1d10c:	mov	r4, r2
   1d110:	mov	r5, r3
   1d114:	ldrd	r2, [sp, #128]	; 0x80
   1d118:	orr	ip, ip, r2, lsl #31
   1d11c:	str	ip, [lr]
   1d120:	add	lr, sp, #4864	; 0x1300
   1d124:	lsr	ip, r3, #8
   1d128:	add	lr, lr, #4
   1d12c:	orr	ip, ip, r2, lsl #24
   1d130:	str	ip, [lr]
   1d134:	ldr	ip, [sp, #792]	; 0x318
   1d138:	add	lr, sp, #4800	; 0x12c0
   1d13c:	orr	r3, ip, r3, lsl #25
   1d140:	str	r3, [sp, #792]	; 0x318
   1d144:	ldrd	r2, [sp, #120]	; 0x78
   1d148:	add	lr, lr, #48	; 0x30
   1d14c:	lsr	r3, r2, #6
   1d150:	lsr	ip, r2, #19
   1d154:	str	r3, [sp, #800]	; 0x320
   1d158:	ldrd	r2, [sp, #64]	; 0x40
   1d15c:	strd	r8, [sp, #64]	; 0x40
   1d160:	adds	r2, r2, r6
   1d164:	adc	r3, r3, r7
   1d168:	mov	r6, r2
   1d16c:	mov	r7, r3
   1d170:	mov	r2, r8
   1d174:	mov	r3, r9
   1d178:	ldrd	r8, [lr]
   1d17c:	and	r2, r2, sl
   1d180:	orr	r4, r4, r2
   1d184:	eor	r8, r8, r0
   1d188:	eor	r9, r9, r1
   1d18c:	mov	r0, r8
   1d190:	mov	r1, r9
   1d194:	ldrd	r8, [sp, #120]	; 0x78
   1d198:	add	r2, sp, #4864	; 0x1300
   1d19c:	add	r2, r2, #8
   1d1a0:	orr	ip, ip, r9, lsl #13
   1d1a4:	str	ip, [r2]
   1d1a8:	and	r3, r3, fp
   1d1ac:	add	r2, sp, #4864	; 0x1300
   1d1b0:	orr	r5, r5, r3
   1d1b4:	add	r2, r2, #20
   1d1b8:	lsl	r3, r9, #3
   1d1bc:	orr	r3, r3, r8, lsr #29
   1d1c0:	str	r3, [r2]
   1d1c4:	ldr	r3, [sp, #132]	; 0x84
   1d1c8:	ldr	ip, [sp, #800]	; 0x320
   1d1cc:	lsr	r2, r9, #19
   1d1d0:	lsr	r3, r3, #7
   1d1d4:	str	r3, [sp, #796]	; 0x31c
   1d1d8:	orr	ip, ip, r9, lsl #26
   1d1dc:	lsl	r3, r8, #3
   1d1e0:	ldrd	r8, [sp, #216]	; 0xd8
   1d1e4:	str	ip, [sp, #800]	; 0x320
   1d1e8:	add	ip, sp, #4800	; 0x12c0
   1d1ec:	adds	r8, r8, r6
   1d1f0:	adc	r9, r9, r7
   1d1f4:	add	ip, ip, #56	; 0x38
   1d1f8:	strd	r8, [sp, #208]	; 0xd0
   1d1fc:	ldrd	r8, [ip]
   1d200:	add	ip, sp, #4864	; 0x1300
   1d204:	adds	r0, r0, r4
   1d208:	adc	r1, r1, r5
   1d20c:	ldrd	r4, [ip]
   1d210:	eor	r8, r8, r4
   1d214:	eor	r9, r9, r5
   1d218:	ldrd	r4, [sp, #120]	; 0x78
   1d21c:	orr	ip, r2, r4, lsl #13
   1d220:	add	r2, sp, #4864	; 0x1300
   1d224:	add	r2, r2, #12
   1d228:	str	ip, [r2]
   1d22c:	add	r2, sp, #4864	; 0x1300
   1d230:	add	r2, r2, #16
   1d234:	orr	r3, r3, r5, lsr #29
   1d238:	str	r3, [r2]
   1d23c:	add	r3, sp, #792	; 0x318
   1d240:	adds	r4, r0, r6
   1d244:	ldrd	r2, [r3]
   1d248:	add	r6, sp, #800	; 0x320
   1d24c:	eor	r3, r3, r9
   1d250:	mov	r9, r3
   1d254:	lsr	r3, r5, #6
   1d258:	str	r3, [sp, #804]	; 0x324
   1d25c:	add	r3, sp, #4864	; 0x1300
   1d260:	add	r3, r3, #8
   1d264:	adc	r5, r1, r7
   1d268:	ldrd	r0, [r3]
   1d26c:	add	r3, sp, #4864	; 0x1300
   1d270:	add	r3, r3, #16
   1d274:	eor	r2, r2, r8
   1d278:	mov	r8, r2
   1d27c:	ldrd	r2, [r3]
   1d280:	ldrd	r6, [r6]
   1d284:	strd	r4, [sp, #96]	; 0x60
   1d288:	ldrd	r4, [sp, #160]	; 0xa0
   1d28c:	eor	r0, r0, r2
   1d290:	eor	r1, r1, r3
   1d294:	eor	r6, r6, r0
   1d298:	eor	r7, r7, r1
   1d29c:	adds	r4, r4, r8
   1d2a0:	mov	r0, r6
   1d2a4:	mov	r1, r7
   1d2a8:	ldrd	r6, [sp, #24]
   1d2ac:	adc	r5, r5, r9
   1d2b0:	mov	r8, r4
   1d2b4:	mov	r9, r5
   1d2b8:	ldrd	r4, [sp, #208]	; 0xd0
   1d2bc:	adds	r6, r6, r8
   1d2c0:	mov	r8, r6
   1d2c4:	add	r6, sp, #4864	; 0x1300
   1d2c8:	lsr	lr, r4, #14
   1d2cc:	add	r6, r6, #24
   1d2d0:	orr	lr, lr, r5, lsl #18
   1d2d4:	str	lr, [r6]
   1d2d8:	add	r6, sp, #4864	; 0x1300
   1d2dc:	lsr	ip, r4, #18
   1d2e0:	add	r6, r6, #32
   1d2e4:	adc	r7, r7, r9
   1d2e8:	orr	ip, ip, r5, lsl #14
   1d2ec:	str	ip, [r6]
   1d2f0:	mov	r9, r7
   1d2f4:	adds	r6, r8, r0
   1d2f8:	adc	r7, r9, r1
   1d2fc:	ldrd	r0, [sp, #208]	; 0xd0
   1d300:	ldrd	r8, [sp, #96]	; 0x60
   1d304:	strd	r6, [sp, #200]	; 0xc8
   1d308:	add	r6, sp, #4864	; 0x1300
   1d30c:	lsl	ip, r1, #23
   1d310:	lsr	lr, r5, #14
   1d314:	add	r6, r6, #28
   1d318:	lsr	r4, r5, #18
   1d31c:	str	ip, [sp, #152]	; 0x98
   1d320:	orr	lr, lr, r0, lsl #18
   1d324:	lsl	ip, r9, #30
   1d328:	mov	r9, r1
   1d32c:	add	r1, sp, #4864	; 0x1300
   1d330:	str	lr, [r6]
   1d334:	lsr	r5, r8, #28
   1d338:	orr	lr, r4, r0, lsl #14
   1d33c:	mov	r8, r0
   1d340:	ldr	r4, [sp, #152]	; 0x98
   1d344:	add	r1, r1, #36	; 0x24
   1d348:	ldrd	r6, [sp, #56]	; 0x38
   1d34c:	str	lr, [r1]
   1d350:	orr	lr, r4, r8, lsr #9
   1d354:	ldrd	r0, [sp, #176]	; 0xb0
   1d358:	add	r4, sp, #4864	; 0x1300
   1d35c:	add	r4, r4, #44	; 0x2c
   1d360:	eor	r0, r0, r6
   1d364:	eor	r1, r1, r7
   1d368:	str	lr, [r4]
   1d36c:	mov	r7, r9
   1d370:	mov	r6, r8
   1d374:	lsl	lr, r8, #23
   1d378:	ldrd	r8, [sp, #96]	; 0x60
   1d37c:	add	r4, sp, #4864	; 0x1300
   1d380:	add	r4, r4, #48	; 0x30
   1d384:	orr	r5, r5, r9, lsl #4
   1d388:	str	r5, [r4]
   1d38c:	orr	ip, ip, r8, lsr #2
   1d390:	mov	r4, r8
   1d394:	add	r8, sp, #4864	; 0x1300
   1d398:	mov	r5, r9
   1d39c:	add	r8, r8, #60	; 0x3c
   1d3a0:	add	r3, pc, #880	; 0x370
   1d3a4:	ldrd	r2, [r3]
   1d3a8:	str	ip, [r8]
   1d3ac:	mov	r9, r5
   1d3b0:	mov	r8, r4
   1d3b4:	lsr	ip, r5, #28
   1d3b8:	ldrd	r4, [sp, #200]	; 0xc8
   1d3bc:	orr	lr, lr, r7, lsr #9
   1d3c0:	orr	ip, ip, r8, lsl #4
   1d3c4:	adds	r4, r4, r2
   1d3c8:	mov	r2, r4
   1d3cc:	mov	r4, r6
   1d3d0:	and	r4, r4, r0
   1d3d4:	mov	r0, r4
   1d3d8:	add	r4, sp, #4864	; 0x1300
   1d3dc:	add	r4, r4, #40	; 0x28
   1d3e0:	adc	r5, r5, r3
   1d3e4:	str	lr, [r4]
   1d3e8:	mov	r3, r5
   1d3ec:	add	lr, sp, #4864	; 0x1300
   1d3f0:	mov	r5, r7
   1d3f4:	and	r5, r5, r1
   1d3f8:	mov	r7, r9
   1d3fc:	add	lr, lr, #52	; 0x34
   1d400:	mov	r1, r5
   1d404:	lsl	r5, r8, #30
   1d408:	str	ip, [lr]
   1d40c:	orr	ip, r5, r7, lsr #2
   1d410:	add	r5, sp, #4864	; 0x1300
   1d414:	mov	r6, r8
   1d418:	add	r5, r5, #56	; 0x38
   1d41c:	lsl	r4, r9, #25
   1d420:	str	ip, [r5]
   1d424:	orr	ip, r4, r6, lsr #7
   1d428:	add	r4, sp, #4928	; 0x1340
   1d42c:	add	r4, r4, #4
   1d430:	str	ip, [r4]
   1d434:	lsl	ip, r6, #25
   1d438:	ldrd	r6, [sp, #184]	; 0xb8
   1d43c:	add	r4, sp, #4864	; 0x1300
   1d440:	add	r4, r4, #24
   1d444:	adds	r6, r6, r2
   1d448:	adc	r7, r7, r3
   1d44c:	mov	r2, r6
   1d450:	mov	r3, r7
   1d454:	ldrd	r6, [sp, #56]	; 0x38
   1d458:	ldrd	r8, [sp, #104]	; 0x68
   1d45c:	eor	r6, r6, r0
   1d460:	eor	r7, r7, r1
   1d464:	mov	r0, r6
   1d468:	mov	r1, r7
   1d46c:	ldrd	r6, [r4]
   1d470:	add	r4, sp, #4864	; 0x1300
   1d474:	add	r4, r4, #32
   1d478:	lsr	lr, r8, #1
   1d47c:	ldrd	r4, [r4]
   1d480:	orr	lr, lr, r9, lsl #31
   1d484:	eor	r6, r6, r4
   1d488:	eor	r7, r7, r5
   1d48c:	add	r4, sp, #4928	; 0x1340
   1d490:	add	r4, r4, #8
   1d494:	strd	r6, [sp, #152]	; 0x98
   1d498:	add	r6, sp, #4928	; 0x1340
   1d49c:	str	lr, [r4]
   1d4a0:	add	r6, r6, #16
   1d4a4:	lsr	lr, r8, #8
   1d4a8:	orr	lr, lr, r9, lsl #24
   1d4ac:	str	lr, [r6]
   1d4b0:	ldrd	r6, [sp, #96]	; 0x60
   1d4b4:	lsr	lr, r8, #7
   1d4b8:	ldrd	r8, [sp, #64]	; 0x40
   1d4bc:	orr	ip, ip, r7, lsr #7
   1d4c0:	str	lr, [sp, #808]	; 0x328
   1d4c4:	orr	r4, r8, r6
   1d4c8:	adds	r6, r2, r0
   1d4cc:	orr	r5, r9, r7
   1d4d0:	adc	r7, r3, r1
   1d4d4:	add	r3, sp, #4864	; 0x1300
   1d4d8:	add	r3, r3, #40	; 0x28
   1d4dc:	ldrd	r0, [r3]
   1d4e0:	ldrd	r2, [sp, #152]	; 0x98
   1d4e4:	strd	r6, [sp, #64]	; 0x40
   1d4e8:	add	lr, sp, #4928	; 0x1340
   1d4ec:	eor	r3, r3, r1
   1d4f0:	mov	r7, r3
   1d4f4:	add	r3, sp, #4864	; 0x1300
   1d4f8:	add	r3, r3, #48	; 0x30
   1d4fc:	eor	r2, r2, r0
   1d500:	ldrd	r0, [r3]
   1d504:	add	r3, sp, #4864	; 0x1300
   1d508:	add	r3, r3, #56	; 0x38
   1d50c:	mov	r6, r2
   1d510:	ldrd	r2, [r3]
   1d514:	str	ip, [lr]
   1d518:	ldr	ip, [sp, #108]	; 0x6c
   1d51c:	eor	r1, r1, r3
   1d520:	ldr	r3, [sp, #104]	; 0x68
   1d524:	eor	r0, r0, r2
   1d528:	add	r2, sp, #4928	; 0x1340
   1d52c:	lsr	ip, ip, #1
   1d530:	add	r2, r2, #12
   1d534:	orr	r3, ip, r3, lsl #31
   1d538:	str	r3, [r2]
   1d53c:	ldr	r3, [sp, #108]	; 0x6c
   1d540:	add	r2, sp, #4928	; 0x1340
   1d544:	add	r2, r2, #20
   1d548:	lsr	ip, r3, #8
   1d54c:	ldr	r3, [sp, #104]	; 0x68
   1d550:	and	r4, r4, sl
   1d554:	and	r5, r5, fp
   1d558:	orr	r3, ip, r3, lsl #24
   1d55c:	str	r3, [r2]
   1d560:	ldr	r3, [sp, #808]	; 0x328
   1d564:	ldr	ip, [sp, #108]	; 0x6c
   1d568:	orr	r3, r3, ip, lsl #25
   1d56c:	str	r3, [sp, #808]	; 0x328
   1d570:	ldr	r3, [sp, #136]	; 0x88
   1d574:	lsr	ip, r3, #19
   1d578:	lsr	r3, r3, #6
   1d57c:	str	r3, [sp, #816]	; 0x330
   1d580:	ldrd	r2, [sp, #64]	; 0x40
   1d584:	strd	r8, [sp, #64]	; 0x40
   1d588:	adds	r2, r2, r6
   1d58c:	adc	r3, r3, r7
   1d590:	mov	r6, r2
   1d594:	mov	r7, r3
   1d598:	mov	r2, r8
   1d59c:	mov	r3, r9
   1d5a0:	ldrd	r8, [sp, #96]	; 0x60
   1d5a4:	and	r2, r2, r8
   1d5a8:	and	r3, r3, r9
   1d5ac:	ldrd	r8, [lr]
   1d5b0:	orr	r4, r4, r2
   1d5b4:	add	r2, sp, #4928	; 0x1340
   1d5b8:	eor	r8, r8, r0
   1d5bc:	eor	r9, r9, r1
   1d5c0:	mov	r0, r8
   1d5c4:	mov	r1, r9
   1d5c8:	ldrd	r8, [sp, #136]	; 0x88
   1d5cc:	add	r2, r2, #24
   1d5d0:	orr	r5, r5, r3
   1d5d4:	orr	ip, ip, r9, lsl #13
   1d5d8:	str	ip, [r2]
   1d5dc:	add	r2, sp, #4928	; 0x1340
   1d5e0:	lsl	r3, r9, #3
   1d5e4:	add	r2, r2, #36	; 0x24
   1d5e8:	orr	r3, r3, r8, lsr #29
   1d5ec:	str	r3, [r2]
   1d5f0:	ldr	r3, [sp, #108]	; 0x6c
   1d5f4:	ldr	ip, [sp, #816]	; 0x330
   1d5f8:	lsr	r2, r9, #19
   1d5fc:	lsr	r3, r3, #7
   1d600:	str	r3, [sp, #812]	; 0x32c
   1d604:	orr	ip, ip, r9, lsl #26
   1d608:	lsl	r3, r8, #3
   1d60c:	ldrd	r8, [sp, #88]	; 0x58
   1d610:	str	ip, [sp, #816]	; 0x330
   1d614:	add	ip, sp, #4928	; 0x1340
   1d618:	adds	r8, r8, r6
   1d61c:	adc	r9, r9, r7
   1d620:	add	ip, ip, #8
   1d624:	strd	r8, [sp, #184]	; 0xb8
   1d628:	ldrd	r8, [ip]
   1d62c:	add	ip, sp, #4928	; 0x1340
   1d630:	add	ip, ip, #16
   1d634:	adds	r0, r0, r4
   1d638:	adc	r1, r1, r5
   1d63c:	ldrd	r4, [ip]
   1d640:	eor	r8, r8, r4
   1d644:	eor	r9, r9, r5
   1d648:	ldrd	r4, [sp, #136]	; 0x88
   1d64c:	orr	ip, r2, r4, lsl #13
   1d650:	add	r2, sp, #4928	; 0x1340
   1d654:	add	r2, r2, #28
   1d658:	str	ip, [r2]
   1d65c:	add	r2, sp, #4928	; 0x1340
   1d660:	add	r2, r2, #32
   1d664:	orr	r3, r3, r5, lsr #29
   1d668:	str	r3, [r2]
   1d66c:	add	r3, sp, #808	; 0x328
   1d670:	adds	r4, r0, r6
   1d674:	ldrd	r2, [r3]
   1d678:	eor	r3, r3, r9
   1d67c:	mov	r9, r3
   1d680:	lsr	r3, r5, #6
   1d684:	str	r3, [sp, #820]	; 0x334
   1d688:	add	r3, sp, #4928	; 0x1340
   1d68c:	add	r3, r3, #24
   1d690:	adc	r5, r1, r7
   1d694:	ldrd	r0, [r3]
   1d698:	add	r3, sp, #4928	; 0x1340
   1d69c:	add	r3, r3, #32
   1d6a0:	eor	r2, r2, r8
   1d6a4:	mov	r8, r2
   1d6a8:	ldrd	r2, [r3]
   1d6ac:	ldrd	r6, [sp, #184]	; 0xb8
   1d6b0:	strd	r4, [sp, #88]	; 0x58
   1d6b4:	eor	r0, r0, r2
   1d6b8:	eor	r1, r1, r3
   1d6bc:	ldrd	r2, [sp, #128]	; 0x80
   1d6c0:	lsr	lr, r6, #14
   1d6c4:	lsr	ip, r6, #18
   1d6c8:	adds	r2, r2, r8
   1d6cc:	adc	r3, r3, r9
   1d6d0:	mov	r9, r3
   1d6d4:	add	r3, sp, #816	; 0x330
   1d6d8:	mov	r8, r2
   1d6dc:	ldrd	r2, [r3]
   1d6e0:	lsr	r4, r7, #18
   1d6e4:	eor	r2, r2, r0
   1d6e8:	eor	r3, r3, r1
   1d6ec:	mov	r0, r2
   1d6f0:	mov	r1, r3
   1d6f4:	ldrd	r2, [sp, #48]	; 0x30
   1d6f8:	adds	r2, r2, r8
   1d6fc:	mov	r8, r2
   1d700:	add	r2, sp, #4928	; 0x1340
   1d704:	adc	r3, r3, r9
   1d708:	add	r2, r2, #40	; 0x28
   1d70c:	mov	r9, r3
   1d710:	orr	r3, lr, r7, lsl #18
   1d714:	b	1d728 <dcngettext@plt+0xc700>
   1d718:	orrs	r4, fp, r8, lsr #17
   1d71c:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1d720:	strbgt	r5, [r9, #2659]	; 0xa63
   1d724:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1d728:	str	r3, [r2]
   1d72c:	add	r2, sp, #4928	; 0x1340
   1d730:	add	r2, r2, #48	; 0x30
   1d734:	orr	r3, ip, r7, lsl #14
   1d738:	str	r3, [r2]
   1d73c:	adds	r2, r8, r0
   1d740:	adc	r3, r9, r1
   1d744:	mov	r0, r6
   1d748:	strd	r2, [sp, #128]	; 0x80
   1d74c:	add	r2, sp, #4928	; 0x1340
   1d750:	lsr	lr, r7, #14
   1d754:	add	r2, r2, #44	; 0x2c
   1d758:	ldrd	r8, [sp, #88]	; 0x58
   1d75c:	orr	r3, lr, r0, lsl #18
   1d760:	str	r3, [r2]
   1d764:	add	r2, sp, #4928	; 0x1340
   1d768:	add	r2, r2, #52	; 0x34
   1d76c:	orr	r3, r4, r0, lsl #14
   1d770:	lsr	r5, r8, #28
   1d774:	lsl	ip, r9, #30
   1d778:	ldrd	r8, [sp, #176]	; 0xb0
   1d77c:	str	r3, [r2]
   1d780:	ldrd	r2, [sp, #208]	; 0xd0
   1d784:	mov	r1, r9
   1d788:	mov	r0, r8
   1d78c:	eor	r1, r1, r3
   1d790:	ldr	r3, [sp, #184]	; 0xb8
   1d794:	eor	r0, r0, r2
   1d798:	add	r2, sp, #4928	; 0x1340
   1d79c:	lsl	r6, r7, #23
   1d7a0:	add	r2, r2, #60	; 0x3c
   1d7a4:	orr	r3, r6, r3, lsr #9
   1d7a8:	str	r3, [r2]
   1d7ac:	ldr	r3, [sp, #92]	; 0x5c
   1d7b0:	add	r2, sp, #4992	; 0x1380
   1d7b4:	ldrd	r6, [sp, #184]	; 0xb8
   1d7b8:	orr	r3, r5, r3, lsl #4
   1d7bc:	ldrd	r4, [sp, #88]	; 0x58
   1d7c0:	str	r3, [r2]
   1d7c4:	add	r2, sp, #4992	; 0x1380
   1d7c8:	add	r2, r2, #12
   1d7cc:	orr	r3, ip, r4, lsr #2
   1d7d0:	str	r3, [r2]
   1d7d4:	lsr	ip, r5, #28
   1d7d8:	ldrd	r2, [sp, #128]	; 0x80
   1d7dc:	sub	r5, pc, #196	; 0xc4
   1d7e0:	ldrd	r4, [r5]
   1d7e4:	lsl	lr, r6, #23
   1d7e8:	orr	lr, lr, r7, lsr #9
   1d7ec:	adds	r4, r4, r2
   1d7f0:	mov	r2, r4
   1d7f4:	mov	r4, r6
   1d7f8:	and	r4, r4, r0
   1d7fc:	mov	r0, r4
   1d800:	add	r4, sp, #4928	; 0x1340
   1d804:	adc	r5, r5, r3
   1d808:	add	r4, r4, #56	; 0x38
   1d80c:	mov	r3, r5
   1d810:	mov	r5, r7
   1d814:	ldrd	r6, [sp, #88]	; 0x58
   1d818:	str	lr, [r4]
   1d81c:	add	lr, sp, #4992	; 0x1380
   1d820:	and	r5, r5, r1
   1d824:	add	lr, lr, #4
   1d828:	mov	r1, r5
   1d82c:	orr	ip, ip, r6, lsl #4
   1d830:	ldr	r5, [sp, #88]	; 0x58
   1d834:	str	ip, [lr]
   1d838:	ldr	ip, [sp, #168]	; 0xa8
   1d83c:	lsl	r5, r5, #30
   1d840:	lsl	r4, r7, #25
   1d844:	lsr	lr, ip, #1
   1d848:	orr	ip, r5, r7, lsr #2
   1d84c:	add	r5, sp, #4992	; 0x1380
   1d850:	add	r5, r5, #8
   1d854:	str	ip, [r5]
   1d858:	orr	ip, r4, r6, lsr #7
   1d85c:	add	r4, sp, #4992	; 0x1380
   1d860:	add	r4, r4, #20
   1d864:	mov	r5, r7
   1d868:	str	ip, [r4]
   1d86c:	mov	r4, r6
   1d870:	lsl	ip, r6, #25
   1d874:	ldrd	r6, [sp, #56]	; 0x38
   1d878:	adds	r6, r6, r2
   1d87c:	adc	r7, r7, r3
   1d880:	mov	r2, r6
   1d884:	mov	r3, r7
   1d888:	mov	r6, r8
   1d88c:	mov	r7, r9
   1d890:	eor	r6, r6, r0
   1d894:	eor	r7, r7, r1
   1d898:	add	r1, sp, #4928	; 0x1340
   1d89c:	strd	r6, [sp, #56]	; 0x38
   1d8a0:	add	r6, sp, #4928	; 0x1340
   1d8a4:	add	r6, r6, #48	; 0x30
   1d8a8:	add	r1, r1, #40	; 0x28
   1d8ac:	ldrd	r8, [r6]
   1d8b0:	ldrd	r0, [r1]
   1d8b4:	eor	r0, r0, r8
   1d8b8:	eor	r1, r1, r9
   1d8bc:	mov	r6, r0
   1d8c0:	mov	r7, r1
   1d8c4:	ldrd	r0, [sp, #168]	; 0xa8
   1d8c8:	add	r8, sp, #4992	; 0x1380
   1d8cc:	add	r8, r8, #24
   1d8d0:	orr	lr, lr, r1, lsl #31
   1d8d4:	str	lr, [r8]
   1d8d8:	add	r8, sp, #4992	; 0x1380
   1d8dc:	lsr	lr, r0, #8
   1d8e0:	add	r8, r8, #32
   1d8e4:	orr	lr, lr, r1, lsl #24
   1d8e8:	str	lr, [r8]
   1d8ec:	lsr	lr, r0, #7
   1d8f0:	ldrd	r0, [sp, #96]	; 0x60
   1d8f4:	mov	r9, r5
   1d8f8:	str	lr, [sp, #824]	; 0x338
   1d8fc:	orr	r1, r1, r5
   1d900:	mov	r5, r1
   1d904:	add	r1, sp, #4992	; 0x1380
   1d908:	add	r1, r1, #16
   1d90c:	orr	ip, ip, r9, lsr #7
   1d910:	str	ip, [r1]
   1d914:	add	r1, sp, #4928	; 0x1340
   1d918:	add	r1, r1, #56	; 0x38
   1d91c:	orr	r0, r0, r4
   1d920:	mov	r4, r0
   1d924:	ldr	ip, [sp, #172]	; 0xac
   1d928:	ldrd	r8, [sp, #56]	; 0x38
   1d92c:	ldrd	r0, [r1]
   1d930:	add	lr, sp, #4992	; 0x1380
   1d934:	adds	r8, r8, r2
   1d938:	eor	r1, r1, r7
   1d93c:	mov	r7, r1
   1d940:	add	lr, lr, #8
   1d944:	add	r1, sp, #4992	; 0x1380
   1d948:	adc	r9, r9, r3
   1d94c:	eor	r0, r0, r6
   1d950:	mov	r2, r8
   1d954:	mov	r3, r9
   1d958:	mov	r6, r0
   1d95c:	ldrd	r8, [lr]
   1d960:	ldrd	r0, [r1]
   1d964:	add	lr, sp, #4992	; 0x1380
   1d968:	add	lr, lr, #28
   1d96c:	eor	r0, r0, r8
   1d970:	eor	r1, r1, r9
   1d974:	ldrd	r8, [sp, #64]	; 0x40
   1d978:	lsr	ip, ip, #1
   1d97c:	adds	r6, r6, r2
   1d980:	and	r8, r8, r4
   1d984:	and	r9, r9, r5
   1d988:	ldrd	r4, [sp, #168]	; 0xa8
   1d98c:	strd	r8, [sp, #152]	; 0x98
   1d990:	ldrd	r8, [sp, #200]	; 0xc8
   1d994:	orr	ip, ip, r4, lsl #31
   1d998:	str	ip, [lr]
   1d99c:	add	lr, sp, #4992	; 0x1380
   1d9a0:	lsr	ip, r5, #8
   1d9a4:	add	lr, lr, #36	; 0x24
   1d9a8:	orr	ip, ip, r4, lsl #24
   1d9ac:	str	ip, [lr]
   1d9b0:	ldr	ip, [sp, #824]	; 0x338
   1d9b4:	adc	r7, r7, r3
   1d9b8:	orr	ip, ip, r5, lsl #25
   1d9bc:	ldrd	r2, [sp, #88]	; 0x58
   1d9c0:	lsr	lr, r8, #6
   1d9c4:	ldrd	r4, [sp, #96]	; 0x60
   1d9c8:	str	lr, [sp, #832]	; 0x340
   1d9cc:	add	lr, sp, #4992	; 0x1380
   1d9d0:	add	lr, lr, #16
   1d9d4:	and	r4, r4, r2
   1d9d8:	and	r5, r5, r3
   1d9dc:	mov	r2, r4
   1d9e0:	mov	r3, r5
   1d9e4:	ldrd	r4, [lr]
   1d9e8:	str	ip, [sp, #824]	; 0x338
   1d9ec:	lsr	ip, r8, #19
   1d9f0:	eor	r4, r4, r0
   1d9f4:	eor	r5, r5, r1
   1d9f8:	adds	r0, sl, r6
   1d9fc:	strd	r4, [sp, #56]	; 0x38
   1da00:	ldrd	r4, [sp, #152]	; 0x98
   1da04:	adc	r1, fp, r7
   1da08:	ldrd	sl, [sp, #200]	; 0xc8
   1da0c:	orr	r5, r5, r3
   1da10:	orr	r3, ip, r9, lsl #13
   1da14:	add	ip, sp, #4992	; 0x1380
   1da18:	add	ip, ip, #40	; 0x28
   1da1c:	orr	r4, r4, r2
   1da20:	lsl	r2, r9, #3
   1da24:	str	r3, [ip]
   1da28:	orr	ip, r2, r8, lsr #29
   1da2c:	add	r2, sp, #4992	; 0x1380
   1da30:	add	r2, r2, #52	; 0x34
   1da34:	ldr	lr, [sp, #172]	; 0xac
   1da38:	str	ip, [r2]
   1da3c:	add	r2, sp, #4992	; 0x1380
   1da40:	lsr	r3, r9, #19
   1da44:	add	r2, r2, #44	; 0x2c
   1da48:	orr	r3, r3, sl, lsl #13
   1da4c:	str	r3, [r2]
   1da50:	lsr	lr, lr, #7
   1da54:	add	r3, sp, #4992	; 0x1380
   1da58:	str	lr, [sp, #828]	; 0x33c
   1da5c:	add	r3, r3, #24
   1da60:	ldr	lr, [sp, #832]	; 0x340
   1da64:	lsl	ip, r8, #3
   1da68:	orr	lr, lr, r9, lsl #26
   1da6c:	mov	r8, r0
   1da70:	mov	r9, r1
   1da74:	ldrd	r0, [r3]
   1da78:	add	r3, sp, #4992	; 0x1380
   1da7c:	add	r3, r3, #32
   1da80:	orr	ip, ip, fp, lsr #29
   1da84:	ldrd	r2, [r3]
   1da88:	str	lr, [sp, #832]	; 0x340
   1da8c:	lsr	lr, r8, #14
   1da90:	eor	r0, r0, r2
   1da94:	eor	r1, r1, r3
   1da98:	mov	r2, r0
   1da9c:	mov	r3, r1
   1daa0:	ldrd	r0, [sp, #56]	; 0x38
   1daa4:	adds	r0, r0, r4
   1daa8:	adc	r1, r1, r5
   1daac:	mov	r5, r1
   1dab0:	add	r1, sp, #4992	; 0x1380
   1dab4:	add	r1, r1, #48	; 0x30
   1dab8:	str	ip, [r1]
   1dabc:	add	r1, sp, #824	; 0x338
   1dac0:	mov	r4, r0
   1dac4:	ldrd	r0, [r1]
   1dac8:	lsr	ip, fp, #6
   1dacc:	str	ip, [sp, #836]	; 0x344
   1dad0:	eor	r1, r1, r3
   1dad4:	mov	r3, r1
   1dad8:	add	ip, sp, #4992	; 0x1380
   1dadc:	add	r1, sp, #4992	; 0x1380
   1dae0:	add	ip, ip, #48	; 0x30
   1dae4:	add	r1, r1, #40	; 0x28
   1dae8:	adds	sl, r4, r6
   1daec:	eor	r0, r0, r2
   1daf0:	adc	fp, r5, r7
   1daf4:	mov	r2, r0
   1daf8:	ldrd	r0, [r1]
   1dafc:	ldrd	r6, [ip]
   1db00:	add	ip, sp, #832	; 0x340
   1db04:	ldrd	r4, [sp, #104]	; 0x68
   1db08:	eor	r0, r0, r6
   1db0c:	eor	r1, r1, r7
   1db10:	mov	r6, r8
   1db14:	mov	r7, r9
   1db18:	adds	r4, r4, r2
   1db1c:	strd	r6, [sp, #216]	; 0xd8
   1db20:	ldrd	r6, [ip]
   1db24:	adc	r5, r5, r3
   1db28:	add	ip, sp, #4992	; 0x1380
   1db2c:	eor	r6, r6, r0
   1db30:	eor	r7, r7, r1
   1db34:	mov	r0, r6
   1db38:	mov	r1, r7
   1db3c:	ldrd	r6, [sp, #80]	; 0x50
   1db40:	add	ip, ip, #56	; 0x38
   1db44:	lsr	r8, r8, #18
   1db48:	adds	r6, r6, r4
   1db4c:	adc	r7, r7, r5
   1db50:	mov	r4, r6
   1db54:	mov	r5, r7
   1db58:	ldrd	r6, [sp, #216]	; 0xd8
   1db5c:	add	r3, pc, #892	; 0x37c
   1db60:	ldrd	r2, [r3]
   1db64:	orr	lr, lr, r7, lsl #18
   1db68:	str	lr, [ip]
   1db6c:	orr	ip, r8, r7, lsl #14
   1db70:	add	r8, sp, #5056	; 0x13c0
   1db74:	mov	r9, r7
   1db78:	str	ip, [r8]
   1db7c:	mov	r8, r6
   1db80:	adds	r6, r4, r0
   1db84:	lsr	ip, r7, #18
   1db88:	lsr	lr, r7, #14
   1db8c:	adc	r7, r5, r1
   1db90:	str	ip, [sp, #104]	; 0x68
   1db94:	strd	r6, [sp, #56]	; 0x38
   1db98:	add	r6, sp, #4992	; 0x1380
   1db9c:	ldr	r1, [sp, #104]	; 0x68
   1dba0:	add	r6, r6, #60	; 0x3c
   1dba4:	orr	lr, lr, r8, lsl #18
   1dba8:	str	lr, [r6]
   1dbac:	orr	lr, r1, r8, lsl #14
   1dbb0:	add	r1, sp, #5056	; 0x13c0
   1dbb4:	add	r1, r1, #4
   1dbb8:	ldrd	r6, [sp, #208]	; 0xd0
   1dbbc:	str	lr, [r1]
   1dbc0:	ldrd	r0, [sp, #184]	; 0xb8
   1dbc4:	lsr	r5, sl, #28
   1dbc8:	orr	lr, r5, fp, lsl #4
   1dbcc:	eor	r0, r0, r6
   1dbd0:	add	r5, sp, #5056	; 0x13c0
   1dbd4:	add	r6, sp, #5056	; 0x13c0
   1dbd8:	lsl	ip, r9, #23
   1dbdc:	add	r5, r5, #16
   1dbe0:	add	r6, r6, #12
   1dbe4:	lsl	r4, fp, #30
   1dbe8:	orr	ip, ip, r8, lsr #9
   1dbec:	str	lr, [r5]
   1dbf0:	eor	r1, r1, r7
   1dbf4:	orr	r5, r4, sl, lsr #2
   1dbf8:	str	ip, [r6]
   1dbfc:	add	r4, sp, #5056	; 0x13c0
   1dc00:	ldrd	r6, [sp, #56]	; 0x38
   1dc04:	add	r4, r4, #28
   1dc08:	str	r5, [r4]
   1dc0c:	adds	r6, r6, r2
   1dc10:	add	r4, sp, #5056	; 0x13c0
   1dc14:	adc	r7, r7, r3
   1dc18:	lsr	lr, fp, #28
   1dc1c:	add	r4, r4, #20
   1dc20:	mov	r3, r7
   1dc24:	orr	lr, lr, sl, lsl #4
   1dc28:	mov	r7, r9
   1dc2c:	str	lr, [r4]
   1dc30:	and	r7, r7, r1
   1dc34:	add	lr, sp, #5056	; 0x13c0
   1dc38:	mov	r1, r7
   1dc3c:	lsl	ip, sl, #30
   1dc40:	mov	r7, r9
   1dc44:	add	lr, lr, #24
   1dc48:	lsl	r5, r8, #23
   1dc4c:	orr	ip, ip, fp, lsr #2
   1dc50:	str	ip, [lr]
   1dc54:	orr	ip, r5, r7, lsr #9
   1dc58:	add	r5, sp, #5056	; 0x13c0
   1dc5c:	add	r5, r5, #8
   1dc60:	lsl	r4, fp, #25
   1dc64:	mov	r2, r6
   1dc68:	str	ip, [r5]
   1dc6c:	mov	r6, r8
   1dc70:	orr	ip, r4, sl, lsr #7
   1dc74:	add	r4, sp, #5056	; 0x13c0
   1dc78:	and	r6, r6, r0
   1dc7c:	add	r4, r4, #36	; 0x24
   1dc80:	mov	r0, r6
   1dc84:	ldrd	r6, [sp, #176]	; 0xb0
   1dc88:	str	ip, [r4]
   1dc8c:	lsl	ip, sl, #25
   1dc90:	str	ip, [sp, #152]	; 0x98
   1dc94:	add	ip, sp, #4992	; 0x1380
   1dc98:	adds	r6, r6, r2
   1dc9c:	ldrd	r4, [sp, #208]	; 0xd0
   1dca0:	add	ip, ip, #56	; 0x38
   1dca4:	adc	r7, r7, r3
   1dca8:	ldrd	r8, [sp, #192]	; 0xc0
   1dcac:	mov	r2, r6
   1dcb0:	mov	r3, r7
   1dcb4:	ldrd	r6, [ip]
   1dcb8:	add	ip, sp, #5056	; 0x13c0
   1dcbc:	eor	r4, r4, r0
   1dcc0:	eor	r5, r5, r1
   1dcc4:	mov	r0, r4
   1dcc8:	mov	r1, r5
   1dccc:	ldrd	r4, [ip]
   1dcd0:	add	ip, sp, #5056	; 0x13c0
   1dcd4:	lsr	lr, r8, #1
   1dcd8:	add	ip, ip, #40	; 0x28
   1dcdc:	orr	lr, lr, r9, lsl #31
   1dce0:	str	lr, [ip]
   1dce4:	lsr	lr, r8, #8
   1dce8:	orr	ip, lr, r9, lsl #24
   1dcec:	add	lr, sp, #5056	; 0x13c0
   1dcf0:	eor	r6, r6, r4
   1dcf4:	eor	r7, r7, r5
   1dcf8:	add	lr, lr, #48	; 0x30
   1dcfc:	strd	r6, [sp, #104]	; 0x68
   1dd00:	str	ip, [lr]
   1dd04:	lsr	ip, r8, #7
   1dd08:	str	ip, [sp, #840]	; 0x348
   1dd0c:	add	lr, sp, #5056	; 0x13c0
   1dd10:	ldr	ip, [sp, #152]	; 0x98
   1dd14:	mov	r7, r9
   1dd18:	add	lr, lr, #32
   1dd1c:	adds	r6, r2, r0
   1dd20:	orr	ip, ip, fp, lsr #7
   1dd24:	str	ip, [lr]
   1dd28:	lsr	ip, r7, #1
   1dd2c:	adc	r7, r3, r1
   1dd30:	add	r3, sp, #5056	; 0x13c0
   1dd34:	add	r3, r3, #8
   1dd38:	ldrd	r0, [r3]
   1dd3c:	ldrd	r2, [sp, #104]	; 0x68
   1dd40:	ldrd	r8, [sp, #88]	; 0x58
   1dd44:	strd	r6, [sp, #88]	; 0x58
   1dd48:	eor	r3, r3, r1
   1dd4c:	mov	r7, r3
   1dd50:	add	r3, sp, #5056	; 0x13c0
   1dd54:	add	r3, r3, #16
   1dd58:	eor	r2, r2, r0
   1dd5c:	ldrd	r0, [r3]
   1dd60:	add	r3, sp, #5056	; 0x13c0
   1dd64:	add	r3, r3, #24
   1dd68:	mov	r6, r2
   1dd6c:	ldrd	r2, [r3]
   1dd70:	orr	r4, r8, sl
   1dd74:	orr	r5, r9, fp
   1dd78:	eor	r0, r0, r2
   1dd7c:	eor	r1, r1, r3
   1dd80:	ldrd	r2, [sp, #96]	; 0x60
   1dd84:	add	lr, sp, #5056	; 0x13c0
   1dd88:	add	lr, lr, #44	; 0x2c
   1dd8c:	and	r2, r2, r4
   1dd90:	and	r3, r3, r5
   1dd94:	mov	r4, r2
   1dd98:	mov	r5, r3
   1dd9c:	ldrd	r2, [sp, #192]	; 0xc0
   1dda0:	orr	ip, ip, r2, lsl #31
   1dda4:	str	ip, [lr]
   1dda8:	add	lr, sp, #5056	; 0x13c0
   1ddac:	lsr	ip, r3, #8
   1ddb0:	add	lr, lr, #52	; 0x34
   1ddb4:	orr	ip, ip, r2, lsl #24
   1ddb8:	str	ip, [lr]
   1ddbc:	ldr	ip, [sp, #840]	; 0x348
   1ddc0:	add	lr, sp, #5056	; 0x13c0
   1ddc4:	orr	r3, ip, r3, lsl #25
   1ddc8:	str	r3, [sp, #840]	; 0x348
   1ddcc:	ldrd	r2, [sp, #128]	; 0x80
   1ddd0:	add	lr, lr, #32
   1ddd4:	lsr	r3, r2, #6
   1ddd8:	str	r3, [sp, #848]	; 0x350
   1dddc:	lsr	ip, r2, #19
   1dde0:	ldrd	r2, [sp, #88]	; 0x58
   1dde4:	strd	r8, [sp, #88]	; 0x58
   1dde8:	adds	r2, r2, r6
   1ddec:	adc	r3, r3, r7
   1ddf0:	mov	r6, r2
   1ddf4:	mov	r7, r3
   1ddf8:	mov	r2, r8
   1ddfc:	mov	r3, r9
   1de00:	ldrd	r8, [lr]
   1de04:	and	r2, r2, sl
   1de08:	orr	r4, r4, r2
   1de0c:	eor	r8, r8, r0
   1de10:	eor	r9, r9, r1
   1de14:	mov	r0, r8
   1de18:	mov	r1, r9
   1de1c:	ldrd	r8, [sp, #128]	; 0x80
   1de20:	add	r2, sp, #5056	; 0x13c0
   1de24:	add	r2, r2, #56	; 0x38
   1de28:	orr	ip, ip, r9, lsl #13
   1de2c:	and	r3, r3, fp
   1de30:	str	ip, [r2]
   1de34:	add	ip, sp, #5120	; 0x1400
   1de38:	orr	r5, r5, r3
   1de3c:	add	ip, ip, #4
   1de40:	lsl	r3, r9, #3
   1de44:	orr	r3, r3, r8, lsr #29
   1de48:	str	r3, [ip]
   1de4c:	ldr	ip, [sp, #196]	; 0xc4
   1de50:	lsr	r2, r9, #19
   1de54:	lsl	r3, r8, #3
   1de58:	lsr	ip, ip, #7
   1de5c:	str	ip, [sp, #844]	; 0x34c
   1de60:	ldr	ip, [sp, #848]	; 0x350
   1de64:	orr	ip, ip, r9, lsl #26
   1de68:	ldrd	r8, [sp, #64]	; 0x40
   1de6c:	str	ip, [sp, #848]	; 0x350
   1de70:	add	ip, sp, #5056	; 0x13c0
   1de74:	adds	r8, r8, r6
   1de78:	adc	r9, r9, r7
   1de7c:	add	ip, ip, #40	; 0x28
   1de80:	strd	r8, [sp, #176]	; 0xb0
   1de84:	ldrd	r8, [ip]
   1de88:	add	ip, sp, #5056	; 0x13c0
   1de8c:	add	ip, ip, #48	; 0x30
   1de90:	adds	r0, r0, r4
   1de94:	adc	r1, r1, r5
   1de98:	ldrd	r4, [ip]
   1de9c:	eor	r8, r8, r4
   1dea0:	eor	r9, r9, r5
   1dea4:	ldrd	r4, [sp, #128]	; 0x80
   1dea8:	orr	ip, r2, r4, lsl #13
   1deac:	add	r2, sp, #5056	; 0x13c0
   1deb0:	add	r2, r2, #60	; 0x3c
   1deb4:	str	ip, [r2]
   1deb8:	add	r2, sp, #5120	; 0x1400
   1debc:	orr	r3, r3, r5, lsr #29
   1dec0:	str	r3, [r2]
   1dec4:	add	r3, sp, #840	; 0x348
   1dec8:	ldrd	r2, [r3]
   1decc:	eor	r2, r2, r8
   1ded0:	eor	r3, r3, r9
   1ded4:	mov	r8, r2
   1ded8:	mov	r9, r3
   1dedc:	b	1def0 <dcngettext@plt+0xcec8>
   1dee0:	movt	r8, #6859	; 0x1acb
   1dee4:	vfnmami.f32	s21, s16, s20
   1dee8:			; <UNDEFINED> instruction: 0x7763e373
   1deec:	blpl	fe750830 <stdout@@GLIBC_2.4+0xfe7136c4>
   1def0:	adds	r2, r0, r6
   1def4:	lsr	r3, r5, #6
   1def8:	str	r3, [sp, #852]	; 0x354
   1defc:	adc	r3, r1, r7
   1df00:	ldrd	r4, [sp, #168]	; 0xa8
   1df04:	strd	r2, [sp, #152]	; 0x98
   1df08:	add	r3, sp, #5056	; 0x13c0
   1df0c:	add	r3, r3, #56	; 0x38
   1df10:	adds	r4, r4, r8
   1df14:	ldrd	r0, [r3]
   1df18:	add	r3, sp, #5120	; 0x1400
   1df1c:	mov	r8, r4
   1df20:	add	r4, sp, #848	; 0x350
   1df24:	ldrd	r2, [r3]
   1df28:	adc	r5, r5, r9
   1df2c:	mov	r9, r5
   1df30:	ldrd	r4, [r4]
   1df34:	eor	r0, r0, r2
   1df38:	eor	r1, r1, r3
   1df3c:	eor	r4, r4, r0
   1df40:	eor	r5, r5, r1
   1df44:	mov	r0, r4
   1df48:	mov	r1, r5
   1df4c:	ldrd	r4, [sp, #32]
   1df50:	ldrd	r6, [sp, #176]	; 0xb0
   1df54:	sub	r3, pc, #116	; 0x74
   1df58:	ldrd	r2, [r3]
   1df5c:	adds	r4, r4, r8
   1df60:	mov	r8, r4
   1df64:	add	r4, sp, #5120	; 0x1400
   1df68:	lsr	lr, r6, #14
   1df6c:	add	r4, r4, #8
   1df70:	orr	lr, lr, r7, lsl #18
   1df74:	str	lr, [r4]
   1df78:	add	r4, sp, #5120	; 0x1400
   1df7c:	adc	r5, r5, r9
   1df80:	lsr	ip, r6, #18
   1df84:	add	r4, r4, #16
   1df88:	adds	r6, r8, r0
   1df8c:	mov	r9, r5
   1df90:	orr	ip, ip, r7, lsl #14
   1df94:	str	ip, [r4]
   1df98:	lsr	lr, r7, #14
   1df9c:	lsr	r4, r7, #18
   1dfa0:	adc	r7, r9, r1
   1dfa4:	ldrd	r0, [sp, #152]	; 0x98
   1dfa8:	ldrd	r8, [sp, #176]	; 0xb0
   1dfac:	strd	r6, [sp, #160]	; 0xa0
   1dfb0:	lsl	r5, r1, #30
   1dfb4:	add	r1, sp, #5120	; 0x1400
   1dfb8:	add	r1, r1, #12
   1dfbc:	orr	lr, lr, r8, lsl #18
   1dfc0:	str	lr, [r1]
   1dfc4:	add	r1, sp, #5120	; 0x1400
   1dfc8:	add	r1, r1, #20
   1dfcc:	orr	lr, r4, r8, lsl #14
   1dfd0:	ldrd	r6, [sp, #216]	; 0xd8
   1dfd4:	lsr	ip, r0, #28
   1dfd8:	str	lr, [r1]
   1dfdc:	ldrd	r0, [sp, #184]	; 0xb8
   1dfe0:	str	ip, [sp, #64]	; 0x40
   1dfe4:	ldr	r4, [sp, #64]	; 0x40
   1dfe8:	eor	r0, r0, r6
   1dfec:	eor	r1, r1, r7
   1dff0:	ldrd	r6, [sp, #152]	; 0x98
   1dff4:	lsl	ip, r9, #23
   1dff8:	orr	ip, ip, r8, lsr #9
   1dffc:	orr	lr, r4, r7, lsl #4
   1e000:	add	r4, sp, #5120	; 0x1400
   1e004:	add	r4, r4, #32
   1e008:	str	lr, [r4]
   1e00c:	add	r4, sp, #5120	; 0x1400
   1e010:	add	r4, r4, #44	; 0x2c
   1e014:	orr	r5, r5, r6, lsr #2
   1e018:	str	r5, [r4]
   1e01c:	add	r4, sp, #5120	; 0x1400
   1e020:	add	r4, r4, #28
   1e024:	str	ip, [r4]
   1e028:	ldrd	r4, [sp, #160]	; 0xa0
   1e02c:	mov	r6, r8
   1e030:	lsr	lr, r7, #28
   1e034:	adds	r4, r4, r2
   1e038:	mov	r2, r4
   1e03c:	mov	r4, r6
   1e040:	mov	r7, r9
   1e044:	and	r4, r4, r0
   1e048:	ldrd	r8, [sp, #152]	; 0x98
   1e04c:	mov	r0, r4
   1e050:	add	r4, sp, #5120	; 0x1400
   1e054:	add	r4, r4, #36	; 0x24
   1e058:	orr	lr, lr, r8, lsl #4
   1e05c:	str	lr, [r4]
   1e060:	add	lr, sp, #5120	; 0x1400
   1e064:	lsl	ip, r8, #30
   1e068:	add	lr, lr, #40	; 0x28
   1e06c:	adc	r5, r5, r3
   1e070:	orr	ip, ip, r9, lsr #2
   1e074:	mov	r3, r5
   1e078:	str	ip, [lr]
   1e07c:	mov	r5, r7
   1e080:	ldr	ip, [sp, #144]	; 0x90
   1e084:	and	r5, r5, r1
   1e088:	mov	r1, r5
   1e08c:	lsl	r5, r6, #23
   1e090:	lsr	lr, ip, #1
   1e094:	orr	ip, r5, r7, lsr #9
   1e098:	add	r5, sp, #5120	; 0x1400
   1e09c:	add	r5, r5, #24
   1e0a0:	lsl	r4, r9, #25
   1e0a4:	str	ip, [r5]
   1e0a8:	orr	ip, r4, r8, lsr #7
   1e0ac:	add	r4, sp, #5120	; 0x1400
   1e0b0:	add	r4, r4, #52	; 0x34
   1e0b4:	str	ip, [r4]
   1e0b8:	lsl	ip, r8, #25
   1e0bc:	str	ip, [sp, #64]	; 0x40
   1e0c0:	ldrd	r4, [sp, #208]	; 0xd0
   1e0c4:	add	ip, sp, #5120	; 0x1400
   1e0c8:	add	ip, ip, #8
   1e0cc:	adds	r4, r4, r2
   1e0d0:	adc	r5, r5, r3
   1e0d4:	mov	r2, r4
   1e0d8:	mov	r3, r5
   1e0dc:	ldrd	r4, [sp, #184]	; 0xb8
   1e0e0:	ldrd	r6, [ip]
   1e0e4:	add	ip, sp, #5120	; 0x1400
   1e0e8:	add	ip, ip, #16
   1e0ec:	eor	r4, r4, r0
   1e0f0:	eor	r5, r5, r1
   1e0f4:	mov	r0, r4
   1e0f8:	mov	r1, r5
   1e0fc:	ldrd	r4, [ip]
   1e100:	add	ip, sp, #5120	; 0x1400
   1e104:	add	ip, ip, #56	; 0x38
   1e108:	eor	r6, r6, r4
   1e10c:	eor	r7, r7, r5
   1e110:	ldrd	r4, [sp, #144]	; 0x90
   1e114:	adds	r2, r2, r0
   1e118:	adc	r3, r3, r1
   1e11c:	orr	lr, lr, r5, lsl #31
   1e120:	str	lr, [ip]
   1e124:	lsr	lr, r4, #8
   1e128:	orr	ip, lr, r5, lsl #24
   1e12c:	add	r1, sp, #5120	; 0x1400
   1e130:	add	lr, sp, #5184	; 0x1440
   1e134:	add	r1, r1, #24
   1e138:	str	ip, [lr]
   1e13c:	ldr	lr, [sp, #64]	; 0x40
   1e140:	lsr	ip, r4, #7
   1e144:	ldrd	r0, [r1]
   1e148:	str	ip, [sp, #856]	; 0x358
   1e14c:	orr	ip, lr, r9, lsr #7
   1e150:	add	lr, sp, #5120	; 0x1400
   1e154:	add	lr, lr, #48	; 0x30
   1e158:	eor	r1, r1, r7
   1e15c:	str	ip, [lr]
   1e160:	mov	r7, r1
   1e164:	add	lr, sp, #5120	; 0x1400
   1e168:	add	r1, sp, #5120	; 0x1400
   1e16c:	add	lr, lr, #40	; 0x28
   1e170:	add	r1, r1, #32
   1e174:	eor	r0, r0, r6
   1e178:	orr	r4, r8, sl
   1e17c:	orr	r5, r9, fp
   1e180:	mov	r6, r0
   1e184:	ldrd	r8, [lr]
   1e188:	ldrd	r0, [r1]
   1e18c:	adds	r6, r6, r2
   1e190:	adc	r7, r7, r3
   1e194:	eor	r0, r0, r8
   1e198:	eor	r1, r1, r9
   1e19c:	ldrd	r2, [sp, #152]	; 0x98
   1e1a0:	ldrd	r8, [sp, #88]	; 0x58
   1e1a4:	ldr	ip, [sp, #148]	; 0x94
   1e1a8:	and	r2, r2, sl
   1e1ac:	and	r3, r3, fp
   1e1b0:	and	r8, r8, r4
   1e1b4:	and	r9, r9, r5
   1e1b8:	mov	r4, r8
   1e1bc:	mov	r5, r9
   1e1c0:	ldrd	r8, [sp, #144]	; 0x90
   1e1c4:	strd	r2, [sp, #64]	; 0x40
   1e1c8:	add	lr, sp, #5120	; 0x1400
   1e1cc:	add	r3, sp, #5120	; 0x1400
   1e1d0:	add	lr, lr, #60	; 0x3c
   1e1d4:	lsr	ip, ip, #1
   1e1d8:	add	r3, r3, #48	; 0x30
   1e1dc:	orr	ip, ip, r8, lsl #31
   1e1e0:	str	ip, [lr]
   1e1e4:	ldrd	r2, [r3]
   1e1e8:	add	lr, sp, #5184	; 0x1440
   1e1ec:	lsr	ip, r9, #8
   1e1f0:	add	lr, lr, #4
   1e1f4:	orr	ip, ip, r8, lsl #24
   1e1f8:	str	ip, [lr]
   1e1fc:	eor	r2, r2, r0
   1e200:	ldr	ip, [sp, #856]	; 0x358
   1e204:	ldr	lr, [sp, #56]	; 0x38
   1e208:	eor	r3, r3, r1
   1e20c:	mov	r0, r2
   1e210:	mov	r1, r3
   1e214:	ldrd	r2, [sp, #64]	; 0x40
   1e218:	orr	ip, ip, r9, lsl #25
   1e21c:	str	ip, [sp, #856]	; 0x358
   1e220:	lsr	lr, lr, #6
   1e224:	ldr	ip, [sp, #56]	; 0x38
   1e228:	str	lr, [sp, #864]	; 0x360
   1e22c:	orr	r2, r2, r4
   1e230:	ldr	lr, [sp, #60]	; 0x3c
   1e234:	mov	r4, r2
   1e238:	add	r2, sp, #5184	; 0x1440
   1e23c:	orr	r3, r3, r5
   1e240:	add	r2, r2, #8
   1e244:	lsr	ip, ip, #19
   1e248:	mov	r5, r3
   1e24c:	orr	ip, ip, lr, lsl #13
   1e250:	ldr	r3, [sp, #60]	; 0x3c
   1e254:	str	ip, [r2]
   1e258:	ldr	ip, [sp, #56]	; 0x38
   1e25c:	lsl	r3, r3, #3
   1e260:	lsr	r2, lr, #19
   1e264:	orr	r3, r3, ip, lsr #29
   1e268:	add	ip, sp, #5184	; 0x1440
   1e26c:	add	ip, ip, #20
   1e270:	str	r3, [ip]
   1e274:	lsr	ip, r9, #7
   1e278:	ldr	r3, [sp, #56]	; 0x38
   1e27c:	ldrd	r8, [sp, #96]	; 0x60
   1e280:	str	ip, [sp, #860]	; 0x35c
   1e284:	ldr	ip, [sp, #864]	; 0x360
   1e288:	adds	r8, r8, r6
   1e28c:	orr	ip, ip, lr, lsl #26
   1e290:	str	ip, [sp, #864]	; 0x360
   1e294:	add	ip, sp, #5120	; 0x1400
   1e298:	adc	r9, r9, r7
   1e29c:	add	ip, ip, #56	; 0x38
   1e2a0:	strd	r8, [sp, #208]	; 0xd0
   1e2a4:	ldrd	r8, [ip]
   1e2a8:	add	ip, sp, #5184	; 0x1440
   1e2ac:	adds	r0, r0, r4
   1e2b0:	adc	r1, r1, r5
   1e2b4:	ldrd	r4, [ip]
   1e2b8:	lsl	r3, r3, #3
   1e2bc:	eor	r8, r8, r4
   1e2c0:	eor	r9, r9, r5
   1e2c4:	ldrd	r4, [sp, #56]	; 0x38
   1e2c8:	orr	ip, r2, r4, lsl #13
   1e2cc:	add	r2, sp, #5184	; 0x1440
   1e2d0:	add	r2, r2, #12
   1e2d4:	str	ip, [r2]
   1e2d8:	add	r2, sp, #5184	; 0x1440
   1e2dc:	add	r2, r2, #16
   1e2e0:	orr	r3, r3, r5, lsr #29
   1e2e4:	str	r3, [r2]
   1e2e8:	add	r3, sp, #856	; 0x358
   1e2ec:	adds	r4, r0, r6
   1e2f0:	ldrd	r2, [r3]
   1e2f4:	eor	r3, r3, r9
   1e2f8:	mov	r9, r3
   1e2fc:	lsr	r3, r5, #6
   1e300:	str	r3, [sp, #868]	; 0x364
   1e304:	add	r3, sp, #5184	; 0x1440
   1e308:	add	r3, r3, #8
   1e30c:	adc	r5, r1, r7
   1e310:	ldrd	r0, [r3]
   1e314:	add	r3, sp, #5184	; 0x1440
   1e318:	add	r3, r3, #16
   1e31c:	eor	r2, r2, r8
   1e320:	mov	r8, r2
   1e324:	ldrd	r2, [r3]
   1e328:	ldrd	r6, [sp, #208]	; 0xd0
   1e32c:	strd	r4, [sp, #64]	; 0x40
   1e330:	eor	r0, r0, r2
   1e334:	eor	r1, r1, r3
   1e338:	mov	r2, r0
   1e33c:	mov	r3, r1
   1e340:	ldrd	r0, [sp, #192]	; 0xc0
   1e344:	lsr	lr, r6, #14
   1e348:	orr	ip, lr, r7, lsl #18
   1e34c:	adds	r0, r0, r8
   1e350:	adc	r1, r1, r9
   1e354:	mov	r9, r1
   1e358:	lsr	r1, r6, #18
   1e35c:	str	r1, [sp, #96]	; 0x60
   1e360:	add	r1, sp, #864	; 0x360
   1e364:	mov	r8, r0
   1e368:	ldrd	r0, [r1]
   1e36c:	add	r5, pc, #892	; 0x37c
   1e370:	ldrd	r4, [r5]
   1e374:	eor	r0, r0, r2
   1e378:	eor	r1, r1, r3
   1e37c:	mov	r2, r0
   1e380:	mov	r3, r1
   1e384:	ldrd	r0, [sp, #72]	; 0x48
   1e388:	adds	r0, r0, r8
   1e38c:	adc	r1, r1, r9
   1e390:	mov	r9, r1
   1e394:	add	r1, sp, #5184	; 0x1440
   1e398:	add	r1, r1, #24
   1e39c:	str	ip, [r1]
   1e3a0:	ldr	r1, [sp, #96]	; 0x60
   1e3a4:	lsr	ip, r7, #14
   1e3a8:	str	ip, [sp, #104]	; 0x68
   1e3ac:	orr	ip, r1, r7, lsl #14
   1e3b0:	add	r1, sp, #5184	; 0x1440
   1e3b4:	add	r1, r1, #32
   1e3b8:	adds	r0, r0, r2
   1e3bc:	str	ip, [r1]
   1e3c0:	lsr	r1, r7, #18
   1e3c4:	str	r1, [sp, #168]	; 0xa8
   1e3c8:	adc	r1, r9, r3
   1e3cc:	ldrd	r8, [sp, #64]	; 0x40
   1e3d0:	strd	r0, [sp, #96]	; 0x60
   1e3d4:	add	r1, sp, #5184	; 0x1440
   1e3d8:	lsr	r2, r8, #28
   1e3dc:	mov	r8, r6
   1e3e0:	ldr	r6, [sp, #104]	; 0x68
   1e3e4:	add	r1, r1, #28
   1e3e8:	orr	lr, r6, r8, lsl #18
   1e3ec:	str	lr, [r1]
   1e3f0:	ldr	r1, [sp, #168]	; 0xa8
   1e3f4:	lsl	ip, r9, #30
   1e3f8:	orr	lr, r1, r8, lsl #14
   1e3fc:	add	r1, sp, #5184	; 0x1440
   1e400:	add	r1, r1, #36	; 0x24
   1e404:	mov	r9, r7
   1e408:	lsl	r3, r7, #23
   1e40c:	str	lr, [r1]
   1e410:	ldrd	r0, [sp, #176]	; 0xb0
   1e414:	ldrd	r6, [sp, #216]	; 0xd8
   1e418:	orr	r3, r3, r8, lsr #9
   1e41c:	eor	r0, r0, r6
   1e420:	eor	r1, r1, r7
   1e424:	ldrd	r6, [sp, #64]	; 0x40
   1e428:	orr	lr, r2, r7, lsl #4
   1e42c:	add	r2, sp, #5184	; 0x1440
   1e430:	add	r2, r2, #48	; 0x30
   1e434:	orr	ip, ip, r6, lsr #2
   1e438:	str	lr, [r2]
   1e43c:	mov	r6, r8
   1e440:	lsr	r2, r7, #28
   1e444:	add	lr, sp, #5184	; 0x1440
   1e448:	mov	r7, r9
   1e44c:	ldrd	r8, [sp, #96]	; 0x60
   1e450:	add	lr, lr, #60	; 0x3c
   1e454:	str	ip, [lr]
   1e458:	adds	r8, r8, r4
   1e45c:	add	ip, sp, #5184	; 0x1440
   1e460:	adc	r9, r9, r5
   1e464:	mov	r4, r8
   1e468:	add	ip, ip, #44	; 0x2c
   1e46c:	mov	r8, r6
   1e470:	mov	r5, r9
   1e474:	mov	r9, r7
   1e478:	and	r7, r7, r1
   1e47c:	str	r3, [ip]
   1e480:	mov	r1, r7
   1e484:	lsl	ip, r8, #23
   1e488:	mov	r7, r9
   1e48c:	ldrd	r8, [sp, #64]	; 0x40
   1e490:	ldr	r3, [sp, #64]	; 0x40
   1e494:	and	r6, r6, r0
   1e498:	orr	lr, r2, r8, lsl #4
   1e49c:	add	r2, sp, #5184	; 0x1440
   1e4a0:	add	r2, r2, #52	; 0x34
   1e4a4:	str	lr, [r2]
   1e4a8:	add	lr, sp, #5184	; 0x1440
   1e4ac:	add	lr, lr, #56	; 0x38
   1e4b0:	lsl	r3, r3, #30
   1e4b4:	mov	r0, r6
   1e4b8:	orr	r3, r3, r9, lsr #2
   1e4bc:	orr	ip, ip, r7, lsr #9
   1e4c0:	ldrd	r6, [sp, #184]	; 0xb8
   1e4c4:	str	r3, [lr]
   1e4c8:	add	lr, sp, #5184	; 0x1440
   1e4cc:	add	lr, lr, #40	; 0x28
   1e4d0:	adds	r6, r6, r4
   1e4d4:	lsl	r2, r9, #25
   1e4d8:	str	ip, [lr]
   1e4dc:	adc	r7, r7, r5
   1e4e0:	orr	ip, r2, r8, lsr #7
   1e4e4:	add	r2, sp, #5248	; 0x1480
   1e4e8:	add	r2, r2, #4
   1e4ec:	strd	r6, [sp, #104]	; 0x68
   1e4f0:	ldrd	r6, [sp, #216]	; 0xd8
   1e4f4:	str	ip, [r2]
   1e4f8:	add	r2, sp, #5184	; 0x1440
   1e4fc:	add	r2, r2, #24
   1e500:	eor	r6, r6, r0
   1e504:	eor	r7, r7, r1
   1e508:	mov	r0, r6
   1e50c:	mov	r1, r7
   1e510:	ldrd	r6, [r2]
   1e514:	add	r2, sp, #5184	; 0x1440
   1e518:	ldr	r3, [sp, #16]
   1e51c:	add	r2, r2, #32
   1e520:	ldrd	r4, [sp, #16]
   1e524:	lsl	ip, r8, #25
   1e528:	ldrd	r8, [r2]
   1e52c:	add	r2, sp, #5248	; 0x1480
   1e530:	add	r2, r2, #8
   1e534:	lsr	r3, r3, #1
   1e538:	orr	r3, r3, r5, lsl #31
   1e53c:	str	r3, [r2]
   1e540:	add	r2, sp, #5248	; 0x1480
   1e544:	lsr	r3, r4, #8
   1e548:	add	r2, r2, #16
   1e54c:	orr	r3, r3, r5, lsl #24
   1e550:	str	r3, [r2]
   1e554:	eor	r6, r6, r8
   1e558:	eor	r7, r7, r9
   1e55c:	lsr	r3, r4, #7
   1e560:	ldrd	r8, [sp, #152]	; 0x98
   1e564:	ldrd	r4, [sp, #64]	; 0x40
   1e568:	str	r3, [sp, #872]	; 0x368
   1e56c:	orr	r2, r8, r4
   1e570:	orr	r3, r9, r5
   1e574:	strd	r2, [sp, #152]	; 0x98
   1e578:	add	r2, sp, #5248	; 0x1480
   1e57c:	orr	r3, ip, r5, lsr #7
   1e580:	str	r3, [r2]
   1e584:	ldr	r3, [sp, #20]
   1e588:	ldrd	r4, [sp, #104]	; 0x68
   1e58c:	lsr	ip, r3, #1
   1e590:	add	r3, sp, #5184	; 0x1440
   1e594:	adds	r4, r4, r0
   1e598:	add	r3, r3, #40	; 0x28
   1e59c:	adc	r5, r5, r1
   1e5a0:	mov	r0, r4
   1e5a4:	mov	r1, r5
   1e5a8:	ldrd	r4, [r3]
   1e5ac:	add	r3, sp, #5184	; 0x1440
   1e5b0:	add	r3, r3, #48	; 0x30
   1e5b4:	eor	r4, r4, r6
   1e5b8:	eor	r5, r5, r7
   1e5bc:	mov	r6, r4
   1e5c0:	mov	r7, r5
   1e5c4:	ldrd	r4, [r3]
   1e5c8:	add	r3, sp, #5184	; 0x1440
   1e5cc:	add	r3, r3, #56	; 0x38
   1e5d0:	adds	r6, r6, r0
   1e5d4:	ldrd	r2, [r3]
   1e5d8:	adc	r7, r7, r1
   1e5dc:	eor	r4, r4, r2
   1e5e0:	eor	r5, r5, r3
   1e5e4:	ldrd	r2, [sp, #152]	; 0x98
   1e5e8:	ldr	lr, [sp, #16]
   1e5ec:	ldrd	r0, [sp, #64]	; 0x40
   1e5f0:	strd	r8, [sp, #152]	; 0x98
   1e5f4:	orr	ip, ip, lr, lsl #31
   1e5f8:	add	lr, sp, #5248	; 0x1480
   1e5fc:	add	lr, lr, #12
   1e600:	str	ip, [lr]
   1e604:	ldr	ip, [sp, #20]
   1e608:	ldr	lr, [sp, #16]
   1e60c:	and	r8, r8, r0
   1e610:	lsr	ip, ip, #8
   1e614:	orr	ip, ip, lr, lsl #24
   1e618:	add	lr, sp, #5248	; 0x1480
   1e61c:	add	lr, lr, #20
   1e620:	str	ip, [lr]
   1e624:	ldr	lr, [sp, #20]
   1e628:	ldr	ip, [sp, #872]	; 0x368
   1e62c:	and	r9, r9, r1
   1e630:	orr	ip, ip, lr, lsl #25
   1e634:	ldr	lr, [sp, #160]	; 0xa0
   1e638:	mov	r0, r8
   1e63c:	mov	r1, r9
   1e640:	lsr	lr, lr, #6
   1e644:	str	lr, [sp, #880]	; 0x370
   1e648:	add	lr, sp, #5248	; 0x1480
   1e64c:	and	r2, r2, sl
   1e650:	ldrd	r8, [lr]
   1e654:	and	r3, r3, fp
   1e658:	str	ip, [sp, #872]	; 0x368
   1e65c:	eor	r8, r8, r4
   1e660:	eor	r9, r9, r5
   1e664:	mov	r4, r8
   1e668:	mov	r5, r9
   1e66c:	orr	r8, r2, r0
   1e670:	orr	r9, r3, r1
   1e674:	ldr	ip, [sp, #160]	; 0xa0
   1e678:	strd	r8, [sp, #168]	; 0xa8
   1e67c:	ldrd	r8, [sp, #160]	; 0xa0
   1e680:	add	r3, sp, #5248	; 0x1480
   1e684:	add	r3, r3, #24
   1e688:	lsr	ip, ip, #19
   1e68c:	orr	ip, ip, r9, lsl #13
   1e690:	str	ip, [r3]
   1e694:	add	r3, sp, #5248	; 0x1480
   1e698:	lsl	r1, r9, #3
   1e69c:	add	r3, r3, #36	; 0x24
   1e6a0:	orr	ip, r1, r8, lsr #29
   1e6a4:	str	ip, [r3]
   1e6a8:	ldr	r3, [sp, #880]	; 0x370
   1e6ac:	ldr	lr, [sp, #20]
   1e6b0:	orr	r1, r3, r9, lsl #26
   1e6b4:	str	r1, [sp, #880]	; 0x370
   1e6b8:	ldrd	r0, [sp, #88]	; 0x58
   1e6bc:	ldrd	r2, [sp, #168]	; 0xa8
   1e6c0:	lsr	lr, lr, #7
   1e6c4:	adds	r0, r0, r6
   1e6c8:	adc	r1, r1, r7
   1e6cc:	adds	r2, r2, r4
   1e6d0:	strd	r0, [sp, #104]	; 0x68
   1e6d4:	add	r4, sp, #5248	; 0x1480
   1e6d8:	add	r1, sp, #5248	; 0x1480
   1e6dc:	add	r1, r1, #8
   1e6e0:	add	r4, r4, #16
   1e6e4:	adc	r3, r3, r5
   1e6e8:	b	1e700 <dcngettext@plt+0xd6d8>
   1e6ec:	nop			; (mov r0, r0)
   1e6f0:	ldrtle	fp, [r2], r3, lsr #17
   1e6f4:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1e6f8:	sfmpl	f3, 3, [pc, #1008]!	; 1eaf0 <dcngettext@plt+0xdac8>
   1e6fc:	strvc	r8, [pc], #750	; 1e704 <dcngettext@plt+0xd6dc>
   1e700:	ldrd	r0, [r1]
   1e704:	ldrd	r4, [r4]
   1e708:	str	lr, [sp, #876]	; 0x36c
   1e70c:	lsr	lr, r9, #19
   1e710:	eor	r0, r0, r4
   1e714:	add	r4, sp, #872	; 0x368
   1e718:	eor	r1, r1, r5
   1e71c:	ldrd	r4, [r4]
   1e720:	orr	lr, lr, r8, lsl #13
   1e724:	lsl	ip, r8, #3
   1e728:	eor	r4, r4, r0
   1e72c:	mov	r0, r4
   1e730:	add	r4, sp, #5248	; 0x1480
   1e734:	add	r4, r4, #28
   1e738:	str	lr, [r4]
   1e73c:	add	lr, sp, #5248	; 0x1480
   1e740:	add	lr, lr, #32
   1e744:	adds	r8, r2, r6
   1e748:	orr	ip, ip, r9, lsr #29
   1e74c:	str	ip, [lr]
   1e750:	lsr	ip, r9, #6
   1e754:	adc	r9, r3, r7
   1e758:	add	r3, sp, #5248	; 0x1480
   1e75c:	add	r3, r3, #24
   1e760:	str	ip, [sp, #884]	; 0x374
   1e764:	ldrd	r2, [r3]
   1e768:	ldrd	r6, [lr]
   1e76c:	eor	r5, r5, r1
   1e770:	mov	r1, r5
   1e774:	eor	r2, r2, r6
   1e778:	eor	r3, r3, r7
   1e77c:	mov	r4, r2
   1e780:	mov	r5, r3
   1e784:	ldrd	r2, [sp, #144]	; 0x90
   1e788:	ldrd	r6, [sp, #104]	; 0x68
   1e78c:	adds	r2, r2, r0
   1e790:	adc	r3, r3, r1
   1e794:	mov	r0, r2
   1e798:	mov	r1, r3
   1e79c:	ldrd	r2, [sp, #120]	; 0x78
   1e7a0:	lsr	lr, r6, #14
   1e7a4:	lsr	ip, r6, #18
   1e7a8:	adds	r2, r2, r0
   1e7ac:	adc	r3, r3, r1
   1e7b0:	mov	r1, r3
   1e7b4:	add	r3, sp, #880	; 0x370
   1e7b8:	mov	r0, r2
   1e7bc:	ldrd	r2, [r3]
   1e7c0:	lsr	r6, r7, #18
   1e7c4:	eor	r2, r2, r4
   1e7c8:	mov	r4, r2
   1e7cc:	add	r2, sp, #5248	; 0x1480
   1e7d0:	eor	r3, r3, r5
   1e7d4:	add	r2, r2, #40	; 0x28
   1e7d8:	mov	r5, r3
   1e7dc:	orr	r3, lr, r7, lsl #18
   1e7e0:	str	r3, [r2]
   1e7e4:	add	r2, sp, #5248	; 0x1480
   1e7e8:	add	r2, r2, #48	; 0x30
   1e7ec:	orr	r3, ip, r7, lsl #14
   1e7f0:	str	r3, [r2]
   1e7f4:	adds	r2, r0, r4
   1e7f8:	adc	r3, r1, r5
   1e7fc:	ldrd	r0, [sp, #104]	; 0x68
   1e800:	strd	r2, [sp, #168]	; 0xa8
   1e804:	add	r2, sp, #5248	; 0x1480
   1e808:	lsr	lr, r7, #14
   1e80c:	add	r2, r2, #44	; 0x2c
   1e810:	orr	r3, lr, r0, lsl #18
   1e814:	str	r3, [r2]
   1e818:	add	r2, sp, #5248	; 0x1480
   1e81c:	add	r2, r2, #52	; 0x34
   1e820:	orr	r3, r6, r0, lsl #14
   1e824:	ldrd	r6, [sp, #176]	; 0xb0
   1e828:	str	r3, [r2]
   1e82c:	ldrd	r2, [sp, #208]	; 0xd0
   1e830:	lsl	r5, r1, #23
   1e834:	mov	r1, r7
   1e838:	eor	r1, r1, r3
   1e83c:	mov	r0, r6
   1e840:	ldr	r3, [sp, #104]	; 0x68
   1e844:	eor	r0, r0, r2
   1e848:	add	r2, sp, #5248	; 0x1480
   1e84c:	add	r2, r2, #60	; 0x3c
   1e850:	orr	r3, r5, r3, lsr #9
   1e854:	str	r3, [r2]
   1e858:	ldr	r3, [sp, #104]	; 0x68
   1e85c:	lsr	r4, r8, #28
   1e860:	add	r2, sp, #5312	; 0x14c0
   1e864:	lsl	lr, r3, #23
   1e868:	orr	r3, r4, r9, lsl #4
   1e86c:	str	r3, [r2]
   1e870:	add	r2, sp, #5312	; 0x14c0
   1e874:	lsl	ip, r9, #30
   1e878:	add	r2, r2, #12
   1e87c:	orr	r3, ip, r8, lsr #2
   1e880:	str	r3, [r2]
   1e884:	sub	r5, pc, #404	; 0x194
   1e888:	ldrd	r4, [r5]
   1e88c:	ldrd	r2, [sp, #168]	; 0xa8
   1e890:	lsr	ip, r9, #28
   1e894:	orr	ip, ip, r8, lsl #4
   1e898:	adds	r4, r4, r2
   1e89c:	adc	r5, r5, r3
   1e8a0:	mov	r2, r4
   1e8a4:	mov	r3, r5
   1e8a8:	ldrd	r4, [sp, #104]	; 0x68
   1e8ac:	and	r4, r4, r0
   1e8b0:	mov	r0, r4
   1e8b4:	ldr	r4, [sp, #108]	; 0x6c
   1e8b8:	and	r5, r5, r1
   1e8bc:	mov	r1, r5
   1e8c0:	orr	lr, lr, r4, lsr #9
   1e8c4:	add	r4, sp, #5248	; 0x1480
   1e8c8:	add	r4, r4, #56	; 0x38
   1e8cc:	str	lr, [r4]
   1e8d0:	add	lr, sp, #5312	; 0x14c0
   1e8d4:	add	lr, lr, #4
   1e8d8:	str	ip, [lr]
   1e8dc:	ldr	ip, [sp, #40]	; 0x28
   1e8e0:	lsl	r5, r8, #30
   1e8e4:	lsl	r4, r9, #25
   1e8e8:	lsr	lr, ip, #1
   1e8ec:	orr	ip, r5, r9, lsr #2
   1e8f0:	add	r5, sp, #5312	; 0x14c0
   1e8f4:	add	r5, r5, #8
   1e8f8:	str	ip, [r5]
   1e8fc:	orr	ip, r4, r8, lsr #7
   1e900:	add	r4, sp, #5312	; 0x14c0
   1e904:	add	r4, r4, #20
   1e908:	str	ip, [r4]
   1e90c:	lsl	ip, r8, #25
   1e910:	str	ip, [sp, #88]	; 0x58
   1e914:	add	ip, sp, #5248	; 0x1480
   1e918:	ldrd	r4, [sp, #216]	; 0xd8
   1e91c:	add	ip, ip, #40	; 0x28
   1e920:	eor	r6, r6, r0
   1e924:	eor	r7, r7, r1
   1e928:	mov	r0, r6
   1e92c:	mov	r1, r7
   1e930:	ldrd	r6, [ip]
   1e934:	add	ip, sp, #5248	; 0x1480
   1e938:	adds	r4, r4, r2
   1e93c:	add	ip, ip, #48	; 0x30
   1e940:	adc	r5, r5, r3
   1e944:	mov	r2, r4
   1e948:	mov	r3, r5
   1e94c:	ldrd	r4, [ip]
   1e950:	add	ip, sp, #5312	; 0x14c0
   1e954:	add	ip, ip, #24
   1e958:	eor	r6, r6, r4
   1e95c:	eor	r7, r7, r5
   1e960:	ldrd	r4, [sp, #40]	; 0x28
   1e964:	adds	r2, r2, r0
   1e968:	adc	r3, r3, r1
   1e96c:	orr	lr, lr, r5, lsl #31
   1e970:	str	lr, [ip]
   1e974:	lsr	lr, r4, #8
   1e978:	orr	ip, lr, r5, lsl #24
   1e97c:	add	r1, sp, #5248	; 0x1480
   1e980:	add	lr, sp, #5312	; 0x14c0
   1e984:	add	lr, lr, #32
   1e988:	add	r1, r1, #56	; 0x38
   1e98c:	str	ip, [lr]
   1e990:	ldrd	r0, [r1]
   1e994:	lsr	ip, r4, #7
   1e998:	str	ip, [sp, #888]	; 0x378
   1e99c:	add	lr, sp, #5312	; 0x14c0
   1e9a0:	ldr	ip, [sp, #88]	; 0x58
   1e9a4:	add	lr, lr, #16
   1e9a8:	orr	ip, ip, r9, lsr #7
   1e9ac:	eor	r0, r0, r6
   1e9b0:	eor	r1, r1, r7
   1e9b4:	str	ip, [lr]
   1e9b8:	add	lr, sp, #5312	; 0x14c0
   1e9bc:	strd	r0, [sp, #88]	; 0x58
   1e9c0:	add	lr, lr, #8
   1e9c4:	add	r1, sp, #5312	; 0x14c0
   1e9c8:	ldrd	r6, [lr]
   1e9cc:	ldrd	r0, [r1]
   1e9d0:	ldrd	r4, [sp, #64]	; 0x40
   1e9d4:	ldr	ip, [sp, #44]	; 0x2c
   1e9d8:	eor	r0, r0, r6
   1e9dc:	eor	r1, r1, r7
   1e9e0:	mov	r6, r0
   1e9e4:	mov	r7, r1
   1e9e8:	ldrd	r0, [sp, #152]	; 0x98
   1e9ec:	orr	r4, r4, r8
   1e9f0:	orr	r5, r5, r9
   1e9f4:	and	r0, r0, r4
   1e9f8:	and	r1, r1, r5
   1e9fc:	mov	r4, r0
   1ea00:	mov	r5, r1
   1ea04:	ldrd	r0, [sp, #40]	; 0x28
   1ea08:	add	lr, sp, #5312	; 0x14c0
   1ea0c:	add	lr, lr, #28
   1ea10:	lsr	ip, ip, #1
   1ea14:	orr	ip, ip, r0, lsl #31
   1ea18:	str	ip, [lr]
   1ea1c:	add	lr, sp, #5312	; 0x14c0
   1ea20:	lsr	ip, r1, #8
   1ea24:	add	lr, lr, #36	; 0x24
   1ea28:	orr	ip, ip, r0, lsl #24
   1ea2c:	str	ip, [lr]
   1ea30:	ldr	ip, [sp, #888]	; 0x378
   1ea34:	orr	ip, ip, r1, lsl #25
   1ea38:	ldrd	r0, [sp, #96]	; 0x60
   1ea3c:	str	ip, [sp, #888]	; 0x378
   1ea40:	lsr	lr, r0, #6
   1ea44:	lsr	ip, r0, #19
   1ea48:	ldrd	r0, [sp, #88]	; 0x58
   1ea4c:	str	lr, [sp, #896]	; 0x380
   1ea50:	adds	r0, r0, r2
   1ea54:	adc	r1, r1, r3
   1ea58:	ldrd	r2, [sp, #64]	; 0x40
   1ea5c:	strd	r0, [sp, #88]	; 0x58
   1ea60:	add	r1, sp, #5312	; 0x14c0
   1ea64:	add	r1, r1, #16
   1ea68:	and	r2, r2, r8
   1ea6c:	ldrd	r0, [r1]
   1ea70:	orr	r4, r4, r2
   1ea74:	add	r2, sp, #5312	; 0x14c0
   1ea78:	eor	r6, r6, r0
   1ea7c:	eor	r7, r7, r1
   1ea80:	mov	r0, r6
   1ea84:	mov	r1, r7
   1ea88:	add	r2, r2, #40	; 0x28
   1ea8c:	strd	r0, [sp, #144]	; 0x90
   1ea90:	ldrd	r0, [sp, #96]	; 0x60
   1ea94:	and	r3, r3, r9
   1ea98:	orr	r5, r5, r3
   1ea9c:	orr	ip, ip, r1, lsl #13
   1eaa0:	str	ip, [r2]
   1eaa4:	add	r2, sp, #5312	; 0x14c0
   1eaa8:	lsl	r3, r1, #3
   1eaac:	add	r2, r2, #52	; 0x34
   1eab0:	orr	r3, r3, r0, lsr #29
   1eab4:	str	r3, [r2]
   1eab8:	ldr	r3, [sp, #44]	; 0x2c
   1eabc:	ldr	ip, [sp, #896]	; 0x380
   1eac0:	lsr	r2, r1, #19
   1eac4:	lsr	r3, r3, #7
   1eac8:	orr	ip, ip, r1, lsl #26
   1eacc:	str	r3, [sp, #892]	; 0x37c
   1ead0:	lsl	r3, r0, #3
   1ead4:	ldrd	r0, [sp, #88]	; 0x58
   1ead8:	str	ip, [sp, #896]	; 0x380
   1eadc:	add	ip, sp, #5312	; 0x14c0
   1eae0:	adds	r0, r0, sl
   1eae4:	adc	r1, r1, fp
   1eae8:	add	ip, ip, #24
   1eaec:	mov	r6, r0
   1eaf0:	mov	r7, r1
   1eaf4:	ldrd	r0, [sp, #144]	; 0x90
   1eaf8:	ldrd	sl, [ip]
   1eafc:	add	ip, sp, #5312	; 0x14c0
   1eb00:	add	ip, ip, #32
   1eb04:	adds	r0, r0, r4
   1eb08:	adc	r1, r1, r5
   1eb0c:	ldrd	r4, [ip]
   1eb10:	lsr	lr, r6, #14
   1eb14:	eor	sl, sl, r4
   1eb18:	eor	fp, fp, r5
   1eb1c:	mov	r4, sl
   1eb20:	mov	r5, fp
   1eb24:	ldrd	sl, [sp, #96]	; 0x60
   1eb28:	orr	ip, r2, sl, lsl #13
   1eb2c:	add	r2, sp, #5312	; 0x14c0
   1eb30:	add	r2, r2, #44	; 0x2c
   1eb34:	str	ip, [r2]
   1eb38:	add	r2, sp, #5312	; 0x14c0
   1eb3c:	add	r2, r2, #48	; 0x30
   1eb40:	orr	r3, r3, fp, lsr #29
   1eb44:	str	r3, [r2]
   1eb48:	add	r3, sp, #888	; 0x378
   1eb4c:	lsr	ip, fp, #6
   1eb50:	ldrd	r2, [r3]
   1eb54:	str	ip, [sp, #900]	; 0x384
   1eb58:	add	ip, sp, #5312	; 0x14c0
   1eb5c:	eor	r2, r2, r4
   1eb60:	eor	r3, r3, r5
   1eb64:	ldrd	r4, [sp, #88]	; 0x58
   1eb68:	add	ip, ip, #48	; 0x30
   1eb6c:	ldrd	sl, [ip]
   1eb70:	adds	r4, r4, r0
   1eb74:	adc	r5, r5, r1
   1eb78:	add	r1, sp, #5312	; 0x14c0
   1eb7c:	strd	r4, [sp, #88]	; 0x58
   1eb80:	ldrd	r4, [sp, #16]
   1eb84:	add	r1, r1, #40	; 0x28
   1eb88:	lsr	ip, r6, #18
   1eb8c:	adds	r4, r4, r2
   1eb90:	ldrd	r0, [r1]
   1eb94:	adc	r5, r5, r3
   1eb98:	add	r3, sp, #896	; 0x380
   1eb9c:	eor	r0, r0, sl
   1eba0:	eor	r1, r1, fp
   1eba4:	mov	sl, r6
   1eba8:	mov	fp, r7
   1ebac:	ldrd	r6, [r3]
   1ebb0:	ldrd	r2, [sp, #136]	; 0x88
   1ebb4:	orr	lr, lr, fp, lsl #18
   1ebb8:	eor	r7, r7, r1
   1ebbc:	adds	r2, r2, r4
   1ebc0:	adc	r3, r3, r5
   1ebc4:	mov	r1, r7
   1ebc8:	mov	r7, r3
   1ebcc:	add	r3, sp, #5312	; 0x14c0
   1ebd0:	add	r3, r3, #56	; 0x38
   1ebd4:	eor	r6, r6, r0
   1ebd8:	str	lr, [r3]
   1ebdc:	mov	r0, r6
   1ebe0:	add	r3, sp, #5376	; 0x1500
   1ebe4:	adds	r2, r2, r0
   1ebe8:	orr	ip, ip, fp, lsl #14
   1ebec:	str	ip, [r3]
   1ebf0:	adc	r3, r7, r1
   1ebf4:	lsr	lr, fp, #14
   1ebf8:	strd	r2, [sp, #192]	; 0xc0
   1ebfc:	ldrd	r2, [sp, #88]	; 0x58
   1ec00:	lsr	r4, fp, #18
   1ec04:	ldrd	r0, [sp, #104]	; 0x68
   1ec08:	lsr	r5, r2, #28
   1ec0c:	add	r2, sp, #5312	; 0x14c0
   1ec10:	add	r2, r2, #60	; 0x3c
   1ec14:	lsl	ip, r3, #30
   1ec18:	orr	r3, lr, sl, lsl #18
   1ec1c:	str	r3, [r2]
   1ec20:	add	r2, sp, #5376	; 0x1500
   1ec24:	add	r2, r2, #4
   1ec28:	orr	r3, r4, sl, lsl #14
   1ec2c:	str	r3, [r2]
   1ec30:	ldrd	r2, [sp, #208]	; 0xd0
   1ec34:	lsl	r6, fp, #23
   1ec38:	orr	lr, r6, sl, lsr #9
   1ec3c:	eor	r1, r1, r3
   1ec40:	ldrd	r6, [sp, #88]	; 0x58
   1ec44:	add	r3, sp, #5376	; 0x1500
   1ec48:	eor	r0, r0, r2
   1ec4c:	add	r3, r3, #12
   1ec50:	add	r2, sp, #5376	; 0x1500
   1ec54:	add	r2, r2, #16
   1ec58:	str	lr, [r3]
   1ec5c:	orr	r3, r5, r7, lsl #4
   1ec60:	str	r3, [r2]
   1ec64:	add	r2, sp, #5376	; 0x1500
   1ec68:	add	r2, r2, #28
   1ec6c:	orr	r3, ip, r6, lsr #2
   1ec70:	mov	r4, r6
   1ec74:	str	r3, [r2]
   1ec78:	lsr	ip, r7, #28
   1ec7c:	add	r3, pc, #868	; 0x364
   1ec80:	ldrd	r2, [r3]
   1ec84:	ldrd	r6, [sp, #192]	; 0xc0
   1ec88:	lsl	r5, r4, #30
   1ec8c:	add	r4, sp, #5376	; 0x1500
   1ec90:	adds	r2, r2, r6
   1ec94:	adc	r3, r3, r7
   1ec98:	mov	r6, sl
   1ec9c:	mov	r7, fp
   1eca0:	lsl	lr, sl, #23
   1eca4:	and	r6, r6, r0
   1eca8:	and	r7, r7, r1
   1ecac:	add	r4, r4, #8
   1ecb0:	mov	r0, r6
   1ecb4:	mov	r1, r7
   1ecb8:	orr	lr, lr, fp, lsr #9
   1ecbc:	ldrd	r6, [sp, #88]	; 0x58
   1ecc0:	str	lr, [r4]
   1ecc4:	add	lr, sp, #5376	; 0x1500
   1ecc8:	add	lr, lr, #20
   1eccc:	orr	ip, ip, r6, lsl #4
   1ecd0:	str	ip, [lr]
   1ecd4:	ldr	ip, [sp, #112]	; 0x70
   1ecd8:	lsl	r4, r7, #25
   1ecdc:	strd	sl, [sp, #16]
   1ece0:	lsr	lr, ip, #1
   1ece4:	orr	ip, r5, r7, lsr #2
   1ece8:	add	r5, sp, #5376	; 0x1500
   1ecec:	add	r5, r5, #24
   1ecf0:	str	ip, [r5]
   1ecf4:	orr	ip, r4, r6, lsr #7
   1ecf8:	add	r4, sp, #5376	; 0x1500
   1ecfc:	add	r4, r4, #36	; 0x24
   1ed00:	str	ip, [r4]
   1ed04:	lsl	ip, r6, #25
   1ed08:	ldrd	r6, [sp, #176]	; 0xb0
   1ed0c:	add	r4, sp, #5312	; 0x14c0
   1ed10:	add	r4, r4, #56	; 0x38
   1ed14:	adds	r6, r6, r2
   1ed18:	adc	r7, r7, r3
   1ed1c:	mov	r2, r6
   1ed20:	mov	r3, r7
   1ed24:	ldrd	r6, [sp, #208]	; 0xd0
   1ed28:	eor	r6, r6, r0
   1ed2c:	eor	r7, r7, r1
   1ed30:	mov	r0, r6
   1ed34:	mov	r1, r7
   1ed38:	ldrd	r6, [r4]
   1ed3c:	add	r4, sp, #5376	; 0x1500
   1ed40:	ldrd	sl, [r4]
   1ed44:	ldrd	r4, [sp, #112]	; 0x70
   1ed48:	eor	r6, r6, sl
   1ed4c:	add	sl, sp, #5376	; 0x1500
   1ed50:	add	sl, sl, #40	; 0x28
   1ed54:	orr	lr, lr, r5, lsl #31
   1ed58:	str	lr, [sl]
   1ed5c:	add	sl, sp, #5376	; 0x1500
   1ed60:	lsr	lr, r4, #8
   1ed64:	add	sl, sl, #48	; 0x30
   1ed68:	orr	lr, lr, r5, lsl #24
   1ed6c:	str	lr, [sl]
   1ed70:	lsr	lr, r4, #7
   1ed74:	str	lr, [sp, #904]	; 0x388
   1ed78:	ldr	lr, [sp, #92]	; 0x5c
   1ed7c:	eor	r7, r7, fp
   1ed80:	mov	fp, r5
   1ed84:	orr	ip, ip, lr, lsr #7
   1ed88:	add	lr, sp, #5376	; 0x1500
   1ed8c:	add	lr, lr, #32
   1ed90:	adds	sl, r2, r0
   1ed94:	str	ip, [lr]
   1ed98:	lsr	ip, fp, #1
   1ed9c:	adc	fp, r3, r1
   1eda0:	add	r3, sp, #5376	; 0x1500
   1eda4:	add	r3, r3, #8
   1eda8:	ldrd	r0, [r3]
   1edac:	add	r3, sp, #5376	; 0x1500
   1edb0:	add	r3, r3, #16
   1edb4:	eor	r0, r0, r6
   1edb8:	eor	r1, r1, r7
   1edbc:	mov	r6, r0
   1edc0:	mov	r7, r1
   1edc4:	ldrd	r0, [r3]
   1edc8:	add	r3, sp, #5376	; 0x1500
   1edcc:	add	r3, r3, #24
   1edd0:	ldrd	r4, [sp, #88]	; 0x58
   1edd4:	strd	sl, [sp, #144]	; 0x90
   1edd8:	ldrd	sl, [r3]
   1eddc:	ldrd	r2, [sp, #64]	; 0x40
   1ede0:	orr	r4, r4, r8
   1ede4:	orr	r5, r5, r9
   1ede8:	and	r2, r2, r4
   1edec:	and	r3, r3, r5
   1edf0:	mov	r4, r2
   1edf4:	mov	r5, r3
   1edf8:	ldrd	r2, [sp, #112]	; 0x70
   1edfc:	add	lr, sp, #5376	; 0x1500
   1ee00:	add	lr, lr, #44	; 0x2c
   1ee04:	orr	ip, ip, r2, lsl #31
   1ee08:	str	ip, [lr]
   1ee0c:	add	lr, sp, #5376	; 0x1500
   1ee10:	lsr	ip, r3, #8
   1ee14:	add	lr, lr, #52	; 0x34
   1ee18:	orr	ip, ip, r2, lsl #24
   1ee1c:	eor	r0, r0, sl
   1ee20:	eor	r1, r1, fp
   1ee24:	str	ip, [lr]
   1ee28:	ldrd	sl, [sp, #168]	; 0xa8
   1ee2c:	ldr	ip, [sp, #904]	; 0x388
   1ee30:	orr	r3, ip, r3, lsl #25
   1ee34:	str	r3, [sp, #904]	; 0x388
   1ee38:	lsr	r3, sl, #6
   1ee3c:	str	r3, [sp, #912]	; 0x390
   1ee40:	ldrd	r2, [sp, #144]	; 0x90
   1ee44:	lsr	ip, sl, #19
   1ee48:	orr	ip, ip, fp, lsl #13
   1ee4c:	adds	r2, r2, r6
   1ee50:	adc	r3, r3, r7
   1ee54:	mov	r6, r2
   1ee58:	mov	r7, r3
   1ee5c:	ldrd	r2, [sp, #88]	; 0x58
   1ee60:	and	r2, r2, r8
   1ee64:	and	r3, r3, r9
   1ee68:	strd	r2, [sp, #144]	; 0x90
   1ee6c:	add	r3, sp, #5376	; 0x1500
   1ee70:	add	r3, r3, #32
   1ee74:	ldrd	r2, [r3]
   1ee78:	eor	r2, r2, r0
   1ee7c:	eor	r3, r3, r1
   1ee80:	mov	r0, r2
   1ee84:	mov	r1, r3
   1ee88:	ldrd	r2, [sp, #144]	; 0x90
   1ee8c:	orr	r2, r2, r4
   1ee90:	orr	r3, r3, r5
   1ee94:	strd	r2, [sp, #144]	; 0x90
   1ee98:	add	r2, sp, #5376	; 0x1500
   1ee9c:	add	r2, r2, #56	; 0x38
   1eea0:	str	ip, [r2]
   1eea4:	add	r2, sp, #5440	; 0x1540
   1eea8:	lsl	r3, fp, #3
   1eeac:	add	r2, r2, #4
   1eeb0:	orr	r3, r3, sl, lsr #29
   1eeb4:	str	r3, [r2]
   1eeb8:	ldr	r3, [sp, #116]	; 0x74
   1eebc:	ldrd	r4, [sp, #152]	; 0x98
   1eec0:	ldr	ip, [sp, #912]	; 0x390
   1eec4:	lsr	r3, r3, #7
   1eec8:	adds	r4, r4, r6
   1eecc:	adc	r5, r5, r7
   1eed0:	orr	ip, ip, fp, lsl #26
   1eed4:	strd	r4, [sp, #184]	; 0xb8
   1eed8:	ldrd	r4, [sp, #144]	; 0x90
   1eedc:	str	ip, [sp, #912]	; 0x390
   1eee0:	add	ip, sp, #5376	; 0x1500
   1eee4:	adds	r4, r4, r0
   1eee8:	add	ip, ip, #40	; 0x28
   1eeec:	adc	r5, r5, r1
   1eef0:	mov	r0, r4
   1eef4:	mov	r1, r5
   1eef8:	ldrd	r4, [ip]
   1eefc:	add	ip, sp, #5376	; 0x1500
   1ef00:	add	ip, ip, #48	; 0x30
   1ef04:	lsr	r2, fp, #19
   1ef08:	str	r3, [sp, #908]	; 0x38c
   1ef0c:	lsl	r3, sl, #3
   1ef10:	ldrd	sl, [ip]
   1ef14:	eor	r4, r4, sl
   1ef18:	eor	r5, r5, fp
   1ef1c:	ldrd	sl, [sp, #168]	; 0xa8
   1ef20:	orr	ip, r2, sl, lsl #13
   1ef24:	add	r2, sp, #5376	; 0x1500
   1ef28:	add	r2, r2, #60	; 0x3c
   1ef2c:	str	ip, [r2]
   1ef30:	add	r2, sp, #5440	; 0x1540
   1ef34:	orr	r3, r3, fp, lsr #29
   1ef38:	str	r3, [r2]
   1ef3c:	add	r3, sp, #904	; 0x388
   1ef40:	lsr	ip, fp, #6
   1ef44:	ldrd	r2, [r3]
   1ef48:	str	ip, [sp, #916]	; 0x394
   1ef4c:	add	ip, sp, #5440	; 0x1540
   1ef50:	eor	r2, r2, r4
   1ef54:	adds	r4, r0, r6
   1ef58:	eor	r3, r3, r5
   1ef5c:	adc	r5, r1, r7
   1ef60:	add	r1, sp, #5376	; 0x1500
   1ef64:	add	r1, r1, #56	; 0x38
   1ef68:	add	r6, sp, #912	; 0x390
   1ef6c:	ldrd	r0, [r1]
   1ef70:	ldrd	sl, [ip]
   1ef74:	ldrd	r6, [r6]
   1ef78:	strd	r4, [sp, #176]	; 0xb0
   1ef7c:	eor	r0, r0, sl
   1ef80:	eor	r1, r1, fp
   1ef84:	ldrd	r4, [sp, #40]	; 0x28
   1ef88:	eor	r6, r6, r0
   1ef8c:	eor	r7, r7, r1
   1ef90:	ldrd	sl, [sp, #184]	; 0xb8
   1ef94:	mov	r0, r6
   1ef98:	mov	r1, r7
   1ef9c:	ldrd	r6, [sp, #200]	; 0xc8
   1efa0:	adds	r4, r4, r2
   1efa4:	adc	r5, r5, r3
   1efa8:	lsr	lr, sl, #14
   1efac:	adds	r6, r6, r4
   1efb0:	lsr	ip, sl, #18
   1efb4:	mov	r4, sl
   1efb8:	add	sl, sp, #5440	; 0x1540
   1efbc:	add	sl, sl, #8
   1efc0:	orr	lr, lr, fp, lsl #18
   1efc4:	str	lr, [sl]
   1efc8:	add	sl, sp, #5440	; 0x1540
   1efcc:	add	sl, sl, #16
   1efd0:	orr	ip, ip, fp, lsl #14
   1efd4:	adc	r7, r7, r5
   1efd8:	str	ip, [sl]
   1efdc:	mov	sl, r4
   1efe0:	b	1eff8 <dcngettext@plt+0xdfd0>
   1efe4:	nop			; (mov r0, r0)
   1efe8:	tstmi	r7, #96, 30	; 0x180
   1efec:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1eff0:	mvnsge	sl, r2, ror fp
   1eff4:	strbhi	r7, [r8], #2068	; 0x814
   1eff8:	adds	r4, r6, r0
   1effc:	adc	r5, r7, r1
   1f000:	ldrd	r0, [sp, #176]	; 0xb0
   1f004:	lsr	ip, fp, #18
   1f008:	str	ip, [sp, #40]	; 0x28
   1f00c:	lsl	ip, r1, #30
   1f010:	add	r1, sp, #5440	; 0x1540
   1f014:	lsr	lr, fp, #14
   1f018:	add	r1, r1, #12
   1f01c:	orr	lr, lr, sl, lsl #18
   1f020:	str	lr, [r1]
   1f024:	ldr	r1, [sp, #40]	; 0x28
   1f028:	strd	r4, [sp, #144]	; 0x90
   1f02c:	orr	lr, r1, sl, lsl #14
   1f030:	add	r1, sp, #5440	; 0x1540
   1f034:	add	r1, r1, #20
   1f038:	lsl	r4, fp, #23
   1f03c:	str	lr, [r1]
   1f040:	ldrd	r6, [sp, #16]
   1f044:	orr	lr, r4, sl, lsr #9
   1f048:	lsr	r5, r0, #28
   1f04c:	add	r4, sp, #5440	; 0x1540
   1f050:	ldrd	r0, [sp, #104]	; 0x68
   1f054:	add	r4, r4, #28
   1f058:	str	lr, [r4]
   1f05c:	eor	r0, r0, r6
   1f060:	eor	r1, r1, r7
   1f064:	ldrd	r6, [sp, #176]	; 0xb0
   1f068:	add	r4, sp, #5440	; 0x1540
   1f06c:	add	r4, r4, #32
   1f070:	orr	r5, r5, r7, lsl #4
   1f074:	str	r5, [r4]
   1f078:	add	r4, sp, #5440	; 0x1540
   1f07c:	add	r4, r4, #44	; 0x2c
   1f080:	orr	ip, ip, r6, lsr #2
   1f084:	str	ip, [r4]
   1f088:	sub	r3, pc, #160	; 0xa0
   1f08c:	ldrd	r2, [r3]
   1f090:	ldrd	r4, [sp, #144]	; 0x90
   1f094:	lsl	lr, sl, #23
   1f098:	ldrd	sl, [sp, #184]	; 0xb8
   1f09c:	adds	r4, r4, r2
   1f0a0:	mov	r2, r4
   1f0a4:	mov	r4, sl
   1f0a8:	and	r4, r4, r0
   1f0ac:	mov	r0, r4
   1f0b0:	add	r4, sp, #5440	; 0x1540
   1f0b4:	add	r4, r4, #24
   1f0b8:	orr	lr, lr, fp, lsr #9
   1f0bc:	str	lr, [r4]
   1f0c0:	add	lr, sp, #5440	; 0x1540
   1f0c4:	lsr	ip, r7, #28
   1f0c8:	add	lr, lr, #36	; 0x24
   1f0cc:	adc	r5, r5, r3
   1f0d0:	orr	ip, ip, r6, lsl #4
   1f0d4:	str	ip, [lr]
   1f0d8:	mov	r3, r5
   1f0dc:	ldr	ip, [sp, #24]
   1f0e0:	mov	r5, fp
   1f0e4:	and	r5, r5, r1
   1f0e8:	mov	r1, r5
   1f0ec:	lsl	r5, r6, #30
   1f0f0:	lsr	lr, ip, #1
   1f0f4:	orr	ip, r5, r7, lsr #2
   1f0f8:	add	r5, sp, #5440	; 0x1540
   1f0fc:	add	r5, r5, #40	; 0x28
   1f100:	lsl	r4, r7, #25
   1f104:	str	ip, [r5]
   1f108:	orr	ip, r4, r6, lsr #7
   1f10c:	add	r4, sp, #5440	; 0x1540
   1f110:	add	r4, r4, #52	; 0x34
   1f114:	mov	r5, r7
   1f118:	str	ip, [r4]
   1f11c:	mov	r4, r6
   1f120:	lsl	ip, r6, #25
   1f124:	ldrd	r6, [sp, #208]	; 0xd0
   1f128:	adds	r6, r6, r2
   1f12c:	adc	r7, r7, r3
   1f130:	add	r3, sp, #5440	; 0x1540
   1f134:	strd	r6, [sp, #152]	; 0x98
   1f138:	ldrd	r6, [sp, #104]	; 0x68
   1f13c:	add	r3, r3, #8
   1f140:	eor	r6, r6, r0
   1f144:	eor	r7, r7, r1
   1f148:	ldrd	r0, [sp, #24]
   1f14c:	strd	r6, [sp, #40]	; 0x28
   1f150:	ldrd	r6, [r3]
   1f154:	add	r3, sp, #5440	; 0x1540
   1f158:	add	r3, r3, #16
   1f15c:	ldrd	sl, [r3]
   1f160:	add	r3, sp, #5440	; 0x1540
   1f164:	add	r3, r3, #56	; 0x38
   1f168:	orr	lr, lr, r1, lsl #31
   1f16c:	str	lr, [r3]
   1f170:	lsr	lr, r0, #8
   1f174:	add	r3, sp, #5504	; 0x1580
   1f178:	orr	lr, lr, r1, lsl #24
   1f17c:	str	lr, [r3]
   1f180:	ldrd	r2, [sp, #88]	; 0x58
   1f184:	eor	r7, r7, fp
   1f188:	mov	fp, r5
   1f18c:	orr	r3, r3, r5
   1f190:	mov	r5, r3
   1f194:	add	r3, sp, #5440	; 0x1540
   1f198:	add	r3, r3, #48	; 0x30
   1f19c:	orr	ip, ip, fp, lsr #7
   1f1a0:	orr	r2, r2, r4
   1f1a4:	lsr	lr, r0, #7
   1f1a8:	str	ip, [r3]
   1f1ac:	mov	r4, r2
   1f1b0:	lsr	ip, r1, #1
   1f1b4:	ldrd	r2, [sp, #152]	; 0x98
   1f1b8:	ldrd	r0, [sp, #40]	; 0x28
   1f1bc:	str	lr, [sp, #920]	; 0x398
   1f1c0:	add	lr, sp, #5440	; 0x1540
   1f1c4:	adds	r2, r2, r0
   1f1c8:	adc	r3, r3, r1
   1f1cc:	add	r1, sp, #5440	; 0x1540
   1f1d0:	add	r1, r1, #24
   1f1d4:	eor	r6, r6, sl
   1f1d8:	ldrd	r0, [r1]
   1f1dc:	add	lr, lr, #40	; 0x28
   1f1e0:	ldrd	sl, [lr]
   1f1e4:	eor	r1, r1, r7
   1f1e8:	mov	r7, r1
   1f1ec:	add	r1, sp, #5440	; 0x1540
   1f1f0:	add	r1, r1, #32
   1f1f4:	eor	r0, r0, r6
   1f1f8:	mov	r6, r0
   1f1fc:	ldrd	r0, [r1]
   1f200:	and	r4, r4, r8
   1f204:	and	r5, r5, r9
   1f208:	eor	r0, r0, sl
   1f20c:	eor	r1, r1, fp
   1f210:	ldrd	sl, [sp, #24]
   1f214:	strd	r0, [sp, #152]	; 0x98
   1f218:	add	r1, sp, #5440	; 0x1540
   1f21c:	add	r1, r1, #60	; 0x3c
   1f220:	orr	ip, ip, sl, lsl #31
   1f224:	str	ip, [r1]
   1f228:	add	r1, sp, #5504	; 0x1580
   1f22c:	lsr	ip, fp, #8
   1f230:	add	r1, r1, #4
   1f234:	orr	ip, ip, sl, lsl #24
   1f238:	str	ip, [r1]
   1f23c:	ldr	ip, [sp, #920]	; 0x398
   1f240:	adds	r0, r6, r2
   1f244:	orr	ip, ip, fp, lsl #25
   1f248:	str	ip, [sp, #920]	; 0x398
   1f24c:	adc	r1, r7, r3
   1f250:	ldrd	r2, [sp, #176]	; 0xb0
   1f254:	ldrd	r6, [sp, #88]	; 0x58
   1f258:	strd	r0, [sp, #40]	; 0x28
   1f25c:	ldrd	r0, [sp, #152]	; 0x98
   1f260:	and	r7, r7, r3
   1f264:	add	r3, sp, #5440	; 0x1540
   1f268:	add	r3, r3, #48	; 0x30
   1f26c:	and	r6, r6, r2
   1f270:	ldrd	r2, [r3]
   1f274:	ldrd	sl, [sp, #192]	; 0xc0
   1f278:	eor	r0, r0, r2
   1f27c:	orr	r2, r6, r4
   1f280:	mov	r4, r2
   1f284:	add	r2, sp, #5504	; 0x1580
   1f288:	lsr	ip, sl, #19
   1f28c:	add	r2, r2, #8
   1f290:	orr	ip, ip, fp, lsl #13
   1f294:	str	ip, [r2]
   1f298:	eor	r1, r1, r3
   1f29c:	add	r2, sp, #5504	; 0x1580
   1f2a0:	orr	r3, r7, r5
   1f2a4:	mov	r5, r3
   1f2a8:	add	r2, r2, #20
   1f2ac:	lsl	r3, fp, #3
   1f2b0:	orr	r3, r3, sl, lsr #29
   1f2b4:	str	r3, [r2]
   1f2b8:	add	r3, sp, #5440	; 0x1540
   1f2bc:	add	ip, sp, #5504	; 0x1580
   1f2c0:	add	r3, r3, #56	; 0x38
   1f2c4:	mov	r7, fp
   1f2c8:	mov	r6, sl
   1f2cc:	lsr	lr, sl, #6
   1f2d0:	ldrd	r2, [r3]
   1f2d4:	ldrd	sl, [ip]
   1f2d8:	str	lr, [sp, #928]	; 0x3a0
   1f2dc:	ldr	lr, [sp, #28]
   1f2e0:	eor	r2, r2, sl
   1f2e4:	eor	r3, r3, fp
   1f2e8:	ldrd	sl, [sp, #40]	; 0x28
   1f2ec:	strd	r2, [sp, #152]	; 0x98
   1f2f0:	ldr	r3, [sp, #928]	; 0x3a0
   1f2f4:	lsr	lr, lr, #7
   1f2f8:	orr	r3, r3, r7, lsl #26
   1f2fc:	str	r3, [sp, #928]	; 0x3a0
   1f300:	ldrd	r2, [sp, #64]	; 0x40
   1f304:	str	lr, [sp, #924]	; 0x39c
   1f308:	adds	sl, sl, r2
   1f30c:	adc	fp, fp, r3
   1f310:	mov	r2, sl
   1f314:	mov	r3, fp
   1f318:	adds	r4, r4, r0
   1f31c:	strd	r2, [sp, #208]	; 0xd0
   1f320:	lsr	r2, r7, #19
   1f324:	orr	ip, r2, r6, lsl #13
   1f328:	add	r2, sp, #5504	; 0x1580
   1f32c:	add	r2, r2, #12
   1f330:	str	ip, [r2]
   1f334:	add	r2, sp, #5504	; 0x1580
   1f338:	lsl	r3, r6, #3
   1f33c:	add	r2, r2, #16
   1f340:	orr	r3, r3, r7, lsr #29
   1f344:	str	r3, [r2]
   1f348:	lsr	r3, r7, #6
   1f34c:	str	r3, [sp, #932]	; 0x3a4
   1f350:	ldrd	r2, [sp, #40]	; 0x28
   1f354:	adc	r5, r5, r1
   1f358:	add	r1, sp, #920	; 0x398
   1f35c:	adds	r2, r2, r4
   1f360:	adc	r3, r3, r5
   1f364:	ldrd	sl, [r1]
   1f368:	ldrd	r0, [sp, #152]	; 0x98
   1f36c:	strd	r2, [sp, #64]	; 0x40
   1f370:	ldrd	r4, [sp, #112]	; 0x70
   1f374:	add	r3, sp, #5504	; 0x1580
   1f378:	add	r3, r3, #8
   1f37c:	eor	sl, sl, r0
   1f380:	eor	fp, fp, r1
   1f384:	adds	r4, r4, sl
   1f388:	mov	r1, fp
   1f38c:	ldrd	sl, [r3]
   1f390:	add	r3, sp, #5504	; 0x1580
   1f394:	add	r3, r3, #16
   1f398:	ldrd	r6, [r3]
   1f39c:	add	r3, sp, #928	; 0x3a0
   1f3a0:	adc	r5, r5, r1
   1f3a4:	eor	sl, sl, r6
   1f3a8:	eor	fp, fp, r7
   1f3ac:	mov	r0, r4
   1f3b0:	ldrd	r6, [sp, #208]	; 0xd0
   1f3b4:	mov	r1, r5
   1f3b8:	strd	sl, [sp, #40]	; 0x28
   1f3bc:	ldrd	r4, [sp, #128]	; 0x80
   1f3c0:	ldrd	sl, [r3]
   1f3c4:	ldrd	r2, [sp, #40]	; 0x28
   1f3c8:	adds	r4, r4, r0
   1f3cc:	mov	r0, r4
   1f3d0:	eor	r2, r2, sl
   1f3d4:	mov	r4, r2
   1f3d8:	add	r2, sp, #5504	; 0x1580
   1f3dc:	lsr	lr, r6, #14
   1f3e0:	adc	r5, r5, r1
   1f3e4:	eor	r3, r3, fp
   1f3e8:	add	r2, r2, #24
   1f3ec:	mov	r1, r5
   1f3f0:	mov	r5, r3
   1f3f4:	orr	r3, lr, r7, lsl #18
   1f3f8:	str	r3, [r2]
   1f3fc:	add	r2, sp, #5504	; 0x1580
   1f400:	lsr	ip, r6, #18
   1f404:	add	r2, r2, #32
   1f408:	orr	r3, ip, r7, lsl #14
   1f40c:	str	r3, [r2]
   1f410:	adds	r2, r0, r4
   1f414:	adc	r3, r1, r5
   1f418:	ldrd	r0, [sp, #64]	; 0x40
   1f41c:	mov	sl, r6
   1f420:	lsr	lr, r7, #14
   1f424:	lsl	ip, r1, #30
   1f428:	add	r1, sp, #5504	; 0x1580
   1f42c:	add	r1, r1, #28
   1f430:	orr	lr, lr, sl, lsl #18
   1f434:	str	lr, [r1]
   1f438:	add	r1, sp, #5504	; 0x1580
   1f43c:	lsr	r6, r7, #18
   1f440:	add	r1, r1, #36	; 0x24
   1f444:	orr	lr, r6, sl, lsl #14
   1f448:	str	lr, [r1]
   1f44c:	mov	fp, r7
   1f450:	lsl	r5, r7, #23
   1f454:	lsr	r4, r0, #28
   1f458:	ldrd	r6, [sp, #16]
   1f45c:	ldrd	r0, [sp, #184]	; 0xb8
   1f460:	orr	lr, r5, sl, lsr #9
   1f464:	add	r5, sp, #5504	; 0x1580
   1f468:	eor	r0, r0, r6
   1f46c:	eor	r1, r1, r7
   1f470:	ldrd	r6, [sp, #64]	; 0x40
   1f474:	add	r5, r5, #44	; 0x2c
   1f478:	str	lr, [r5]
   1f47c:	orr	r5, r4, r7, lsl #4
   1f480:	add	r4, sp, #5504	; 0x1580
   1f484:	add	r4, r4, #48	; 0x30
   1f488:	str	r5, [r4]
   1f48c:	add	r4, sp, #5504	; 0x1580
   1f490:	add	r4, r4, #60	; 0x3c
   1f494:	orr	ip, ip, r6, lsr #2
   1f498:	str	ip, [r4]
   1f49c:	add	r5, pc, #868	; 0x364
   1f4a0:	ldrd	r4, [r5]
   1f4a4:	strd	r2, [sp, #112]	; 0x70
   1f4a8:	lsl	lr, sl, #23
   1f4ac:	adds	r4, r4, r2
   1f4b0:	adc	r5, r5, r3
   1f4b4:	mov	r3, r5
   1f4b8:	mov	r5, fp
   1f4bc:	ldr	fp, [sp, #48]	; 0x30
   1f4c0:	mov	r2, r4
   1f4c4:	mov	r4, sl
   1f4c8:	lsr	fp, fp, #7
   1f4cc:	and	r4, r4, r0
   1f4d0:	str	fp, [sp, #936]	; 0x3a8
   1f4d4:	ldr	fp, [sp, #212]	; 0xd4
   1f4d8:	mov	r0, r4
   1f4dc:	add	r4, sp, #5504	; 0x1580
   1f4e0:	add	r4, r4, #40	; 0x28
   1f4e4:	orr	lr, lr, fp, lsr #9
   1f4e8:	str	lr, [r4]
   1f4ec:	add	lr, sp, #5504	; 0x1580
   1f4f0:	lsr	ip, r7, #28
   1f4f4:	add	lr, lr, #52	; 0x34
   1f4f8:	orr	ip, ip, r6, lsl #4
   1f4fc:	str	ip, [lr]
   1f500:	ldr	ip, [sp, #48]	; 0x30
   1f504:	and	r5, r5, r1
   1f508:	mov	r1, r5
   1f50c:	lsl	r5, r6, #30
   1f510:	lsr	lr, ip, #1
   1f514:	orr	ip, r5, r7, lsr #2
   1f518:	add	r5, sp, #5504	; 0x1580
   1f51c:	add	r5, r5, #56	; 0x38
   1f520:	lsl	r4, r7, #25
   1f524:	str	ip, [r5]
   1f528:	orr	ip, r4, r6, lsr #7
   1f52c:	add	r4, sp, #5568	; 0x15c0
   1f530:	add	r4, r4, #4
   1f534:	str	ip, [r4]
   1f538:	lsl	ip, r6, #25
   1f53c:	ldrd	r6, [sp, #104]	; 0x68
   1f540:	add	r4, sp, #5504	; 0x1580
   1f544:	add	r4, r4, #24
   1f548:	adds	r6, r6, r2
   1f54c:	adc	r7, r7, r3
   1f550:	mov	r2, r6
   1f554:	mov	r3, r7
   1f558:	ldrd	r6, [sp, #16]
   1f55c:	ldrd	sl, [r4]
   1f560:	add	r4, sp, #5504	; 0x1580
   1f564:	add	r4, r4, #32
   1f568:	eor	r6, r6, r0
   1f56c:	eor	r7, r7, r1
   1f570:	mov	r0, r6
   1f574:	mov	r1, r7
   1f578:	ldrd	r6, [r4]
   1f57c:	add	r4, sp, #5568	; 0x15c0
   1f580:	add	r4, r4, #8
   1f584:	eor	sl, sl, r6
   1f588:	eor	fp, fp, r7
   1f58c:	adds	r2, r2, r0
   1f590:	strd	sl, [sp, #40]	; 0x28
   1f594:	ldrd	sl, [sp, #48]	; 0x30
   1f598:	adc	r3, r3, r1
   1f59c:	add	r1, sp, #5504	; 0x1580
   1f5a0:	orr	lr, lr, fp, lsl #31
   1f5a4:	str	lr, [r4]
   1f5a8:	add	r4, sp, #5568	; 0x15c0
   1f5ac:	lsr	lr, sl, #8
   1f5b0:	add	r4, r4, #16
   1f5b4:	orr	lr, lr, fp, lsl #24
   1f5b8:	ldrd	r6, [sp, #64]	; 0x40
   1f5bc:	str	lr, [r4]
   1f5c0:	add	r1, r1, #40	; 0x28
   1f5c4:	ldrd	r4, [sp, #176]	; 0xb0
   1f5c8:	ldr	lr, [sp, #936]	; 0x3a8
   1f5cc:	orr	ip, ip, r7, lsr #7
   1f5d0:	orr	lr, lr, fp, lsl #25
   1f5d4:	ldrd	sl, [r1]
   1f5d8:	ldrd	r0, [sp, #40]	; 0x28
   1f5dc:	orr	r5, r5, r7
   1f5e0:	orr	r4, r4, r6
   1f5e4:	eor	r1, r1, fp
   1f5e8:	mov	r7, r1
   1f5ec:	add	r1, sp, #5504	; 0x1580
   1f5f0:	add	r1, r1, #48	; 0x30
   1f5f4:	eor	r0, r0, sl
   1f5f8:	ldrd	sl, [r1]
   1f5fc:	add	r1, sp, #5504	; 0x1580
   1f600:	add	r1, r1, #56	; 0x38
   1f604:	mov	r6, r0
   1f608:	ldrd	r0, [r1]
   1f60c:	str	lr, [sp, #936]	; 0x3a8
   1f610:	add	lr, sp, #5568	; 0x15c0
   1f614:	eor	sl, sl, r0
   1f618:	eor	fp, fp, r1
   1f61c:	mov	r0, sl
   1f620:	mov	r1, fp
   1f624:	ldrd	sl, [sp, #88]	; 0x58
   1f628:	str	ip, [lr]
   1f62c:	ldr	ip, [sp, #52]	; 0x34
   1f630:	and	sl, sl, r4
   1f634:	and	fp, fp, r5
   1f638:	ldrd	r4, [sp, #48]	; 0x30
   1f63c:	add	lr, sp, #5568	; 0x15c0
   1f640:	add	lr, lr, #12
   1f644:	lsr	ip, ip, #1
   1f648:	orr	ip, ip, r4, lsl #31
   1f64c:	str	ip, [lr]
   1f650:	add	lr, sp, #5568	; 0x15c0
   1f654:	strd	sl, [sp, #104]	; 0x68
   1f658:	lsr	ip, r5, #8
   1f65c:	ldrd	sl, [sp, #144]	; 0x90
   1f660:	add	lr, lr, #20
   1f664:	orr	ip, ip, r4, lsl #24
   1f668:	adds	r4, r6, r2
   1f66c:	str	ip, [lr]
   1f670:	lsr	lr, r5, #7
   1f674:	adc	r5, r7, r3
   1f678:	str	lr, [sp, #940]	; 0x3ac
   1f67c:	ldrd	r6, [sp, #64]	; 0x40
   1f680:	lsr	lr, sl, #6
   1f684:	ldrd	r2, [sp, #176]	; 0xb0
   1f688:	str	lr, [sp, #944]	; 0x3b0
   1f68c:	strd	r4, [sp, #40]	; 0x28
   1f690:	add	lr, sp, #5568	; 0x15c0
   1f694:	ldrd	r4, [sp, #104]	; 0x68
   1f698:	and	r2, r2, r6
   1f69c:	and	r3, r3, r7
   1f6a0:	lsr	ip, sl, #19
   1f6a4:	ldrd	r6, [sp, #144]	; 0x90
   1f6a8:	ldrd	sl, [lr]
   1f6ac:	orr	r4, r4, r2
   1f6b0:	add	r2, sp, #5568	; 0x15c0
   1f6b4:	add	r2, r2, #24
   1f6b8:	eor	sl, sl, r0
   1f6bc:	eor	fp, fp, r1
   1f6c0:	orr	ip, ip, r7, lsl #13
   1f6c4:	ldrd	r0, [sp, #40]	; 0x28
   1f6c8:	str	ip, [r2]
   1f6cc:	ldr	ip, [sp, #944]	; 0x3b0
   1f6d0:	adds	r0, r0, r8
   1f6d4:	orr	ip, ip, r7, lsl #26
   1f6d8:	adc	r1, r1, r9
   1f6dc:	str	ip, [sp, #944]	; 0x3b0
   1f6e0:	add	ip, sp, #5568	; 0x15c0
   1f6e4:	add	ip, ip, #8
   1f6e8:	orr	r5, r5, r3
   1f6ec:	strd	r0, [sp, #216]	; 0xd8
   1f6f0:	add	r2, sp, #5568	; 0x15c0
   1f6f4:	adds	r0, sl, r4
   1f6f8:	adc	r1, fp, r5
   1f6fc:	lsl	r3, r7, #3
   1f700:	ldrd	sl, [ip]
   1f704:	add	r2, r2, #36	; 0x24
   1f708:	add	ip, sp, #5568	; 0x15c0
   1f70c:	orr	r3, r3, r6, lsr #29
   1f710:	add	ip, ip, #16
   1f714:	str	r3, [r2]
   1f718:	lsr	r2, r7, #19
   1f71c:	ldrd	r8, [ip]
   1f720:	orr	ip, r2, r6, lsl #13
   1f724:	add	r2, sp, #5568	; 0x15c0
   1f728:	add	r2, r2, #28
   1f72c:	str	ip, [r2]
   1f730:	add	r2, sp, #5568	; 0x15c0
   1f734:	lsl	r3, r6, #3
   1f738:	add	r2, r2, #32
   1f73c:	orr	r3, r3, r7, lsr #29
   1f740:	str	r3, [r2]
   1f744:	add	r3, sp, #936	; 0x3a8
   1f748:	eor	sl, sl, r8
   1f74c:	eor	fp, fp, r9
   1f750:	mov	r8, sl
   1f754:	mov	r9, fp
   1f758:	ldrd	sl, [r3]
   1f75c:	lsr	r3, r7, #6
   1f760:	str	r3, [sp, #948]	; 0x3b4
   1f764:	ldrd	r2, [sp, #40]	; 0x28
   1f768:	eor	sl, sl, r8
   1f76c:	eor	fp, fp, r9
   1f770:	adds	r2, r2, r0
   1f774:	adc	r3, r3, r1
   1f778:	mov	r7, r3
   1f77c:	add	r3, sp, #5568	; 0x15c0
   1f780:	add	r3, r3, #24
   1f784:	mov	r8, sl
   1f788:	mov	r9, fp
   1f78c:	ldrd	sl, [r3]
   1f790:	add	r3, sp, #5568	; 0x15c0
   1f794:	add	r3, r3, #32
   1f798:	mov	r6, r2
   1f79c:	ldrd	r0, [r3]
   1f7a0:	ldrd	r4, [sp, #24]
   1f7a4:	strd	r6, [sp, #152]	; 0x98
   1f7a8:	add	r6, sp, #944	; 0x3b0
   1f7ac:	adds	r4, r4, r8
   1f7b0:	eor	sl, sl, r0
   1f7b4:	eor	fp, fp, r1
   1f7b8:	mov	r0, sl
   1f7bc:	mov	r1, fp
   1f7c0:	adc	r5, r5, r9
   1f7c4:	ldrd	sl, [r6]
   1f7c8:	mov	r8, r4
   1f7cc:	mov	r9, r5
   1f7d0:	ldrd	r6, [sp, #56]	; 0x38
   1f7d4:	ldrd	r4, [sp, #216]	; 0xd8
   1f7d8:	eor	sl, sl, r0
   1f7dc:	mov	r0, sl
   1f7e0:	adds	r6, r6, r8
   1f7e4:	mov	sl, r4
   1f7e8:	lsr	lr, r4, #14
   1f7ec:	lsr	ip, r4, #18
   1f7f0:	eor	fp, fp, r1
   1f7f4:	add	r4, sp, #5568	; 0x15c0
   1f7f8:	mov	r1, fp
   1f7fc:	adc	r7, r7, r9
   1f800:	b	1f818 <dcngettext@plt+0xe7f0>
   1f804:	nop			; (mov r0, r0)
   1f808:	bne	192dfc0 <stdout@@GLIBC_2.4+0x18f0e54>
   1f80c:	sfmhi	f0, 2, [r7], {8}
   1f810:	cmncs	r3, #40, 28	; 0x280
   1f814:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1f818:	add	r4, r4, #40	; 0x28
   1f81c:	adds	r6, r6, r0
   1f820:	adc	r7, r7, r1
   1f824:	orr	lr, lr, r5, lsl #18
   1f828:	add	r1, sp, #5568	; 0x15c0
   1f82c:	str	lr, [r4]
   1f830:	add	r1, r1, #44	; 0x2c
   1f834:	lsr	lr, r5, #14
   1f838:	add	r4, sp, #5568	; 0x15c0
   1f83c:	orr	lr, lr, sl, lsl #18
   1f840:	add	r4, r4, #48	; 0x30
   1f844:	str	lr, [r1]
   1f848:	orr	ip, ip, r5, lsl #14
   1f84c:	add	r1, sp, #5568	; 0x15c0
   1f850:	str	ip, [r4]
   1f854:	add	r1, r1, #52	; 0x34
   1f858:	lsr	r4, r5, #18
   1f85c:	strd	r6, [sp, #104]	; 0x68
   1f860:	ldrd	r8, [sp, #152]	; 0x98
   1f864:	orr	lr, r4, sl, lsl #14
   1f868:	lsl	r6, r5, #23
   1f86c:	add	r4, sp, #5568	; 0x15c0
   1f870:	str	lr, [r1]
   1f874:	add	r4, r4, #60	; 0x3c
   1f878:	orr	lr, r6, sl, lsr #9
   1f87c:	ldrd	r6, [sp, #152]	; 0x98
   1f880:	str	lr, [r4]
   1f884:	mov	fp, r5
   1f888:	add	r4, sp, #5632	; 0x1600
   1f88c:	lsr	r5, r8, #28
   1f890:	orr	r5, r5, r7, lsl #4
   1f894:	str	r5, [r4]
   1f898:	ldrd	r0, [sp, #184]	; 0xb8
   1f89c:	lsl	ip, r9, #30
   1f8a0:	add	r4, sp, #5632	; 0x1600
   1f8a4:	ldrd	r8, [sp, #208]	; 0xd0
   1f8a8:	add	r4, r4, #12
   1f8ac:	orr	ip, ip, r6, lsr #2
   1f8b0:	str	ip, [r4]
   1f8b4:	sub	r3, pc, #172	; 0xac
   1f8b8:	ldrd	r2, [r3]
   1f8bc:	mov	r4, r6
   1f8c0:	eor	r1, r1, r9
   1f8c4:	lsr	ip, r7, #28
   1f8c8:	mov	r9, fp
   1f8cc:	mov	fp, r7
   1f8d0:	ldrd	r6, [sp, #104]	; 0x68
   1f8d4:	eor	r0, r0, r8
   1f8d8:	lsl	r5, r4, #30
   1f8dc:	adds	r6, r6, r2
   1f8e0:	adc	r7, r7, r3
   1f8e4:	mov	r3, r7
   1f8e8:	mov	r7, r9
   1f8ec:	ldrd	r8, [sp, #80]	; 0x50
   1f8f0:	and	r7, r7, r1
   1f8f4:	mov	r2, r6
   1f8f8:	mov	r1, r7
   1f8fc:	mov	r6, sl
   1f900:	mov	r7, fp
   1f904:	lsr	fp, r8, #7
   1f908:	and	r6, r6, r0
   1f90c:	str	fp, [sp, #952]	; 0x3b8
   1f910:	ldr	fp, [sp, #220]	; 0xdc
   1f914:	mov	r0, r6
   1f918:	mov	r6, r4
   1f91c:	add	r4, sp, #5568	; 0x15c0
   1f920:	lsl	lr, sl, #23
   1f924:	add	r4, r4, #56	; 0x38
   1f928:	orr	lr, lr, fp, lsr #9
   1f92c:	str	lr, [r4]
   1f930:	add	lr, sp, #5632	; 0x1600
   1f934:	add	lr, lr, #4
   1f938:	orr	ip, ip, r6, lsl #4
   1f93c:	str	ip, [lr]
   1f940:	orr	ip, r5, r7, lsr #2
   1f944:	add	r5, sp, #5632	; 0x1600
   1f948:	add	r5, r5, #8
   1f94c:	lsl	r4, r7, #25
   1f950:	str	ip, [r5]
   1f954:	orr	ip, r4, r6, lsr #7
   1f958:	add	r4, sp, #5632	; 0x1600
   1f95c:	add	r4, r4, #20
   1f960:	str	ip, [r4]
   1f964:	lsl	ip, r6, #25
   1f968:	ldrd	r6, [sp, #16]
   1f96c:	lsr	lr, r8, #1
   1f970:	orr	lr, lr, r9, lsl #31
   1f974:	adds	r6, r6, r2
   1f978:	adc	r7, r7, r3
   1f97c:	mov	r2, r6
   1f980:	mov	r3, r7
   1f984:	ldrd	r6, [sp, #184]	; 0xb8
   1f988:	eor	r7, r7, r1
   1f98c:	add	r1, sp, #5568	; 0x15c0
   1f990:	eor	r6, r6, r0
   1f994:	add	r1, r1, #40	; 0x28
   1f998:	strd	r6, [sp, #16]
   1f99c:	ldrd	sl, [r1]
   1f9a0:	add	r1, sp, #5568	; 0x15c0
   1f9a4:	add	r1, r1, #48	; 0x30
   1f9a8:	ldrd	r4, [sp, #64]	; 0x40
   1f9ac:	ldrd	r0, [r1]
   1f9b0:	eor	fp, fp, r1
   1f9b4:	add	r1, sp, #5632	; 0x1600
   1f9b8:	add	r1, r1, #24
   1f9bc:	str	lr, [r1]
   1f9c0:	add	r1, sp, #5632	; 0x1600
   1f9c4:	lsr	lr, r8, #8
   1f9c8:	add	r1, r1, #32
   1f9cc:	orr	lr, lr, r9, lsl #24
   1f9d0:	str	lr, [r1]
   1f9d4:	ldr	lr, [sp, #952]	; 0x3b8
   1f9d8:	eor	sl, sl, r0
   1f9dc:	orr	lr, lr, r9, lsl #25
   1f9e0:	ldrd	r0, [sp, #152]	; 0x98
   1f9e4:	str	lr, [sp, #952]	; 0x3b8
   1f9e8:	add	lr, sp, #5632	; 0x1600
   1f9ec:	add	lr, lr, #16
   1f9f0:	orr	ip, ip, r1, lsr #7
   1f9f4:	str	ip, [lr]
   1f9f8:	add	lr, sp, #5568	; 0x15c0
   1f9fc:	add	lr, lr, #56	; 0x38
   1fa00:	mov	r6, sl
   1fa04:	mov	r7, fp
   1fa08:	ldrd	sl, [lr]
   1fa0c:	lsr	ip, r9, #1
   1fa10:	add	lr, sp, #5632	; 0x1600
   1fa14:	ldrd	r8, [sp, #16]
   1fa18:	eor	sl, sl, r6
   1fa1c:	eor	fp, fp, r7
   1fa20:	mov	r6, sl
   1fa24:	mov	r7, fp
   1fa28:	ldrd	sl, [lr]
   1fa2c:	add	lr, sp, #5632	; 0x1600
   1fa30:	adds	r8, r8, r2
   1fa34:	add	lr, lr, #8
   1fa38:	adc	r9, r9, r3
   1fa3c:	mov	r2, r8
   1fa40:	mov	r3, r9
   1fa44:	ldrd	r8, [lr]
   1fa48:	orr	r4, r4, r0
   1fa4c:	orr	r5, r5, r1
   1fa50:	eor	sl, sl, r8
   1fa54:	eor	fp, fp, r9
   1fa58:	ldrd	r8, [sp, #176]	; 0xb0
   1fa5c:	add	lr, sp, #5632	; 0x1600
   1fa60:	adds	r6, r6, r2
   1fa64:	and	r8, r8, r4
   1fa68:	and	r9, r9, r5
   1fa6c:	mov	r4, r8
   1fa70:	mov	r5, r9
   1fa74:	ldrd	r8, [sp, #80]	; 0x50
   1fa78:	add	lr, lr, #28
   1fa7c:	adc	r7, r7, r3
   1fa80:	orr	ip, ip, r8, lsl #31
   1fa84:	ldrd	r2, [sp, #64]	; 0x40
   1fa88:	str	ip, [lr]
   1fa8c:	strd	sl, [sp, #16]
   1fa90:	add	lr, sp, #5632	; 0x1600
   1fa94:	ldrd	sl, [sp, #112]	; 0x70
   1fa98:	lsr	ip, r9, #8
   1fa9c:	add	lr, lr, #36	; 0x24
   1faa0:	orr	ip, ip, r8, lsl #24
   1faa4:	and	r2, r2, r0
   1faa8:	str	ip, [lr]
   1faac:	orr	r4, r4, r2
   1fab0:	lsr	lr, r9, #7
   1fab4:	add	r2, sp, #5632	; 0x1600
   1fab8:	mov	r9, fp
   1fabc:	lsr	ip, sl, #19
   1fac0:	str	lr, [sp, #956]	; 0x3bc
   1fac4:	add	r2, r2, #40	; 0x28
   1fac8:	lsr	lr, sl, #6
   1facc:	str	lr, [sp, #960]	; 0x3c0
   1fad0:	orr	ip, ip, r9, lsl #13
   1fad4:	mov	r8, sl
   1fad8:	str	ip, [r2]
   1fadc:	and	r3, r3, r1
   1fae0:	ldr	ip, [sp, #960]	; 0x3c0
   1fae4:	add	r1, sp, #5632	; 0x1600
   1fae8:	add	r2, sp, #5632	; 0x1600
   1faec:	orr	r5, r5, r3
   1faf0:	add	r1, r1, #16
   1faf4:	lsl	r3, r9, #3
   1faf8:	add	r2, r2, #52	; 0x34
   1fafc:	orr	r3, r3, r8, lsr #29
   1fb00:	orr	ip, ip, r9, lsl #26
   1fb04:	ldrd	sl, [r1]
   1fb08:	str	r3, [r2]
   1fb0c:	ldrd	r0, [sp, #16]
   1fb10:	lsr	r2, r9, #19
   1fb14:	lsl	r3, r8, #3
   1fb18:	str	ip, [sp, #960]	; 0x3c0
   1fb1c:	ldrd	r8, [sp, #88]	; 0x58
   1fb20:	add	ip, sp, #5632	; 0x1600
   1fb24:	add	ip, ip, #24
   1fb28:	adds	r8, r8, r6
   1fb2c:	eor	r0, r0, sl
   1fb30:	eor	r1, r1, fp
   1fb34:	ldrd	sl, [ip]
   1fb38:	add	ip, sp, #5632	; 0x1600
   1fb3c:	adc	r9, r9, r7
   1fb40:	add	ip, ip, #32
   1fb44:	strd	r8, [sp, #88]	; 0x58
   1fb48:	ldrd	r8, [ip]
   1fb4c:	adds	r0, r0, r4
   1fb50:	adc	r1, r1, r5
   1fb54:	eor	sl, sl, r8
   1fb58:	eor	fp, fp, r9
   1fb5c:	mov	r8, sl
   1fb60:	mov	r9, fp
   1fb64:	ldrd	sl, [sp, #112]	; 0x70
   1fb68:	ldrd	r4, [sp, #48]	; 0x30
   1fb6c:	orr	ip, r2, sl, lsl #13
   1fb70:	add	r2, sp, #5632	; 0x1600
   1fb74:	add	r2, r2, #44	; 0x2c
   1fb78:	str	ip, [r2]
   1fb7c:	add	r2, sp, #5632	; 0x1600
   1fb80:	add	r2, r2, #48	; 0x30
   1fb84:	orr	r3, r3, fp, lsr #29
   1fb88:	str	r3, [r2]
   1fb8c:	add	r3, sp, #952	; 0x3b8
   1fb90:	ldrd	r2, [r3]
   1fb94:	eor	r2, r2, r8
   1fb98:	eor	r3, r3, r9
   1fb9c:	mov	r8, r2
   1fba0:	mov	r9, r3
   1fba4:	adds	r2, r0, r6
   1fba8:	lsr	r3, fp, #6
   1fbac:	str	r3, [sp, #964]	; 0x3c4
   1fbb0:	adc	r3, r1, r7
   1fbb4:	adds	r4, r4, r8
   1fbb8:	strd	r2, [sp, #16]
   1fbbc:	add	r3, sp, #5632	; 0x1600
   1fbc0:	add	r3, r3, #40	; 0x28
   1fbc4:	ldrd	r0, [r3]
   1fbc8:	add	r3, sp, #5632	; 0x1600
   1fbcc:	add	r3, r3, #48	; 0x30
   1fbd0:	mov	r8, r4
   1fbd4:	add	r4, sp, #960	; 0x3c0
   1fbd8:	ldrd	sl, [r3]
   1fbdc:	ldrd	r6, [r4]
   1fbe0:	adc	r5, r5, r9
   1fbe4:	eor	r0, r0, sl
   1fbe8:	eor	r1, r1, fp
   1fbec:	eor	r6, r6, r0
   1fbf0:	eor	r7, r7, r1
   1fbf4:	mov	r0, r6
   1fbf8:	mov	r1, r7
   1fbfc:	ldrd	r6, [sp, #160]	; 0xa0
   1fc00:	ldrd	sl, [sp, #88]	; 0x58
   1fc04:	add	r4, sp, #5632	; 0x1600
   1fc08:	adds	r6, r6, r8
   1fc0c:	adc	r7, r7, r5
   1fc10:	adds	r6, r6, r0
   1fc14:	adc	r7, r7, r1
   1fc18:	lsr	lr, sl, #14
   1fc1c:	strd	r6, [sp, #40]	; 0x28
   1fc20:	ldrd	r6, [sp, #16]
   1fc24:	add	r4, r4, #56	; 0x38
   1fc28:	mov	r0, sl
   1fc2c:	orr	lr, lr, fp, lsl #18
   1fc30:	lsr	r5, r6, #28
   1fc34:	add	r6, sp, #5632	; 0x1600
   1fc38:	str	lr, [r4]
   1fc3c:	lsr	ip, sl, #18
   1fc40:	lsr	lr, fp, #14
   1fc44:	add	r4, sp, #5696	; 0x1640
   1fc48:	add	r6, r6, #60	; 0x3c
   1fc4c:	orr	ip, ip, fp, lsl #14
   1fc50:	orr	lr, lr, r0, lsl #18
   1fc54:	str	ip, [r4]
   1fc58:	ldrd	r8, [sp, #208]	; 0xd0
   1fc5c:	str	lr, [r6]
   1fc60:	lsl	ip, r7, #30
   1fc64:	ldrd	r6, [sp, #216]	; 0xd8
   1fc68:	lsl	sl, fp, #23
   1fc6c:	lsr	r4, fp, #18
   1fc70:	str	sl, [sp, #24]
   1fc74:	eor	r6, r6, r8
   1fc78:	mov	sl, r0
   1fc7c:	add	r1, sp, #5696	; 0x1640
   1fc80:	orr	lr, r4, r0, lsl #14
   1fc84:	add	r1, r1, #4
   1fc88:	mov	r0, r6
   1fc8c:	add	r4, sp, #5696	; 0x1640
   1fc90:	mov	r6, sl
   1fc94:	ldr	sl, [sp, #24]
   1fc98:	add	r4, r4, #12
   1fc9c:	str	lr, [r1]
   1fca0:	eor	r7, r7, r9
   1fca4:	orr	lr, sl, r6, lsr #9
   1fca8:	str	lr, [r4]
   1fcac:	mov	r1, r7
   1fcb0:	mov	sl, r6
   1fcb4:	lsl	lr, r6, #23
   1fcb8:	ldrd	r6, [sp, #16]
   1fcbc:	add	r3, pc, #884	; 0x374
   1fcc0:	ldrd	r2, [r3]
   1fcc4:	add	r4, sp, #5696	; 0x1640
   1fcc8:	orr	ip, ip, r6, lsr #2
   1fccc:	add	r6, sp, #5696	; 0x1640
   1fcd0:	add	r6, r6, #28
   1fcd4:	orr	r5, r5, r7, lsl #4
   1fcd8:	str	ip, [r6]
   1fcdc:	lsr	ip, r7, #28
   1fce0:	ldrd	r6, [sp, #40]	; 0x28
   1fce4:	add	r4, r4, #16
   1fce8:	str	r5, [r4]
   1fcec:	adds	r6, r6, r2
   1fcf0:	adc	r7, r7, r3
   1fcf4:	mov	r2, r6
   1fcf8:	mov	r3, r7
   1fcfc:	ldrd	r6, [sp, #32]
   1fd00:	mov	r4, sl
   1fd04:	mov	r5, fp
   1fd08:	lsr	fp, r6, #7
   1fd0c:	and	r4, r4, r0
   1fd10:	str	fp, [sp, #968]	; 0x3c8
   1fd14:	ldr	fp, [sp, #92]	; 0x5c
   1fd18:	mov	r0, r4
   1fd1c:	add	r4, sp, #5696	; 0x1640
   1fd20:	add	r4, r4, #8
   1fd24:	orr	lr, lr, fp, lsr #9
   1fd28:	and	r5, r5, r1
   1fd2c:	mov	r1, r5
   1fd30:	str	lr, [r4]
   1fd34:	ldr	r5, [sp, #16]
   1fd38:	ldrd	sl, [sp, #16]
   1fd3c:	add	lr, sp, #5696	; 0x1640
   1fd40:	add	lr, lr, #20
   1fd44:	orr	ip, ip, sl, lsl #4
   1fd48:	lsl	r5, r5, #30
   1fd4c:	str	ip, [lr]
   1fd50:	orr	ip, r5, fp, lsr #2
   1fd54:	add	r5, sp, #5696	; 0x1640
   1fd58:	add	r5, r5, #24
   1fd5c:	lsl	r4, fp, #25
   1fd60:	str	ip, [r5]
   1fd64:	orr	ip, r4, sl, lsr #7
   1fd68:	add	r4, sp, #5696	; 0x1640
   1fd6c:	lsr	lr, r6, #1
   1fd70:	add	r4, r4, #36	; 0x24
   1fd74:	ldrd	r6, [sp, #184]	; 0xb8
   1fd78:	str	ip, [r4]
   1fd7c:	add	r4, sp, #5632	; 0x1600
   1fd80:	adds	r6, r6, r2
   1fd84:	add	r4, r4, #56	; 0x38
   1fd88:	adc	r7, r7, r3
   1fd8c:	mov	r2, r6
   1fd90:	mov	r3, r7
   1fd94:	mov	r6, r8
   1fd98:	mov	r7, r9
   1fd9c:	ldrd	r8, [r4]
   1fda0:	add	r4, sp, #5696	; 0x1640
   1fda4:	lsl	ip, sl, #25
   1fda8:	ldrd	sl, [r4]
   1fdac:	eor	r6, r6, r0
   1fdb0:	eor	r7, r7, r1
   1fdb4:	eor	r8, r8, sl
   1fdb8:	eor	r9, r9, fp
   1fdbc:	mov	r0, r6
   1fdc0:	mov	r1, r7
   1fdc4:	mov	r6, r8
   1fdc8:	mov	r7, r9
   1fdcc:	ldrd	r8, [sp, #32]
   1fdd0:	add	r4, sp, #5696	; 0x1640
   1fdd4:	add	r4, r4, #40	; 0x28
   1fdd8:	orr	lr, lr, r9, lsl #31
   1fddc:	str	lr, [r4]
   1fde0:	add	r4, sp, #5696	; 0x1640
   1fde4:	lsr	lr, r8, #8
   1fde8:	add	r4, r4, #48	; 0x30
   1fdec:	orr	lr, lr, r9, lsl #24
   1fdf0:	str	lr, [r4]
   1fdf4:	ldr	lr, [sp, #968]	; 0x3c8
   1fdf8:	ldrd	r4, [sp, #152]	; 0x98
   1fdfc:	orr	lr, lr, r9, lsl #25
   1fe00:	str	lr, [sp, #968]	; 0x3c8
   1fe04:	ldr	lr, [sp, #20]
   1fe08:	ldrd	sl, [sp, #16]
   1fe0c:	adds	r2, r2, r0
   1fe10:	orr	ip, ip, lr, lsr #7
   1fe14:	add	lr, sp, #5696	; 0x1640
   1fe18:	add	lr, lr, #32
   1fe1c:	str	ip, [lr]
   1fe20:	lsr	ip, r9, #1
   1fe24:	ldrd	r8, [sp, #64]	; 0x40
   1fe28:	adc	r3, r3, r1
   1fe2c:	orr	sl, sl, r4
   1fe30:	orr	fp, fp, r5
   1fe34:	add	r1, sp, #5696	; 0x1640
   1fe38:	mov	r4, sl
   1fe3c:	mov	r5, fp
   1fe40:	add	lr, sp, #5696	; 0x1640
   1fe44:	add	r1, r1, #8
   1fe48:	add	lr, lr, #24
   1fe4c:	and	r8, r8, r4
   1fe50:	and	r9, r9, r5
   1fe54:	ldrd	r0, [r1]
   1fe58:	mov	r4, r8
   1fe5c:	mov	r5, r9
   1fe60:	ldrd	r8, [sp, #32]
   1fe64:	ldrd	sl, [lr]
   1fe68:	add	lr, sp, #5696	; 0x1640
   1fe6c:	add	lr, lr, #44	; 0x2c
   1fe70:	orr	ip, ip, r8, lsl #31
   1fe74:	eor	r1, r1, r7
   1fe78:	str	ip, [lr]
   1fe7c:	eor	r0, r0, r6
   1fe80:	mov	r7, r1
   1fe84:	add	lr, sp, #5696	; 0x1640
   1fe88:	add	r1, sp, #5696	; 0x1640
   1fe8c:	mov	r6, r0
   1fe90:	lsr	ip, r9, #8
   1fe94:	add	lr, lr, #52	; 0x34
   1fe98:	add	r1, r1, #16
   1fe9c:	adds	r6, r6, r2
   1fea0:	orr	ip, ip, r8, lsl #24
   1fea4:	adc	r7, r7, r3
   1fea8:	str	ip, [lr]
   1feac:	ldrd	r2, [sp, #152]	; 0x98
   1feb0:	ldrd	r0, [r1]
   1feb4:	lsr	lr, r9, #7
   1feb8:	ldrd	r8, [sp, #16]
   1febc:	eor	r0, r0, sl
   1fec0:	eor	r1, r1, fp
   1fec4:	and	r8, r8, r2
   1fec8:	ldrd	sl, [sp, #104]	; 0x68
   1fecc:	mov	r2, r8
   1fed0:	orr	r4, r4, r2
   1fed4:	add	r2, sp, #5696	; 0x1640
   1fed8:	lsr	ip, sl, #19
   1fedc:	str	lr, [sp, #972]	; 0x3cc
   1fee0:	add	r2, r2, #56	; 0x38
   1fee4:	lsr	lr, sl, #6
   1fee8:	orr	ip, ip, fp, lsl #13
   1feec:	str	lr, [sp, #976]	; 0x3d0
   1fef0:	and	r9, r9, r3
   1fef4:	add	lr, sp, #5696	; 0x1640
   1fef8:	str	ip, [r2]
   1fefc:	mov	r3, r9
   1ff00:	add	lr, lr, #32
   1ff04:	add	r2, sp, #5760	; 0x1680
   1ff08:	orr	r5, r5, r3
   1ff0c:	add	r2, r2, #4
   1ff10:	lsl	r3, fp, #3
   1ff14:	ldrd	r8, [lr]
   1ff18:	orr	r3, r3, sl, lsr #29
   1ff1c:	str	r3, [r2]
   1ff20:	add	r3, sp, #5696	; 0x1640
   1ff24:	add	r3, r3, #40	; 0x28
   1ff28:	eor	r8, r8, r0
   1ff2c:	eor	r9, r9, r1
   1ff30:	mov	r0, r8
   1ff34:	mov	r1, r9
   1ff38:	ldrd	r8, [r3]
   1ff3c:	add	r3, sp, #5696	; 0x1640
   1ff40:	add	r3, r3, #48	; 0x30
   1ff44:	ldrd	sl, [r3]
   1ff48:	ldr	r3, [sp, #976]	; 0x3d0
   1ff4c:	eor	r8, r8, sl
   1ff50:	eor	r9, r9, fp
   1ff54:	ldrd	sl, [sp, #104]	; 0x68
   1ff58:	orr	r3, r3, fp, lsl #26
   1ff5c:	str	r3, [sp, #976]	; 0x3d0
   1ff60:	ldrd	r2, [sp, #176]	; 0xb0
   1ff64:	adds	r2, r2, r6
   1ff68:	adc	r3, r3, r7
   1ff6c:	adds	r4, r4, r0
   1ff70:	adc	r5, r5, r1
   1ff74:	add	r1, sp, #968	; 0x3c8
   1ff78:	strd	r2, [sp, #176]	; 0xb0
   1ff7c:	ldrd	r0, [r1]
   1ff80:	lsr	r2, fp, #19
   1ff84:	orr	ip, r2, sl, lsl #13
   1ff88:	eor	r0, r0, r8
   1ff8c:	mov	r8, r0
   1ff90:	eor	r1, r1, r9
   1ff94:	adds	r0, r4, r6
   1ff98:	mov	r9, r1
   1ff9c:	adc	r1, r5, r7
   1ffa0:	ldrd	r4, [sp, #80]	; 0x50
   1ffa4:	add	r2, sp, #5696	; 0x1640
   1ffa8:	add	r2, r2, #60	; 0x3c
   1ffac:	adds	r4, r4, r8
   1ffb0:	str	ip, [r2]
   1ffb4:	adc	r5, r5, r9
   1ffb8:	add	r2, sp, #5760	; 0x1680
   1ffbc:	lsl	r3, sl, #3
   1ffc0:	orr	r3, r3, fp, lsr #29
   1ffc4:	mov	r8, r4
   1ffc8:	mov	r9, r5
   1ffcc:	ldrd	r4, [sp, #96]	; 0x60
   1ffd0:	str	r3, [r2]
   1ffd4:	lsr	r3, fp, #6
   1ffd8:	str	r3, [sp, #980]	; 0x3d4
   1ffdc:	add	r3, sp, #5696	; 0x1640
   1ffe0:	adds	r4, r4, r8
   1ffe4:	add	r3, r3, #56	; 0x38
   1ffe8:	mov	r8, r4
   1ffec:	add	r4, sp, #976	; 0x3d0
   1fff0:	ldrd	sl, [r2]
   1fff4:	strd	r0, [sp, #184]	; 0xb8
   1fff8:	adc	r5, r5, r9
   1fffc:	ldrd	r0, [r3]
   20000:	mov	r9, r5
   20004:	ldrd	r4, [r4]
   20008:	eor	r0, r0, sl
   2000c:	eor	r1, r1, fp
   20010:	ldrd	sl, [sp, #176]	; 0xb0
   20014:	eor	r4, r4, r0
   20018:	mov	r0, r4
   2001c:	eor	r5, r5, r1
   20020:	add	r4, sp, #5760	; 0x1680
   20024:	adds	r6, r8, r0
   20028:	mov	r1, r5
   2002c:	lsr	lr, sl, #14
   20030:	add	r4, r4, #8
   20034:	b	20048 <dcngettext@plt+0xf020>
   20038:	cdple	13, 8, cr11, cr2, cr9, {7}
   2003c:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   20040:	sbclt	r7, r6, #344064	; 0x54000
   20044:	mrclt	3, 7, sl, cr9, cr7, {7}
   20048:	adc	r7, r9, r1
   2004c:	orr	lr, lr, fp, lsl #18
   20050:	lsl	r1, fp, #23
   20054:	mov	r8, sl
   20058:	str	lr, [r4]
   2005c:	str	r1, [sp, #24]
   20060:	add	r4, sp, #5760	; 0x1680
   20064:	add	r1, sp, #5760	; 0x1680
   20068:	lsr	ip, sl, #18
   2006c:	lsr	lr, fp, #14
   20070:	add	r4, r4, #16
   20074:	add	r1, r1, #12
   20078:	orr	ip, ip, fp, lsl #14
   2007c:	orr	lr, lr, r8, lsl #18
   20080:	str	ip, [r4]
   20084:	str	lr, [r1]
   20088:	lsr	r4, fp, #18
   2008c:	add	r1, sp, #5760	; 0x1680
   20090:	orr	lr, r4, r8, lsl #14
   20094:	add	r1, r1, #20
   20098:	ldr	r4, [sp, #24]
   2009c:	str	lr, [r1]
   200a0:	orr	lr, r4, r8, lsr #9
   200a4:	add	r4, sp, #5760	; 0x1680
   200a8:	mov	r9, fp
   200ac:	add	r4, r4, #28
   200b0:	ldrd	sl, [sp, #184]	; 0xb8
   200b4:	str	lr, [r4]
   200b8:	add	r4, sp, #5760	; 0x1680
   200bc:	lsr	r5, sl, #28
   200c0:	add	r4, r4, #32
   200c4:	strd	r6, [sp, #80]	; 0x50
   200c8:	ldrd	r0, [sp, #216]	; 0xd8
   200cc:	ldrd	r6, [sp, #88]	; 0x58
   200d0:	orr	r5, r5, fp, lsl #4
   200d4:	sub	r3, pc, #156	; 0x9c
   200d8:	ldrd	r2, [r3]
   200dc:	str	r5, [r4]
   200e0:	ldrd	r4, [sp, #80]	; 0x50
   200e4:	eor	r0, r0, r6
   200e8:	lsl	lr, r8, #23
   200ec:	mov	r6, r8
   200f0:	add	r8, sp, #5760	; 0x1680
   200f4:	adds	r4, r4, r2
   200f8:	lsl	ip, fp, #30
   200fc:	add	r8, r8, #44	; 0x2c
   20100:	orr	ip, ip, sl, lsr #2
   20104:	mov	r2, r4
   20108:	mov	r4, r6
   2010c:	eor	r1, r1, r7
   20110:	str	ip, [r8]
   20114:	mov	r7, r9
   20118:	lsr	ip, fp, #28
   2011c:	mov	r9, fp
   20120:	and	r4, r4, r0
   20124:	ldr	fp, [sp, #72]	; 0x48
   20128:	mov	r0, r4
   2012c:	add	r4, sp, #5760	; 0x1680
   20130:	add	r4, r4, #24
   20134:	adc	r5, r5, r3
   20138:	orr	lr, lr, r7, lsr #9
   2013c:	lsr	fp, fp, #7
   20140:	str	fp, [sp, #984]	; 0x3d8
   20144:	mov	r8, sl
   20148:	str	lr, [r4]
   2014c:	mov	r3, r5
   20150:	add	lr, sp, #5760	; 0x1680
   20154:	mov	r5, r7
   20158:	and	r5, r5, r1
   2015c:	mov	r7, r9
   20160:	add	lr, lr, #36	; 0x24
   20164:	mov	r1, r5
   20168:	orr	ip, ip, r8, lsl #4
   2016c:	lsl	r5, sl, #30
   20170:	str	ip, [lr]
   20174:	orr	ip, r5, r7, lsr #2
   20178:	add	r5, sp, #5760	; 0x1680
   2017c:	mov	r6, r8
   20180:	add	r5, r5, #40	; 0x28
   20184:	lsl	r4, r9, #25
   20188:	str	ip, [r5]
   2018c:	orr	ip, r4, r6, lsr #7
   20190:	add	r4, sp, #5760	; 0x1680
   20194:	add	r4, r4, #52	; 0x34
   20198:	mov	r5, r7
   2019c:	str	ip, [r4]
   201a0:	mov	r4, r6
   201a4:	lsl	ip, r6, #25
   201a8:	ldrd	r6, [sp, #208]	; 0xd0
   201ac:	ldrd	r8, [sp, #72]	; 0x48
   201b0:	adds	r6, r6, r2
   201b4:	adc	r7, r7, r3
   201b8:	add	r3, sp, #5760	; 0x1680
   201bc:	strd	r6, [sp, #24]
   201c0:	ldrd	r6, [sp, #216]	; 0xd8
   201c4:	add	r3, r3, #8
   201c8:	lsr	lr, r8, #1
   201cc:	eor	r6, r6, r0
   201d0:	eor	r7, r7, r1
   201d4:	mov	r0, r6
   201d8:	mov	r1, r7
   201dc:	ldrd	r6, [r3]
   201e0:	add	r3, sp, #5760	; 0x1680
   201e4:	add	r3, r3, #16
   201e8:	ldrd	sl, [r3]
   201ec:	add	r3, sp, #5760	; 0x1680
   201f0:	add	r3, r3, #56	; 0x38
   201f4:	orr	lr, lr, r9, lsl #31
   201f8:	str	lr, [r3]
   201fc:	lsr	lr, r8, #8
   20200:	add	r3, sp, #5824	; 0x16c0
   20204:	orr	lr, lr, r9, lsl #24
   20208:	str	lr, [r3]
   2020c:	ldrd	r2, [sp, #16]
   20210:	eor	r7, r7, fp
   20214:	mov	r8, r4
   20218:	orr	r2, r2, r4
   2021c:	orr	r3, r3, r5
   20220:	mov	fp, r9
   20224:	mov	r4, r2
   20228:	mov	r9, r5
   2022c:	mov	r5, r3
   20230:	ldrd	r2, [sp, #24]
   20234:	ldr	lr, [sp, #984]	; 0x3d8
   20238:	orr	ip, ip, r9, lsr #7
   2023c:	adds	r2, r2, r0
   20240:	adc	r3, r3, r1
   20244:	add	r1, sp, #5760	; 0x1680
   20248:	add	r1, r1, #24
   2024c:	orr	lr, lr, fp, lsl #25
   20250:	ldrd	r0, [r1]
   20254:	str	lr, [sp, #984]	; 0x3d8
   20258:	add	lr, sp, #5760	; 0x1680
   2025c:	add	lr, lr, #48	; 0x30
   20260:	eor	r1, r1, r7
   20264:	str	ip, [lr]
   20268:	mov	r7, r1
   2026c:	add	lr, sp, #5760	; 0x1680
   20270:	add	r1, sp, #5760	; 0x1680
   20274:	eor	r6, r6, sl
   20278:	add	lr, lr, #40	; 0x28
   2027c:	add	r1, r1, #32
   20280:	eor	r0, r0, r6
   20284:	lsr	ip, fp, #1
   20288:	mov	r6, r0
   2028c:	ldrd	sl, [lr]
   20290:	ldrd	r0, [r1]
   20294:	add	lr, sp, #5760	; 0x1680
   20298:	add	lr, lr, #60	; 0x3c
   2029c:	eor	r0, r0, sl
   202a0:	eor	r1, r1, fp
   202a4:	adds	r6, r6, r2
   202a8:	strd	r0, [sp, #24]
   202ac:	ldrd	r0, [sp, #152]	; 0x98
   202b0:	ldrd	sl, [sp, #40]	; 0x28
   202b4:	adc	r7, r7, r3
   202b8:	and	r0, r0, r4
   202bc:	and	r1, r1, r5
   202c0:	mov	r4, r0
   202c4:	mov	r5, r1
   202c8:	ldrd	r0, [sp, #72]	; 0x48
   202cc:	orr	ip, ip, r0, lsl #31
   202d0:	str	ip, [lr]
   202d4:	add	lr, sp, #5824	; 0x16c0
   202d8:	lsr	ip, r1, #8
   202dc:	add	lr, lr, #4
   202e0:	orr	ip, ip, r0, lsl #24
   202e4:	str	ip, [lr]
   202e8:	lsr	lr, r1, #7
   202ec:	ldrd	r0, [sp, #16]
   202f0:	lsr	ip, sl, #19
   202f4:	orr	ip, ip, fp, lsl #13
   202f8:	and	r0, r0, r8
   202fc:	and	r1, r1, r9
   20300:	mov	r2, r0
   20304:	mov	r3, r1
   20308:	add	r1, sp, #5760	; 0x1680
   2030c:	orr	r4, r4, r2
   20310:	add	r1, r1, #48	; 0x30
   20314:	add	r2, sp, #5824	; 0x16c0
   20318:	add	r2, r2, #8
   2031c:	ldrd	r0, [r1]
   20320:	ldrd	r8, [sp, #24]
   20324:	str	ip, [r2]
   20328:	add	r2, sp, #5824	; 0x16c0
   2032c:	orr	r5, r5, r3
   20330:	add	r2, r2, #20
   20334:	lsl	r3, fp, #3
   20338:	orr	r3, r3, sl, lsr #29
   2033c:	str	lr, [sp, #988]	; 0x3dc
   20340:	eor	r8, r8, r0
   20344:	lsr	lr, sl, #6
   20348:	eor	r9, r9, r1
   2034c:	str	lr, [sp, #992]	; 0x3e0
   20350:	mov	r0, r8
   20354:	str	r3, [r2]
   20358:	mov	r1, r9
   2035c:	ldr	ip, [sp, #992]	; 0x3e0
   20360:	ldrd	r8, [sp, #64]	; 0x40
   20364:	orr	ip, ip, fp, lsl #26
   20368:	str	ip, [sp, #992]	; 0x3e0
   2036c:	adds	r8, r8, r6
   20370:	add	ip, sp, #5760	; 0x1680
   20374:	adc	r9, r9, r7
   20378:	add	ip, ip, #56	; 0x38
   2037c:	adds	r0, r0, r4
   20380:	adc	r1, r1, r5
   20384:	ldrd	r4, [sp, #40]	; 0x28
   20388:	strd	r8, [sp, #208]	; 0xd0
   2038c:	ldrd	r8, [ip]
   20390:	add	ip, sp, #5824	; 0x16c0
   20394:	lsr	r2, fp, #19
   20398:	lsl	r3, sl, #3
   2039c:	ldrd	sl, [ip]
   203a0:	orr	ip, r2, r4, lsl #13
   203a4:	add	r2, sp, #5824	; 0x16c0
   203a8:	add	r2, r2, #12
   203ac:	str	ip, [r2]
   203b0:	add	r2, sp, #5824	; 0x16c0
   203b4:	add	r2, r2, #16
   203b8:	orr	r3, r3, r5, lsr #29
   203bc:	str	r3, [r2]
   203c0:	add	r3, sp, #984	; 0x3d8
   203c4:	eor	r8, r8, sl
   203c8:	ldrd	r2, [r3]
   203cc:	eor	r9, r9, fp
   203d0:	eor	r2, r2, r8
   203d4:	eor	r3, r3, r9
   203d8:	mov	r8, r2
   203dc:	mov	r9, r3
   203e0:	adds	r2, r0, r6
   203e4:	lsr	r3, r5, #6
   203e8:	str	r3, [sp, #996]	; 0x3e4
   203ec:	adc	r3, r1, r7
   203f0:	ldrd	r4, [sp, #32]
   203f4:	strd	r2, [sp, #48]	; 0x30
   203f8:	add	r3, sp, #5824	; 0x16c0
   203fc:	add	r3, r3, #8
   20400:	ldrd	r0, [r3]
   20404:	add	r3, sp, #5824	; 0x16c0
   20408:	adds	r4, r4, r8
   2040c:	add	r3, r3, #16
   20410:	mov	r8, r4
   20414:	add	r4, sp, #992	; 0x3e0
   20418:	ldrd	sl, [r3]
   2041c:	adc	r5, r5, r9
   20420:	mov	r9, r5
   20424:	ldrd	r4, [r4]
   20428:	eor	r0, r0, sl
   2042c:	eor	r1, r1, fp
   20430:	eor	r4, r4, r0
   20434:	eor	r5, r5, r1
   20438:	mov	r0, r4
   2043c:	mov	r1, r5
   20440:	ldrd	r4, [sp, #168]	; 0xa8
   20444:	ldrd	sl, [sp, #208]	; 0xd0
   20448:	add	r3, pc, #904	; 0x388
   2044c:	ldrd	r2, [r3]
   20450:	adds	r4, r4, r8
   20454:	mov	r8, r4
   20458:	add	r4, sp, #5824	; 0x16c0
   2045c:	adc	r5, r5, r9
   20460:	lsr	lr, sl, #14
   20464:	add	r4, r4, #24
   20468:	adds	r6, r8, r0
   2046c:	mov	r9, r5
   20470:	orr	lr, lr, fp, lsl #18
   20474:	str	lr, [r4]
   20478:	adc	r7, r9, r1
   2047c:	add	r4, sp, #5824	; 0x16c0
   20480:	ldrd	r0, [sp, #48]	; 0x30
   20484:	lsr	ip, sl, #18
   20488:	add	r4, r4, #32
   2048c:	orr	ip, ip, fp, lsl #14
   20490:	str	ip, [r4]
   20494:	lsl	ip, r1, #30
   20498:	add	r1, sp, #5824	; 0x16c0
   2049c:	lsr	lr, fp, #14
   204a0:	add	r1, r1, #28
   204a4:	orr	lr, lr, sl, lsl #18
   204a8:	str	lr, [r1]
   204ac:	lsr	r4, fp, #18
   204b0:	add	r1, sp, #5824	; 0x16c0
   204b4:	orr	lr, r4, sl, lsl #14
   204b8:	add	r1, r1, #36	; 0x24
   204bc:	add	r4, sp, #5824	; 0x16c0
   204c0:	strd	r6, [sp, #24]
   204c4:	add	r4, r4, #44	; 0x2c
   204c8:	lsl	r6, fp, #23
   204cc:	str	lr, [r1]
   204d0:	orr	lr, r6, sl, lsr #9
   204d4:	ldrd	r6, [sp, #48]	; 0x30
   204d8:	str	lr, [r4]
   204dc:	add	r4, sp, #5824	; 0x16c0
   204e0:	lsr	r5, r0, #28
   204e4:	add	r4, r4, #48	; 0x30
   204e8:	orr	r5, r5, r7, lsl #4
   204ec:	str	r5, [r4]
   204f0:	add	r4, sp, #5824	; 0x16c0
   204f4:	add	r4, r4, #60	; 0x3c
   204f8:	orr	ip, ip, r6, lsr #2
   204fc:	ldrd	r8, [sp, #88]	; 0x58
   20500:	str	ip, [r4]
   20504:	ldrd	r0, [sp, #176]	; 0xb0
   20508:	ldrd	r4, [sp, #24]
   2050c:	lsl	lr, sl, #23
   20510:	eor	r0, r0, r8
   20514:	adds	r4, r4, r2
   20518:	mov	r8, sl
   2051c:	mov	r2, r4
   20520:	mov	r4, r8
   20524:	and	r4, r4, r0
   20528:	eor	r1, r1, r9
   2052c:	mov	r0, r4
   20530:	mov	r9, fp
   20534:	add	r4, sp, #5824	; 0x16c0
   20538:	add	r4, r4, #40	; 0x28
   2053c:	orr	lr, lr, r9, lsr #9
   20540:	str	lr, [r4]
   20544:	add	lr, sp, #5824	; 0x16c0
   20548:	lsr	ip, r7, #28
   2054c:	add	lr, lr, #52	; 0x34
   20550:	adc	r5, r5, r3
   20554:	orr	ip, ip, r6, lsl #4
   20558:	str	ip, [lr]
   2055c:	mov	r3, r5
   20560:	ldr	ip, [sp, #120]	; 0x78
   20564:	mov	r5, r9
   20568:	and	r5, r5, r1
   2056c:	mov	r1, r5
   20570:	lsl	r5, r6, #30
   20574:	lsr	lr, ip, #1
   20578:	orr	ip, r5, r7, lsr #2
   2057c:	add	r5, sp, #5824	; 0x16c0
   20580:	add	r5, r5, #56	; 0x38
   20584:	lsl	r4, r7, #25
   20588:	str	ip, [r5]
   2058c:	orr	ip, r4, r6, lsr #7
   20590:	add	r4, sp, #5888	; 0x1700
   20594:	add	r4, r4, #4
   20598:	mov	r9, r7
   2059c:	str	ip, [r4]
   205a0:	mov	r8, r6
   205a4:	lsl	ip, r6, #25
   205a8:	ldrd	r6, [sp, #216]	; 0xd8
   205ac:	add	r4, sp, #5824	; 0x16c0
   205b0:	add	r4, r4, #24
   205b4:	adds	r6, r6, r2
   205b8:	adc	r7, r7, r3
   205bc:	mov	r2, r6
   205c0:	mov	r3, r7
   205c4:	ldrd	r6, [sp, #88]	; 0x58
   205c8:	orr	ip, ip, r9, lsr #7
   205cc:	eor	r6, r6, r0
   205d0:	eor	r7, r7, r1
   205d4:	mov	r0, r6
   205d8:	mov	r1, r7
   205dc:	ldrd	r6, [r4]
   205e0:	add	r4, sp, #5824	; 0x16c0
   205e4:	add	r4, r4, #32
   205e8:	ldrd	sl, [r4]
   205ec:	ldrd	r4, [sp, #120]	; 0x78
   205f0:	adds	r2, r2, r0
   205f4:	eor	r6, r6, sl
   205f8:	add	sl, sp, #5888	; 0x1700
   205fc:	add	sl, sl, #8
   20600:	orr	lr, lr, r5, lsl #31
   20604:	str	lr, [sl]
   20608:	add	sl, sp, #5888	; 0x1700
   2060c:	lsr	lr, r4, #8
   20610:	add	sl, sl, #16
   20614:	adc	r3, r3, r1
   20618:	orr	lr, lr, r5, lsl #24
   2061c:	add	r1, sp, #5824	; 0x16c0
   20620:	str	lr, [sl]
   20624:	add	r1, r1, #40	; 0x28
   20628:	lsr	lr, r4, #7
   2062c:	str	lr, [sp, #1000]	; 0x3e8
   20630:	add	lr, sp, #5888	; 0x1700
   20634:	ldrd	r0, [r1]
   20638:	str	ip, [lr]
   2063c:	eor	r7, r7, fp
   20640:	mov	sl, r4
   20644:	mov	fp, r5
   20648:	add	lr, sp, #5824	; 0x16c0
   2064c:	ldrd	r4, [sp, #184]	; 0xb8
   20650:	add	lr, lr, #56	; 0x38
   20654:	eor	r1, r1, r7
   20658:	orr	r4, r4, r8
   2065c:	orr	r5, r5, r9
   20660:	mov	r8, sl
   20664:	mov	r9, fp
   20668:	mov	r7, r1
   2066c:	lsr	ip, fp, #1
   20670:	add	r1, sp, #5824	; 0x16c0
   20674:	ldrd	sl, [lr]
   20678:	add	lr, sp, #5888	; 0x1700
   2067c:	add	lr, lr, #12
   20680:	add	r1, r1, #48	; 0x30
   20684:	orr	ip, ip, r8, lsl #31
   20688:	eor	r0, r0, r6
   2068c:	str	ip, [lr]
   20690:	mov	r6, r0
   20694:	add	lr, sp, #5888	; 0x1700
   20698:	ldrd	r0, [r1]
   2069c:	lsr	ip, r9, #8
   206a0:	add	lr, lr, #20
   206a4:	orr	ip, ip, r8, lsl #24
   206a8:	str	ip, [lr]
   206ac:	eor	r0, r0, sl
   206b0:	eor	r1, r1, fp
   206b4:	ldr	ip, [sp, #1000]	; 0x3e8
   206b8:	ldrd	sl, [sp, #16]
   206bc:	adds	r8, r2, r6
   206c0:	orr	ip, ip, r9, lsl #25
   206c4:	adc	r9, r3, r7
   206c8:	ldrd	r6, [sp, #48]	; 0x30
   206cc:	ldrd	r2, [sp, #184]	; 0xb8
   206d0:	and	sl, sl, r4
   206d4:	and	fp, fp, r5
   206d8:	mov	r4, sl
   206dc:	mov	r5, fp
   206e0:	ldrd	sl, [sp, #80]	; 0x50
   206e4:	and	r2, r2, r6
   206e8:	orr	r4, r4, r2
   206ec:	add	r2, sp, #5888	; 0x1700
   206f0:	str	ip, [sp, #1000]	; 0x3e8
   206f4:	add	r2, r2, #24
   206f8:	lsr	ip, sl, #19
   206fc:	orr	ip, ip, fp, lsl #13
   20700:	str	ip, [r2]
   20704:	lsr	lr, sl, #6
   20708:	and	r3, r3, r7
   2070c:	add	r2, sp, #5888	; 0x1700
   20710:	str	lr, [sp, #1008]	; 0x3f0
   20714:	orr	r5, r5, r3
   20718:	add	lr, sp, #5888	; 0x1700
   2071c:	lsl	r3, fp, #3
   20720:	add	r2, r2, #36	; 0x24
   20724:	orr	r3, r3, sl, lsr #29
   20728:	ldrd	r6, [lr]
   2072c:	str	r3, [r2]
   20730:	ldr	r3, [sp, #124]	; 0x7c
   20734:	ldr	ip, [sp, #1008]	; 0x3f0
   20738:	eor	r6, r6, r0
   2073c:	orr	ip, ip, fp, lsl #26
   20740:	eor	r7, r7, r1
   20744:	lsr	r3, r3, #7
   20748:	mov	r0, r6
   2074c:	mov	r1, r7
   20750:	str	r3, [sp, #1004]	; 0x3ec
   20754:	str	ip, [sp, #1008]	; 0x3f0
   20758:	ldrd	r6, [sp, #152]	; 0x98
   2075c:	add	ip, sp, #5888	; 0x1700
   20760:	add	ip, ip, #8
   20764:	adds	r6, r6, r8
   20768:	adc	r7, r7, r9
   2076c:	adds	r0, r0, r4
   20770:	strd	r8, [sp, #32]
   20774:	adc	r1, r1, r5
   20778:	ldrd	r8, [ip]
   2077c:	ldrd	r4, [sp, #80]	; 0x50
   20780:	add	ip, sp, #5888	; 0x1700
   20784:	add	ip, ip, #16
   20788:	lsr	r2, fp, #19
   2078c:	lsl	r3, sl, #3
   20790:	ldrd	sl, [ip]
   20794:	orr	ip, r2, r4, lsl #13
   20798:	add	r2, sp, #5888	; 0x1700
   2079c:	add	r2, r2, #28
   207a0:	str	ip, [r2]
   207a4:	add	r2, sp, #5888	; 0x1700
   207a8:	add	r2, r2, #32
   207ac:	orr	r3, r3, r5, lsr #29
   207b0:	str	r3, [r2]
   207b4:	add	r3, sp, #1000	; 0x3e8
   207b8:	eor	r9, r9, fp
   207bc:	ldrd	r2, [r3]
   207c0:	eor	r8, r8, sl
   207c4:	lsr	ip, r6, #14
   207c8:	eor	r3, r3, r9
   207cc:	mov	r9, r3
   207d0:	eor	r2, r2, r8
   207d4:	b	207e0 <dcngettext@plt+0xf7b8>
   207d8:	cmn	r2, #-1409286144	; 0xac000000
   207dc:			; <UNDEFINED> instruction: 0xc67178f2
   207e0:	lsr	r3, r5, #6
   207e4:	mov	r8, r2
   207e8:	str	r3, [sp, #1012]	; 0x3f4
   207ec:	ldrd	r2, [sp, #32]
   207f0:	orr	ip, ip, r7, lsl #18
   207f4:	lsr	lr, r7, #14
   207f8:	adds	r2, r2, r0
   207fc:	adc	r3, r3, r1
   20800:	mov	r5, r3
   20804:	add	r3, sp, #5888	; 0x1700
   20808:	add	r3, r3, #24
   2080c:	ldrd	r0, [r3]
   20810:	add	r3, sp, #5888	; 0x1700
   20814:	add	r3, r3, #32
   20818:	ldrd	sl, [r3]
   2081c:	mov	r4, r2
   20820:	orr	lr, lr, r6, lsl #18
   20824:	eor	r0, r0, sl
   20828:	eor	r1, r1, fp
   2082c:	mov	r2, r0
   20830:	mov	r3, r1
   20834:	ldrd	r0, [sp, #72]	; 0x48
   20838:	lsr	fp, r6, #18
   2083c:	adds	r0, r0, r8
   20840:	adc	r1, r1, r9
   20844:	mov	r9, r1
   20848:	add	r1, sp, #1008	; 0x3f0
   2084c:	mov	r8, r0
   20850:	ldrd	r0, [r1]
   20854:	eor	r0, r0, r2
   20858:	eor	r1, r1, r3
   2085c:	mov	r2, r0
   20860:	mov	r3, r1
   20864:	ldrd	r0, [sp, #192]	; 0xc0
   20868:	adds	r0, r0, r8
   2086c:	adc	r1, r1, r9
   20870:	mov	r9, r1
   20874:	add	r1, sp, #5888	; 0x1700
   20878:	add	r1, r1, #40	; 0x28
   2087c:	str	ip, [r1]
   20880:	add	r1, sp, #5888	; 0x1700
   20884:	add	r1, r1, #48	; 0x30
   20888:	orr	ip, fp, r7, lsl #14
   2088c:	mov	r8, r0
   20890:	lsr	r0, r4, #28
   20894:	str	ip, [r1]
   20898:	str	r0, [sp, #72]	; 0x48
   2089c:	lsl	r1, r7, #23
   208a0:	adds	r0, r8, r2
   208a4:	str	r1, [sp, #32]
   208a8:	adc	r1, r9, r3
   208ac:	lsr	ip, r7, #18
   208b0:	strd	r0, [sp, #64]	; 0x40
   208b4:	add	r0, sp, #5888	; 0x1700
   208b8:	add	r0, r0, #44	; 0x2c
   208bc:	str	lr, [r0]
   208c0:	add	r0, sp, #5888	; 0x1700
   208c4:	add	r0, r0, #52	; 0x34
   208c8:	orr	ip, ip, r6, lsl #14
   208cc:	str	ip, [r0]
   208d0:	ldr	ip, [sp, #32]
   208d4:	add	r0, sp, #5888	; 0x1700
   208d8:	add	r0, r0, #60	; 0x3c
   208dc:	orr	ip, ip, r6, lsr #9
   208e0:	mov	r9, r5
   208e4:	ldrd	sl, [sp, #176]	; 0xb0
   208e8:	str	ip, [r0]
   208ec:	ldr	r0, [sp, #72]	; 0x48
   208f0:	mov	r8, r4
   208f4:	lsl	r1, r5, #30
   208f8:	ldrd	r4, [sp, #208]	; 0xd0
   208fc:	orr	ip, r0, r9, lsl #4
   20900:	add	r0, sp, #5952	; 0x1740
   20904:	mov	r3, fp
   20908:	str	ip, [r0]
   2090c:	eor	r3, r3, r5
   20910:	orr	ip, r1, r8, lsr #2
   20914:	ldr	r5, [sp, #136]	; 0x88
   20918:	add	r1, sp, #5952	; 0x1740
   2091c:	add	r1, r1, #12
   20920:	str	ip, [r1]
   20924:	lsr	r1, r5, #1
   20928:	add	r5, sp, #5888	; 0x1700
   2092c:	mov	r2, sl
   20930:	lsl	lr, r6, #23
   20934:	add	r5, r5, #56	; 0x38
   20938:	orr	lr, lr, r7, lsr #9
   2093c:	eor	r2, r2, r4
   20940:	lsr	r4, r9, #28
   20944:	str	lr, [r5]
   20948:	orr	lr, r4, r8, lsl #4
   2094c:	add	r4, sp, #5952	; 0x1740
   20950:	add	r4, r4, #4
   20954:	str	lr, [r4]
   20958:	add	lr, sp, #5952	; 0x1740
   2095c:	lsl	ip, r8, #30
   20960:	add	lr, lr, #8
   20964:	lsl	r0, r9, #25
   20968:	orr	ip, ip, r9, lsr #2
   2096c:	str	ip, [lr]
   20970:	orr	ip, r0, r8, lsr #7
   20974:	add	r0, sp, #5952	; 0x1740
   20978:	add	r0, r0, #20
   2097c:	and	r3, r3, r7
   20980:	mov	r5, fp
   20984:	str	ip, [r0]
   20988:	eor	r5, r5, r3
   2098c:	add	ip, sp, #5888	; 0x1700
   20990:	add	r3, sp, #5888	; 0x1700
   20994:	add	ip, ip, #48	; 0x30
   20998:	add	r3, r3, #40	; 0x28
   2099c:	and	r2, r2, r6
   209a0:	mov	r4, sl
   209a4:	eor	r4, r4, r2
   209a8:	ldrd	sl, [ip]
   209ac:	ldrd	r2, [r3]
   209b0:	lsl	r0, r8, #25
   209b4:	strd	r4, [sp, #32]
   209b8:	eor	r2, r2, sl
   209bc:	eor	r3, r3, fp
   209c0:	ldrd	sl, [sp, #136]	; 0x88
   209c4:	ldrd	r4, [sp, #48]	; 0x30
   209c8:	strd	r8, [sp, #72]	; 0x48
   209cc:	orr	ip, r1, fp, lsl #31
   209d0:	add	r1, sp, #5952	; 0x1740
   209d4:	add	r1, r1, #24
   209d8:	str	ip, [r1]
   209dc:	lsr	r1, sl, #8
   209e0:	orr	ip, r1, fp, lsl #24
   209e4:	add	r1, sp, #5952	; 0x1740
   209e8:	add	r1, r1, #32
   209ec:	str	ip, [r1]
   209f0:	add	r1, sp, #5952	; 0x1740
   209f4:	lsr	ip, sl, #7
   209f8:	add	r1, r1, #16
   209fc:	str	ip, [sp, #1016]	; 0x3f8
   20a00:	orr	ip, r0, r9, lsr #7
   20a04:	str	ip, [r1]
   20a08:	add	r1, sp, #5888	; 0x1700
   20a0c:	add	r1, r1, #56	; 0x38
   20a10:	lsr	lr, fp, #1
   20a14:	ldrd	r0, [r1]
   20a18:	orr	ip, lr, sl, lsl #31
   20a1c:	eor	r1, r1, r3
   20a20:	add	r3, sp, #5952	; 0x1740
   20a24:	add	r3, r3, #28
   20a28:	eor	r0, r0, r2
   20a2c:	add	r2, sp, #5952	; 0x1740
   20a30:	str	ip, [r3]
   20a34:	add	r2, r2, #36	; 0x24
   20a38:	lsr	r3, fp, #8
   20a3c:	orr	r3, r3, sl, lsl #24
   20a40:	str	r3, [r2]
   20a44:	ldr	r3, [sp, #1016]	; 0x3f8
   20a48:	strd	r0, [sp, #152]	; 0x98
   20a4c:	ldrd	r0, [sp, #184]	; 0xb8
   20a50:	orr	r3, r3, fp, lsl #25
   20a54:	orr	r2, r4, r8
   20a58:	str	r3, [sp, #1016]	; 0x3f8
   20a5c:	orr	r3, r5, r9
   20a60:	and	r0, r0, r2
   20a64:	and	r1, r1, r3
   20a68:	mov	r2, r0
   20a6c:	mov	r3, r1
   20a70:	ldrd	r0, [sp, #24]
   20a74:	and	r4, r4, r8
   20a78:	and	r5, r5, r9
   20a7c:	lsr	ip, r0, #6
   20a80:	str	ip, [sp, #1024]	; 0x400
   20a84:	lsr	ip, fp, #7
   20a88:	str	ip, [sp, #1020]	; 0x3fc
   20a8c:	ldr	ip, [sp, #1024]	; 0x400
   20a90:	mov	lr, r1
   20a94:	orr	ip, ip, r1, lsl #26
   20a98:	lsr	r1, r0, #19
   20a9c:	str	ip, [sp, #1024]	; 0x400
   20aa0:	orr	ip, r1, lr, lsl #13
   20aa4:	add	r1, sp, #5952	; 0x1740
   20aa8:	add	r1, r1, #40	; 0x28
   20aac:	mov	sl, r0
   20ab0:	str	ip, [r1]
   20ab4:	lsl	r1, lr, #3
   20ab8:	orr	ip, r1, sl, lsr #29
   20abc:	add	r1, sp, #5952	; 0x1740
   20ac0:	add	r1, r1, #52	; 0x34
   20ac4:	str	ip, [r1]
   20ac8:	lsr	ip, lr, #6
   20acc:	str	ip, [sp, #1028]	; 0x404
   20ad0:	add	ip, sp, #5952	; 0x1740
   20ad4:	add	ip, ip, #8
   20ad8:	add	r1, sp, #5952	; 0x1740
   20adc:	ldrd	sl, [ip]
   20ae0:	ldrd	r0, [r1]
   20ae4:	add	ip, sp, #5952	; 0x1740
   20ae8:	add	ip, ip, #16
   20aec:	eor	r0, r0, sl
   20af0:	eor	r1, r1, fp
   20af4:	ldrd	sl, [ip]
   20af8:	ldrd	r8, [sp, #24]
   20afc:	orr	r2, r2, r4
   20b00:	eor	sl, sl, r0
   20b04:	adds	r0, sl, r2
   20b08:	orr	r3, r3, r5
   20b0c:	eor	fp, fp, r1
   20b10:	add	r2, sp, #5952	; 0x1740
   20b14:	adc	r1, fp, r3
   20b18:	add	r2, r2, #44	; 0x2c
   20b1c:	lsr	r3, r9, #19
   20b20:	orr	r3, r3, r8, lsl #13
   20b24:	str	r3, [r2]
   20b28:	add	r2, sp, #5952	; 0x1740
   20b2c:	lsl	r3, r8, #3
   20b30:	add	r2, r2, #48	; 0x30
   20b34:	orr	r3, r3, r9, lsr #29
   20b38:	str	r3, [r2]
   20b3c:	add	r3, sp, #5952	; 0x1740
   20b40:	add	r3, r3, #24
   20b44:	ldrd	sl, [r3]
   20b48:	add	r3, sp, #5952	; 0x1740
   20b4c:	add	r3, r3, #32
   20b50:	ldrd	r8, [r3]
   20b54:	add	r3, sp, #1016	; 0x3f8
   20b58:	add	ip, sp, #1024	; 0x400
   20b5c:	eor	sl, sl, r8
   20b60:	eor	fp, fp, r9
   20b64:	mov	r8, sl
   20b68:	mov	r9, fp
   20b6c:	ldrd	sl, [r3]
   20b70:	ldrd	r2, [sp, #120]	; 0x78
   20b74:	eor	sl, sl, r8
   20b78:	adds	r2, r2, sl
   20b7c:	eor	fp, fp, r9
   20b80:	adc	r3, r3, fp
   20b84:	mov	r8, r2
   20b88:	mov	r9, r3
   20b8c:	ldrd	r2, [sp, #144]	; 0x90
   20b90:	adds	r2, r2, r8
   20b94:	adc	r3, r3, r9
   20b98:	mov	r9, r3
   20b9c:	add	r3, sp, #5952	; 0x1740
   20ba0:	add	r3, r3, #40	; 0x28
   20ba4:	ldrd	sl, [r3]
   20ba8:	add	r3, sp, #5952	; 0x1740
   20bac:	add	r3, r3, #48	; 0x30
   20bb0:	mov	r8, r2
   20bb4:	ldrd	r2, [r3]
   20bb8:	eor	sl, sl, r2
   20bbc:	eor	fp, fp, r3
   20bc0:	mov	r2, sl
   20bc4:	mov	r3, fp
   20bc8:	ldrd	sl, [ip]
   20bcc:	eor	sl, sl, r2
   20bd0:	adds	r4, r8, sl
   20bd4:	eor	fp, fp, r3
   20bd8:	adc	r5, r9, fp
   20bdc:	ldrd	r8, [sp, #208]	; 0xd0
   20be0:	strd	r4, [sp, #120]	; 0x78
   20be4:	ldrd	r4, [sp, #200]	; 0xc8
   20be8:	add	r2, sp, #6016	; 0x1780
   20bec:	eor	r8, r8, r6
   20bf0:	eor	r9, r9, r7
   20bf4:	lsr	r3, r4, #1
   20bf8:	add	r2, r2, #40	; 0x28
   20bfc:	orr	r3, r3, r5, lsl #31
   20c00:	str	r3, [r2]
   20c04:	strd	r8, [sp, #216]	; 0xd8
   20c08:	add	r2, sp, #6016	; 0x1780
   20c0c:	ldrd	r8, [sp, #64]	; 0x40
   20c10:	lsr	r3, r4, #8
   20c14:	add	r2, r2, #48	; 0x30
   20c18:	orr	r3, r3, r5, lsl #24
   20c1c:	str	r3, [r2]
   20c20:	lsr	r3, r9, #6
   20c24:	add	r2, sp, #6016	; 0x1780
   20c28:	str	r3, [sp, #1044]	; 0x414
   20c2c:	add	r2, r2, #44	; 0x2c
   20c30:	lsr	r3, r5, #1
   20c34:	orr	r3, r3, r4, lsl #31
   20c38:	str	r3, [r2]
   20c3c:	add	r2, sp, #6016	; 0x1780
   20c40:	lsr	r3, r5, #8
   20c44:	add	r2, r2, #52	; 0x34
   20c48:	orr	r3, r3, r4, lsl #24
   20c4c:	str	r3, [r2]
   20c50:	add	r2, sp, #6016	; 0x1780
   20c54:	lsr	r3, r8, #19
   20c58:	add	r2, r2, #56	; 0x38
   20c5c:	orr	r3, r3, r9, lsl #13
   20c60:	str	r3, [r2]
   20c64:	add	r2, sp, #6080	; 0x17c0
   20c68:	lsl	r3, r9, #3
   20c6c:	add	r2, r2, #4
   20c70:	orr	r3, r3, r8, lsr #29
   20c74:	str	r3, [r2]
   20c78:	add	r2, sp, #6016	; 0x1780
   20c7c:	lsr	r3, r9, #19
   20c80:	add	r2, r2, #60	; 0x3c
   20c84:	orr	r3, r3, r8, lsl #13
   20c88:	str	r3, [r2]
   20c8c:	lsl	r3, r8, #3
   20c90:	add	r2, sp, #6080	; 0x17c0
   20c94:	orr	r3, r3, r9, lsr #29
   20c98:	str	r3, [r2]
   20c9c:	lsr	ip, r4, #7
   20ca0:	add	r3, sp, #6016	; 0x1780
   20ca4:	orr	ip, ip, r5, lsl #25
   20ca8:	add	r3, r3, #40	; 0x28
   20cac:	str	ip, [sp, #1032]	; 0x408
   20cb0:	lsr	ip, r8, #6
   20cb4:	str	ip, [sp, #1040]	; 0x410
   20cb8:	ldrd	sl, [r3]
   20cbc:	lsr	ip, r5, #7
   20cc0:	add	r3, sp, #6016	; 0x1780
   20cc4:	str	ip, [sp, #1036]	; 0x40c
   20cc8:	add	r3, r3, #48	; 0x30
   20ccc:	ldr	ip, [sp, #1040]	; 0x410
   20cd0:	orr	ip, ip, r9, lsl #26
   20cd4:	ldrd	r8, [r3]
   20cd8:	add	r3, sp, #1024	; 0x400
   20cdc:	add	r3, r3, #8
   20ce0:	eor	sl, sl, r8
   20ce4:	eor	fp, fp, r9
   20ce8:	mov	r4, sl
   20cec:	ldrd	r8, [sp, #128]	; 0x80
   20cf0:	mov	r5, fp
   20cf4:	ldrd	sl, [r3]
   20cf8:	lsr	r3, r8, #7
   20cfc:	orr	r3, r3, r9, lsl #25
   20d00:	eor	sl, sl, r4
   20d04:	eor	fp, fp, r5
   20d08:	str	ip, [sp, #1040]	; 0x410
   20d0c:	strd	sl, [sp, #224]	; 0xe0
   20d10:	str	r3, [sp, #1048]	; 0x418
   20d14:	ldrd	r2, [sp, #120]	; 0x78
   20d18:	lsr	ip, r2, #6
   20d1c:	str	ip, [sp, #1056]	; 0x420
   20d20:	lsr	ip, r9, #7
   20d24:	str	ip, [sp, #1052]	; 0x41c
   20d28:	ldr	ip, [sp, #1056]	; 0x420
   20d2c:	orr	r3, ip, r3, lsl #26
   20d30:	str	r3, [sp, #1056]	; 0x420
   20d34:	add	r3, sp, #6016	; 0x1780
   20d38:	add	r3, r3, #56	; 0x38
   20d3c:	ldrd	sl, [r3]
   20d40:	add	r3, sp, #6080	; 0x17c0
   20d44:	add	ip, sp, #1040	; 0x410
   20d48:	ldrd	r2, [r3]
   20d4c:	ldrd	r4, [ip]
   20d50:	add	ip, sp, #1056	; 0x420
   20d54:	eor	sl, sl, r2
   20d58:	eor	fp, fp, r3
   20d5c:	eor	r4, r4, sl
   20d60:	eor	r5, r5, fp
   20d64:	add	r3, sp, #7168	; 0x1c00
   20d68:	ldrd	sl, [sp, #120]	; 0x78
   20d6c:	add	r3, r3, #40	; 0x28
   20d70:	add	r2, sp, #6080	; 0x17c0
   20d74:	strd	r4, [r3]
   20d78:	lsr	r3, fp, #6
   20d7c:	str	r3, [sp, #1060]	; 0x424
   20d80:	add	r2, r2, #56	; 0x38
   20d84:	lsr	r3, r8, #1
   20d88:	ldrd	r4, [sp, #56]	; 0x38
   20d8c:	orr	r3, r3, r9, lsl #31
   20d90:	str	r3, [r2]
   20d94:	lsr	r3, r8, #8
   20d98:	add	r2, sp, #6144	; 0x1800
   20d9c:	orr	r3, r3, r9, lsl #24
   20da0:	str	r3, [r2]
   20da4:	lsr	r3, r4, #7
   20da8:	add	r2, sp, #6080	; 0x17c0
   20dac:	str	r3, [sp, #1064]	; 0x428
   20db0:	add	r2, r2, #60	; 0x3c
   20db4:	lsr	r3, r9, #1
   20db8:	orr	r3, r3, r8, lsl #31
   20dbc:	str	r3, [r2]
   20dc0:	add	r2, sp, #6144	; 0x1800
   20dc4:	lsr	r3, r9, #8
   20dc8:	add	r2, r2, #4
   20dcc:	orr	r3, r3, r8, lsl #24
   20dd0:	str	r3, [r2]
   20dd4:	ldr	r3, [sp, #1064]	; 0x428
   20dd8:	add	r2, sp, #6144	; 0x1800
   20ddc:	orr	r3, r3, r5, lsl #25
   20de0:	str	r3, [sp, #1064]	; 0x428
   20de4:	add	r2, r2, #8
   20de8:	lsr	r3, sl, #19
   20dec:	orr	r3, r3, fp, lsl #13
   20df0:	str	r3, [r2]
   20df4:	add	r2, sp, #6144	; 0x1800
   20df8:	lsl	r3, fp, #3
   20dfc:	add	r2, r2, #20
   20e00:	orr	r3, r3, sl, lsr #29
   20e04:	str	r3, [r2]
   20e08:	lsr	r3, r5, #7
   20e0c:	add	r2, sp, #6144	; 0x1800
   20e10:	str	r3, [sp, #1068]	; 0x42c
   20e14:	add	r2, r2, #12
   20e18:	lsr	r3, fp, #19
   20e1c:	orr	r3, r3, sl, lsl #13
   20e20:	str	r3, [r2]
   20e24:	add	r2, sp, #6144	; 0x1800
   20e28:	add	r2, r2, #16
   20e2c:	lsl	r3, sl, #3
   20e30:	orr	r3, r3, fp, lsr #29
   20e34:	str	r3, [r2]
   20e38:	add	r3, sp, #6080	; 0x17c0
   20e3c:	add	r3, r3, #56	; 0x38
   20e40:	ldrd	sl, [r3]
   20e44:	add	r3, sp, #6144	; 0x1800
   20e48:	ldrd	r8, [r3]
   20e4c:	add	r3, sp, #1040	; 0x410
   20e50:	add	r3, r3, #8
   20e54:	eor	sl, sl, r8
   20e58:	eor	fp, fp, r9
   20e5c:	mov	r8, sl
   20e60:	mov	r9, fp
   20e64:	ldrd	sl, [r3]
   20e68:	add	r3, sp, #7168	; 0x1c00
   20e6c:	add	r3, r3, #56	; 0x38
   20e70:	eor	sl, sl, r8
   20e74:	eor	fp, fp, r9
   20e78:	ldrd	r8, [r2]
   20e7c:	strd	sl, [r3]
   20e80:	add	r3, sp, #6144	; 0x1800
   20e84:	add	r3, r3, #8
   20e88:	ldrd	sl, [r3]
   20e8c:	add	r3, sp, #7232	; 0x1c40
   20e90:	eor	sl, sl, r8
   20e94:	eor	fp, fp, r9
   20e98:	ldrd	r8, [ip]
   20e9c:	eor	r8, r8, sl
   20ea0:	eor	r9, r9, fp
   20ea4:	strd	r8, [r3]
   20ea8:	ldrd	r2, [sp, #160]	; 0xa0
   20eac:	lsr	ip, r2, #7
   20eb0:	orr	ip, ip, r3, lsl #25
   20eb4:	add	r2, sp, #6208	; 0x1840
   20eb8:	lsr	r3, r3, #7
   20ebc:	str	r3, [sp, #1084]	; 0x43c
   20ec0:	add	r2, r2, #8
   20ec4:	lsr	r3, r4, #1
   20ec8:	orr	r3, r3, r5, lsl #31
   20ecc:	str	r3, [r2]
   20ed0:	add	r2, sp, #6208	; 0x1840
   20ed4:	lsr	r3, r4, #8
   20ed8:	add	r2, r2, #16
   20edc:	orr	r3, r3, r5, lsl #24
   20ee0:	str	r3, [r2]
   20ee4:	add	r2, sp, #6208	; 0x1840
   20ee8:	lsr	r3, r5, #1
   20eec:	add	r2, r2, #12
   20ef0:	orr	r3, r3, r4, lsl #31
   20ef4:	str	r3, [r2]
   20ef8:	add	r2, sp, #6208	; 0x1840
   20efc:	lsr	r3, r5, #8
   20f00:	add	r2, r2, #20
   20f04:	orr	r3, r3, r4, lsl #24
   20f08:	str	r3, [r2]
   20f0c:	add	r3, sp, #6208	; 0x1840
   20f10:	add	r3, r3, #8
   20f14:	ldrd	sl, [r3]
   20f18:	add	r3, sp, #6208	; 0x1840
   20f1c:	add	r3, r3, #16
   20f20:	ldrd	r8, [r3]
   20f24:	add	r3, sp, #1056	; 0x420
   20f28:	add	r3, r3, #8
   20f2c:	eor	sl, sl, r8
   20f30:	eor	fp, fp, r9
   20f34:	mov	r4, sl
   20f38:	mov	r5, fp
   20f3c:	ldrd	sl, [r3]
   20f40:	add	r3, sp, #7232	; 0x1c40
   20f44:	add	r3, r3, #8
   20f48:	eor	sl, sl, r4
   20f4c:	eor	fp, fp, r5
   20f50:	ldrd	r4, [sp, #96]	; 0x60
   20f54:	ldrd	r8, [sp, #160]	; 0xa0
   20f58:	strd	sl, [r3]
   20f5c:	lsr	r3, r4, #7
   20f60:	orr	r3, r3, r5, lsl #25
   20f64:	str	r3, [sp, #1096]	; 0x448
   20f68:	add	r2, sp, #6272	; 0x1880
   20f6c:	lsr	r3, r5, #7
   20f70:	str	r3, [sp, #1100]	; 0x44c
   20f74:	add	r2, r2, #24
   20f78:	lsr	r3, r8, #1
   20f7c:	orr	r3, r3, r9, lsl #31
   20f80:	str	r3, [r2]
   20f84:	add	r2, sp, #6272	; 0x1880
   20f88:	lsr	r3, r8, #8
   20f8c:	add	r2, r2, #32
   20f90:	orr	r3, r3, r9, lsl #24
   20f94:	str	r3, [r2]
   20f98:	add	r2, sp, #6272	; 0x1880
   20f9c:	lsr	r3, r9, #1
   20fa0:	add	r2, r2, #28
   20fa4:	orr	r3, r3, r8, lsl #31
   20fa8:	str	r3, [r2]
   20fac:	add	r2, sp, #6272	; 0x1880
   20fb0:	lsr	r3, r9, #8
   20fb4:	add	r2, r2, #36	; 0x24
   20fb8:	orr	r3, r3, r8, lsl #24
   20fbc:	str	r3, [r2]
   20fc0:	ldrd	r2, [sp, #168]	; 0xa8
   20fc4:	str	ip, [sp, #1080]	; 0x438
   20fc8:	lsr	ip, r2, #7
   20fcc:	orr	ip, ip, r3, lsl #25
   20fd0:	str	ip, [sp, #1112]	; 0x458
   20fd4:	add	ip, sp, #6272	; 0x1880
   20fd8:	add	ip, ip, #24
   20fdc:	ldrd	sl, [ip]
   20fe0:	add	ip, sp, #6272	; 0x1880
   20fe4:	add	ip, ip, #32
   20fe8:	ldrd	r8, [ip]
   20fec:	add	ip, sp, #1072	; 0x430
   20ff0:	add	ip, ip, #8
   20ff4:	eor	sl, sl, r8
   20ff8:	eor	fp, fp, r9
   20ffc:	mov	r4, sl
   21000:	mov	r5, fp
   21004:	ldrd	sl, [ip]
   21008:	mov	r8, r2
   2100c:	mov	r9, r3
   21010:	eor	sl, sl, r4
   21014:	eor	fp, fp, r5
   21018:	ldrd	r4, [sp, #96]	; 0x60
   2101c:	add	ip, sp, #7232	; 0x1c40
   21020:	lsr	r3, r3, #7
   21024:	add	r2, sp, #6336	; 0x18c0
   21028:	add	ip, ip, #16
   2102c:	str	r3, [sp, #1116]	; 0x45c
   21030:	add	r2, r2, #40	; 0x28
   21034:	lsr	r3, r4, #1
   21038:	orr	r3, r3, r5, lsl #31
   2103c:	str	r3, [r2]
   21040:	strd	sl, [ip]
   21044:	add	r2, sp, #6336	; 0x18c0
   21048:	ldrd	sl, [sp, #192]	; 0xc0
   2104c:	lsr	r3, r4, #8
   21050:	add	r2, r2, #48	; 0x30
   21054:	orr	r3, r3, r5, lsl #24
   21058:	str	r3, [r2]
   2105c:	lsr	r3, sl, #7
   21060:	add	r2, sp, #6336	; 0x18c0
   21064:	str	r3, [sp, #1128]	; 0x468
   21068:	add	r2, r2, #44	; 0x2c
   2106c:	lsr	r3, r5, #1
   21070:	orr	r3, r3, r4, lsl #31
   21074:	str	r3, [r2]
   21078:	add	r2, sp, #6336	; 0x18c0
   2107c:	lsr	r3, r5, #8
   21080:	add	r2, r2, #52	; 0x34
   21084:	orr	r3, r3, r4, lsl #24
   21088:	str	r3, [r2]
   2108c:	lsr	r3, fp, #7
   21090:	str	r3, [sp, #1132]	; 0x46c
   21094:	add	r3, sp, #6336	; 0x18c0
   21098:	ldr	ip, [sp, #1128]	; 0x468
   2109c:	add	r3, r3, #40	; 0x28
   210a0:	mov	r4, sl
   210a4:	mov	r5, fp
   210a8:	orr	ip, ip, fp, lsl #25
   210ac:	ldrd	sl, [r3]
   210b0:	add	r3, sp, #6336	; 0x18c0
   210b4:	add	r3, r3, #48	; 0x30
   210b8:	str	ip, [sp, #1128]	; 0x468
   210bc:	ldrd	r2, [r3]
   210c0:	add	ip, sp, #1088	; 0x440
   210c4:	add	ip, ip, #8
   210c8:	eor	sl, sl, r2
   210cc:	eor	fp, fp, r3
   210d0:	mov	r2, sl
   210d4:	mov	r3, fp
   210d8:	ldrd	sl, [ip]
   210dc:	eor	fp, fp, r3
   210e0:	add	r3, sp, #7232	; 0x1c40
   210e4:	eor	sl, sl, r2
   210e8:	add	r3, r3, #24
   210ec:	strd	sl, [r3]
   210f0:	ldrd	sl, [sp, #144]	; 0x90
   210f4:	add	r2, sp, #6400	; 0x1900
   210f8:	add	r2, r2, #56	; 0x38
   210fc:	lsr	ip, sl, #7
   21100:	orr	r3, ip, fp, lsl #25
   21104:	str	r3, [sp, #1144]	; 0x478
   21108:	lsr	r3, r8, #1
   2110c:	orr	r3, r3, r9, lsl #31
   21110:	str	r3, [r2]
   21114:	lsr	r3, r8, #8
   21118:	add	r2, sp, #6464	; 0x1940
   2111c:	orr	r3, r3, r9, lsl #24
   21120:	str	r3, [r2]
   21124:	lsr	r3, fp, #7
   21128:	add	r2, sp, #6400	; 0x1900
   2112c:	str	r3, [sp, #1148]	; 0x47c
   21130:	add	r2, r2, #60	; 0x3c
   21134:	lsr	r3, r9, #1
   21138:	orr	r3, r3, r8, lsl #31
   2113c:	str	r3, [r2]
   21140:	add	r2, sp, #6464	; 0x1940
   21144:	lsr	r3, r9, #8
   21148:	add	r2, r2, #4
   2114c:	orr	r3, r3, r8, lsl #24
   21150:	str	r3, [r2]
   21154:	add	r3, sp, #6400	; 0x1900
   21158:	add	ip, sp, #6464	; 0x1940
   2115c:	add	r3, r3, #56	; 0x38
   21160:	ldrd	sl, [ip]
   21164:	ldrd	r2, [r3]
   21168:	add	ip, sp, #1104	; 0x450
   2116c:	add	ip, ip, #8
   21170:	eor	r2, r2, sl
   21174:	eor	r3, r3, fp
   21178:	ldrd	sl, [ip]
   2117c:	eor	fp, fp, r3
   21180:	add	r3, sp, #7232	; 0x1c40
   21184:	eor	sl, sl, r2
   21188:	add	r3, r3, #32
   2118c:	strd	sl, [r3]
   21190:	ldrd	r2, [sp, #112]	; 0x70
   21194:	lsr	ip, r2, #7
   21198:	orr	ip, ip, r3, lsl #25
   2119c:	add	r2, sp, #6528	; 0x1980
   211a0:	lsr	r3, r3, #7
   211a4:	str	r3, [sp, #1164]	; 0x48c
   211a8:	add	r2, r2, #8
   211ac:	lsr	r3, r4, #1
   211b0:	orr	r3, r3, r5, lsl #31
   211b4:	str	r3, [r2]
   211b8:	add	r2, sp, #6528	; 0x1980
   211bc:	lsr	r3, r4, #8
   211c0:	add	r2, r2, #16
   211c4:	orr	r3, r3, r5, lsl #24
   211c8:	str	r3, [r2]
   211cc:	add	r2, sp, #6528	; 0x1980
   211d0:	lsr	r3, r5, #1
   211d4:	add	r2, r2, #12
   211d8:	orr	r3, r3, r4, lsl #31
   211dc:	str	r3, [r2]
   211e0:	add	r2, sp, #6528	; 0x1980
   211e4:	lsr	r3, r5, #8
   211e8:	add	r2, r2, #20
   211ec:	orr	r3, r3, r4, lsl #24
   211f0:	str	r3, [r2]
   211f4:	str	ip, [sp, #1160]	; 0x488
   211f8:	add	r3, sp, #6528	; 0x1980
   211fc:	add	ip, sp, #6528	; 0x1980
   21200:	add	ip, ip, #16
   21204:	add	r3, r3, #8
   21208:	ldrd	sl, [ip]
   2120c:	ldrd	r2, [r3]
   21210:	add	ip, sp, #7232	; 0x1c40
   21214:	add	ip, ip, #40	; 0x28
   21218:	eor	r3, r3, fp
   2121c:	mov	r9, r3
   21220:	add	r3, sp, #1120	; 0x460
   21224:	add	r3, r3, #8
   21228:	eor	r2, r2, sl
   2122c:	mov	r8, r2
   21230:	ldrd	r2, [r3]
   21234:	eor	r2, r2, r8
   21238:	eor	r3, r3, r9
   2123c:	strd	r2, [ip]
   21240:	ldrd	r2, [sp, #104]	; 0x68
   21244:	lsr	ip, r2, #7
   21248:	orr	ip, ip, r3, lsl #25
   2124c:	lsr	r3, r3, #7
   21250:	str	ip, [sp, #1176]	; 0x498
   21254:	str	r3, [sp, #1180]	; 0x49c
   21258:	ldrd	r8, [sp, #40]	; 0x28
   2125c:	add	r3, pc, #860	; 0x35c
   21260:	ldrd	r2, [r3]
   21264:	ldrd	r4, [sp, #88]	; 0x58
   21268:	lsr	ip, r8, #7
   2126c:	orr	ip, ip, r9, lsl #25
   21270:	ldrd	r8, [sp, #64]	; 0x40
   21274:	str	ip, [sp, #1192]	; 0x4a8
   21278:	ldrd	sl, [sp, #216]	; 0xd8
   2127c:	adds	r8, r8, r2
   21280:	adc	r9, r9, r3
   21284:	adds	r4, r4, r8
   21288:	adc	r5, r5, r9
   2128c:	mov	r2, r4
   21290:	mov	r3, r5
   21294:	ldrd	r4, [sp, #32]
   21298:	adds	r4, r4, r2
   2129c:	adc	r5, r5, r3
   212a0:	mov	r2, r4
   212a4:	mov	r3, r5
   212a8:	ldrd	r4, [sp, #152]	; 0x98
   212ac:	adds	r4, r4, r2
   212b0:	adc	r5, r5, r3
   212b4:	mov	r2, r4
   212b8:	mov	r3, r5
   212bc:	ldrd	r4, [sp, #16]
   212c0:	adds	r4, r4, r2
   212c4:	adc	r5, r5, r3
   212c8:	adds	r8, r0, r2
   212cc:	lsr	r2, r4, #18
   212d0:	adc	r9, r1, r3
   212d4:	orr	ip, r2, r5, lsl #14
   212d8:	add	r1, sp, #5952	; 0x1740
   212dc:	add	r2, sp, #6016	; 0x1780
   212e0:	lsr	r3, r4, #14
   212e4:	add	r1, r1, #56	; 0x38
   212e8:	str	ip, [r2]
   212ec:	orr	r3, r3, r5, lsl #18
   212f0:	add	ip, sp, #5952	; 0x1740
   212f4:	str	r3, [r1]
   212f8:	add	ip, ip, #60	; 0x3c
   212fc:	lsr	r3, r5, #14
   21300:	lsr	r0, r5, #18
   21304:	orr	r3, r3, r4, lsl #18
   21308:	str	r3, [ip]
   2130c:	orr	ip, r0, r4, lsl #14
   21310:	add	r0, sp, #6016	; 0x1780
   21314:	add	r0, r0, #4
   21318:	lsl	r1, r5, #23
   2131c:	str	ip, [r0]
   21320:	orr	ip, r1, r4, lsr #9
   21324:	add	r1, sp, #6016	; 0x1780
   21328:	add	r1, r1, #12
   2132c:	lsr	r2, r8, #28
   21330:	and	sl, sl, r4
   21334:	strd	r4, [sp, #216]	; 0xd8
   21338:	lsl	lr, r4, #23
   2133c:	add	r4, sp, #6016	; 0x1780
   21340:	str	ip, [r1]
   21344:	add	r4, r4, #8
   21348:	orr	ip, r2, r9, lsl #4
   2134c:	add	r2, sp, #6016	; 0x1780
   21350:	orr	lr, lr, r5, lsr #9
   21354:	add	r2, r2, #16
   21358:	str	lr, [r4]
   2135c:	add	lr, sp, #6016	; 0x1780
   21360:	str	ip, [r2]
   21364:	add	lr, lr, #20
   21368:	lsr	ip, r9, #28
   2136c:	lsl	r0, r8, #30
   21370:	orr	ip, ip, r8, lsl #4
   21374:	str	ip, [lr]
   21378:	orr	ip, r0, r9, lsr #2
   2137c:	add	r0, sp, #6016	; 0x1780
   21380:	add	r0, r0, #24
   21384:	lsl	r1, r9, #25
   21388:	str	ip, [r0]
   2138c:	orr	ip, r1, r8, lsr #7
   21390:	add	r1, sp, #6016	; 0x1780
   21394:	add	r1, r1, #36	; 0x24
   21398:	add	r2, sp, #6016	; 0x1780
   2139c:	str	ip, [r1]
   213a0:	lsl	r3, r9, #30
   213a4:	ldrd	r0, [sp, #208]	; 0xd0
   213a8:	add	r2, r2, #28
   213ac:	orr	r3, r3, r8, lsr #2
   213b0:	str	r3, [r2]
   213b4:	and	fp, fp, r5
   213b8:	add	r3, sp, #5952	; 0x1740
   213bc:	eor	r0, r0, sl
   213c0:	eor	r1, r1, fp
   213c4:	add	r3, r3, #56	; 0x38
   213c8:	strd	r0, [sp, #16]
   213cc:	ldrd	r0, [r3]
   213d0:	add	r3, sp, #6016	; 0x1780
   213d4:	lsl	ip, r8, #25
   213d8:	ldrd	r2, [r3]
   213dc:	ldrd	sl, [sp, #48]	; 0x30
   213e0:	strd	r8, [sp, #152]	; 0x98
   213e4:	eor	r0, r0, r2
   213e8:	add	r2, sp, #6016	; 0x1780
   213ec:	add	r2, r2, #32
   213f0:	eor	r1, r1, r3
   213f4:	orr	r3, ip, r9, lsr #7
   213f8:	str	r3, [r2]
   213fc:	ldrd	r2, [r4]
   21400:	add	ip, sp, #6016	; 0x1780
   21404:	add	ip, ip, #16
   21408:	eor	r2, r2, r0
   2140c:	eor	r3, r3, r1
   21410:	mov	r0, r2
   21414:	mov	r1, r3
   21418:	ldrd	r2, [sp, #72]	; 0x48
   2141c:	orr	r8, r8, r2
   21420:	orr	r9, r9, r3
   21424:	and	sl, sl, r8
   21428:	and	fp, fp, r9
   2142c:	ldrd	r8, [ip]
   21430:	add	ip, sp, #6016	; 0x1780
   21434:	add	ip, ip, #24
   21438:	ldrd	r4, [ip]
   2143c:	add	ip, sp, #6016	; 0x1780
   21440:	add	ip, ip, #32
   21444:	eor	r8, r8, r4
   21448:	eor	r9, r9, r5
   2144c:	ldrd	r4, [ip]
   21450:	eor	r4, r4, r8
   21454:	eor	r5, r5, r9
   21458:	mov	r8, r4
   2145c:	mov	r9, r5
   21460:	ldrd	r4, [sp, #152]	; 0x98
   21464:	and	r4, r4, r2
   21468:	and	r5, r5, r3
   2146c:	orr	r4, r4, sl
   21470:	orr	r5, r5, fp
   21474:	ldrd	sl, [sp, #216]	; 0xd8
   21478:	add	r3, sp, #7168	; 0x1c00
   2147c:	add	r3, r3, #48	; 0x30
   21480:	eor	sl, sl, r6
   21484:	eor	fp, fp, r7
   21488:	add	r2, sp, #6592	; 0x19c0
   2148c:	strd	sl, [r3]
   21490:	ldrd	sl, [sp, #144]	; 0x90
   21494:	add	r2, r2, #24
   21498:	strd	r4, [sp, #88]	; 0x58
   2149c:	lsr	ip, sl, #1
   214a0:	orr	r3, ip, fp, lsl #31
   214a4:	str	r3, [r2]
   214a8:	add	r2, sp, #6592	; 0x19c0
   214ac:	lsr	ip, sl, #8
   214b0:	add	r2, r2, #32
   214b4:	orr	r3, ip, fp, lsl #24
   214b8:	str	r3, [r2]
   214bc:	add	r2, sp, #6592	; 0x19c0
   214c0:	lsr	ip, fp, #1
   214c4:	add	r2, r2, #28
   214c8:	orr	r3, ip, sl, lsl #31
   214cc:	str	r3, [r2]
   214d0:	add	r2, sp, #6592	; 0x19c0
   214d4:	lsr	ip, fp, #8
   214d8:	add	r2, r2, #36	; 0x24
   214dc:	orr	r3, ip, sl, lsl #24
   214e0:	str	r3, [r2]
   214e4:	ldr	r3, [sp, #44]	; 0x2c
   214e8:	ldrd	sl, [sp, #80]	; 0x50
   214ec:	add	ip, sp, #7232	; 0x1c40
   214f0:	lsr	r3, r3, #7
   214f4:	str	r3, [sp, #1196]	; 0x4ac
   214f8:	add	r3, sp, #6592	; 0x19c0
   214fc:	add	r3, r3, #24
   21500:	ldrd	r4, [r3]
   21504:	add	r3, sp, #6592	; 0x19c0
   21508:	add	r3, r3, #32
   2150c:	add	ip, ip, #48	; 0x30
   21510:	ldrd	r2, [r3]
   21514:	eor	r5, r5, r3
   21518:	add	r3, sp, #1136	; 0x470
   2151c:	add	r3, r3, #8
   21520:	eor	r4, r4, r2
   21524:	ldrd	r2, [r3]
   21528:	eor	r2, r2, r4
   2152c:	eor	r3, r3, r5
   21530:	add	r5, pc, #144	; 0x90
   21534:	ldrd	r4, [r5]
   21538:	strd	r2, [ip]
   2153c:	lsr	r3, sl, #7
   21540:	orr	r3, r3, fp, lsl #25
   21544:	str	r3, [sp, #1208]	; 0x4b8
   21548:	lsr	r3, fp, #7
   2154c:	ldrd	sl, [sp, #120]	; 0x78
   21550:	str	r3, [sp, #1212]	; 0x4bc
   21554:	ldrd	r2, [sp, #176]	; 0xb0
   21558:	adds	sl, sl, r4
   2155c:	adc	fp, fp, r5
   21560:	adds	r2, r2, sl
   21564:	adc	r3, r3, fp
   21568:	mov	r4, r2
   2156c:	mov	r5, r3
   21570:	ldrd	r2, [sp, #16]
   21574:	ldrd	sl, [sp, #184]	; 0xb8
   21578:	adds	r2, r2, r4
   2157c:	adc	r3, r3, r5
   21580:	adds	r2, r2, r0
   21584:	adc	r3, r3, r1
   21588:	ldrd	r0, [sp, #88]	; 0x58
   2158c:	adds	sl, sl, r2
   21590:	adc	fp, fp, r3
   21594:	adds	r0, r0, r8
   21598:	adc	r1, r1, r9
   2159c:	adds	r8, r0, r2
   215a0:	adc	r9, r1, r3
   215a4:	strd	sl, [sp, #32]
   215a8:	mov	fp, r9
   215ac:	mov	sl, r8
   215b0:	ldrd	r8, [sp, #32]
   215b4:	add	r2, sp, #6080	; 0x17c0
   215b8:	ldrd	r0, [sp, #224]	; 0xe0
   215bc:	b	215e0 <dcngettext@plt+0x105b8>
   215c0:	b	9b9c38 <stdout@@GLIBC_2.4+0x97cacc>
   215c4:	bgt	9f1104 <stdout@@GLIBC_2.4+0x9b3f98>
   215c8:	biccs	ip, r0, r7, lsl #4
   215cc:	orrle	fp, r6, r7, asr #17
   215d0:			; <UNDEFINED> instruction: 0xcde0eb1e
   215d4:	b	ff6c0d34 <stdout@@GLIBC_2.4+0xff683bc8>
   215d8:	mcr	1, 3, sp, cr14, cr8, {3}
   215dc:			; <UNDEFINED> instruction: 0xf57d4f7f
   215e0:	ldrd	r4, [sp, #136]	; 0x88
   215e4:	lsr	ip, r8, #14
   215e8:	add	r2, r2, #8
   215ec:	orr	r3, ip, r9, lsl #18
   215f0:	str	r3, [r2]
   215f4:	add	r3, sp, #7168	; 0x1c00
   215f8:	adds	r4, r4, r0
   215fc:	add	r3, r3, #40	; 0x28
   21600:	adc	r5, r5, r1
   21604:	ldrd	r0, [sp, #112]	; 0x70
   21608:	ldrd	r2, [r3]
   2160c:	lsr	ip, r9, #18
   21610:	adds	r0, r0, r4
   21614:	adc	r1, r1, r5
   21618:	adds	r2, r2, r0
   2161c:	mov	r4, r2
   21620:	mov	r5, r1
   21624:	add	r2, sp, #6080	; 0x17c0
   21628:	adc	r3, r3, r5
   2162c:	lsr	r0, r8, #18
   21630:	add	r2, r2, #16
   21634:	mov	r5, r3
   21638:	orr	r3, r0, r9, lsl #14
   2163c:	str	r3, [r2]
   21640:	add	r2, sp, #6080	; 0x17c0
   21644:	lsr	r1, r9, #14
   21648:	add	r2, r2, #12
   2164c:	orr	r3, r1, r8, lsl #18
   21650:	str	r3, [r2]
   21654:	add	r2, sp, #6080	; 0x17c0
   21658:	add	r2, r2, #20
   2165c:	orr	r3, ip, r8, lsl #14
   21660:	str	r3, [r2]
   21664:	add	r2, sp, #6080	; 0x17c0
   21668:	lsl	r0, r9, #23
   2166c:	add	r2, r2, #28
   21670:	orr	r3, r0, r8, lsr #9
   21674:	str	r3, [r2]
   21678:	add	r2, sp, #6080	; 0x17c0
   2167c:	lsr	r1, sl, #28
   21680:	add	r2, r2, #32
   21684:	orr	r3, r1, fp, lsl #4
   21688:	lsl	r1, fp, #30
   2168c:	strd	sl, [sp, #88]	; 0x58
   21690:	str	r3, [r2]
   21694:	orr	r3, r1, sl, lsr #2
   21698:	lsr	r1, fp, #28
   2169c:	sub	fp, pc, #212	; 0xd4
   216a0:	ldrd	sl, [fp]
   216a4:	add	r2, sp, #6080	; 0x17c0
   216a8:	add	ip, sp, #7168	; 0x1c00
   216ac:	adds	sl, sl, r4
   216b0:	add	r2, r2, #44	; 0x2c
   216b4:	add	ip, ip, #48	; 0x30
   216b8:	adc	fp, fp, r5
   216bc:	str	r3, [r2]
   216c0:	mov	r2, sl
   216c4:	mov	r3, fp
   216c8:	ldrd	sl, [ip]
   216cc:	lsl	r0, r8, #23
   216d0:	orr	ip, r0, r9, lsr #9
   216d4:	and	sl, sl, r8
   216d8:	and	fp, fp, r9
   216dc:	strd	r4, [sp, #176]	; 0xb0
   216e0:	add	r0, sp, #6080	; 0x17c0
   216e4:	mov	r4, sl
   216e8:	mov	r5, fp
   216ec:	ldrd	sl, [sp, #88]	; 0x58
   216f0:	add	r0, r0, #24
   216f4:	str	ip, [r0]
   216f8:	orr	ip, r1, sl, lsl #4
   216fc:	add	r1, sp, #6080	; 0x17c0
   21700:	add	r1, r1, #36	; 0x24
   21704:	lsl	r0, sl, #30
   21708:	str	ip, [r1]
   2170c:	orr	ip, r0, fp, lsr #2
   21710:	add	r0, sp, #6080	; 0x17c0
   21714:	add	r0, r0, #40	; 0x28
   21718:	lsl	r1, fp, #25
   2171c:	str	ip, [r0]
   21720:	orr	ip, r1, sl, lsr #7
   21724:	add	r1, sp, #6080	; 0x17c0
   21728:	add	r1, r1, #52	; 0x34
   2172c:	str	ip, [r1]
   21730:	ldrd	r0, [sp, #208]	; 0xd0
   21734:	lsl	ip, sl, #25
   21738:	orr	ip, ip, fp, lsr #7
   2173c:	adds	r0, r0, r2
   21740:	adc	r1, r1, r3
   21744:	eor	r2, r4, r6
   21748:	eor	r3, r5, r7
   2174c:	strd	r2, [sp, #16]
   21750:	add	r3, sp, #6080	; 0x17c0
   21754:	add	r3, r3, #8
   21758:	ldrd	r8, [r3]
   2175c:	add	r3, sp, #6080	; 0x17c0
   21760:	add	r3, r3, #16
   21764:	ldrd	r4, [r3]
   21768:	add	r3, sp, #6080	; 0x17c0
   2176c:	add	r3, r3, #48	; 0x30
   21770:	str	ip, [r3]
   21774:	ldrd	r2, [sp, #152]	; 0x98
   21778:	eor	r8, r8, r4
   2177c:	eor	r9, r9, r5
   21780:	orr	r2, r2, sl
   21784:	orr	r3, r3, fp
   21788:	mov	r4, r2
   2178c:	mov	r5, r3
   21790:	ldrd	r2, [sp, #16]
   21794:	add	ip, sp, #6080	; 0x17c0
   21798:	add	ip, ip, #40	; 0x28
   2179c:	adds	r2, r2, r0
   217a0:	adc	r3, r3, r1
   217a4:	add	r1, sp, #6080	; 0x17c0
   217a8:	add	r1, r1, #24
   217ac:	strd	r4, [sp, #88]	; 0x58
   217b0:	ldrd	r0, [r1]
   217b4:	ldrd	r4, [ip]
   217b8:	eor	r1, r1, r9
   217bc:	mov	r9, r1
   217c0:	add	r1, sp, #6080	; 0x17c0
   217c4:	add	r1, r1, #32
   217c8:	eor	r0, r0, r8
   217cc:	mov	r8, r0
   217d0:	ldrd	r0, [r1]
   217d4:	adds	r2, r2, r8
   217d8:	adc	r3, r3, r9
   217dc:	eor	r0, r0, r4
   217e0:	eor	r1, r1, r5
   217e4:	ldrd	r4, [sp, #88]	; 0x58
   217e8:	strd	r0, [sp, #16]
   217ec:	ldrd	r0, [sp, #72]	; 0x48
   217f0:	strd	sl, [sp, #88]	; 0x58
   217f4:	and	r4, r4, r0
   217f8:	and	r5, r5, r1
   217fc:	ldrd	r0, [sp, #152]	; 0x98
   21800:	and	r1, r1, fp
   21804:	mov	r9, r1
   21808:	add	r1, sp, #6080	; 0x17c0
   2180c:	and	r0, r0, sl
   21810:	add	r1, r1, #48	; 0x30
   21814:	mov	r8, r0
   21818:	ldrd	sl, [sp, #16]
   2181c:	ldrd	r0, [r1]
   21820:	orr	r4, r4, r8
   21824:	orr	r5, r5, r9
   21828:	ldrd	r8, [sp, #48]	; 0x30
   2182c:	eor	sl, sl, r0
   21830:	eor	fp, fp, r1
   21834:	adds	r8, r8, r2
   21838:	adc	r9, r9, r3
   2183c:	adds	r4, r4, sl
   21840:	adc	r5, r5, fp
   21844:	adds	r0, r4, r2
   21848:	adc	r1, r5, r3
   2184c:	strd	r8, [sp, #136]	; 0x88
   21850:	strd	r0, [sp, #16]
   21854:	add	r1, sp, #7168	; 0x1c00
   21858:	add	r1, r1, #56	; 0x38
   2185c:	ldrd	r2, [sp, #200]	; 0xc8
   21860:	ldrd	sl, [r1]
   21864:	ldrd	r4, [sp, #136]	; 0x88
   21868:	sub	r1, pc, #664	; 0x298
   2186c:	ldrd	r0, [r1]
   21870:	adds	r2, r2, sl
   21874:	mov	r8, r2
   21878:	lsr	r2, r4, #14
   2187c:	orr	ip, r2, r5, lsl #18
   21880:	add	r2, sp, #6144	; 0x1800
   21884:	add	r2, r2, #24
   21888:	adc	r3, r3, fp
   2188c:	str	ip, [r2]
   21890:	ldrd	sl, [sp, #104]	; 0x68
   21894:	add	ip, sp, #6144	; 0x1800
   21898:	mov	r9, r3
   2189c:	add	ip, ip, #32
   218a0:	lsr	r3, r4, #18
   218a4:	orr	r3, r3, r5, lsl #14
   218a8:	str	r3, [ip]
   218ac:	adds	sl, sl, r8
   218b0:	add	ip, sp, #7232	; 0x1c40
   218b4:	adc	fp, fp, r9
   218b8:	mov	r8, sl
   218bc:	mov	r9, fp
   218c0:	ldrd	sl, [ip]
   218c4:	lsr	r2, r5, #14
   218c8:	lsr	r3, r5, #18
   218cc:	adds	sl, sl, r8
   218d0:	mov	r8, r4
   218d4:	adc	fp, fp, r9
   218d8:	orr	ip, r2, r8, lsl #18
   218dc:	add	r2, sp, #6144	; 0x1800
   218e0:	add	r2, r2, #28
   218e4:	str	ip, [r2]
   218e8:	add	r2, sp, #6144	; 0x1800
   218ec:	add	r2, r2, #36	; 0x24
   218f0:	orr	r3, r3, r8, lsl #14
   218f4:	str	r3, [r2]
   218f8:	strd	sl, [sp, #184]	; 0xb8
   218fc:	add	r2, sp, #6144	; 0x1800
   21900:	ldrd	sl, [sp, #16]
   21904:	lsl	lr, r5, #23
   21908:	add	r2, r2, #44	; 0x2c
   2190c:	orr	r3, lr, r8, lsr #9
   21910:	lsr	r4, sl, #28
   21914:	str	r3, [r2]
   21918:	lsl	ip, fp, #30
   2191c:	ldrd	r2, [sp, #32]
   21920:	ldrd	sl, [sp, #216]	; 0xd8
   21924:	mov	r9, r5
   21928:	lsl	lr, r8, #23
   2192c:	eor	sl, sl, r2
   21930:	eor	fp, fp, r3
   21934:	mov	r2, sl
   21938:	mov	r3, fp
   2193c:	ldrd	sl, [sp, #16]
   21940:	orr	lr, lr, r9, lsr #9
   21944:	orr	r5, r4, fp, lsl #4
   21948:	add	r4, sp, #6144	; 0x1800
   2194c:	add	r4, r4, #48	; 0x30
   21950:	str	r5, [r4]
   21954:	mov	r4, r8
   21958:	orr	ip, ip, sl, lsr #2
   2195c:	and	r4, r4, r2
   21960:	add	sl, sp, #6144	; 0x1800
   21964:	mov	r5, fp
   21968:	mov	r2, r4
   2196c:	add	sl, sl, #60	; 0x3c
   21970:	add	r4, sp, #6144	; 0x1800
   21974:	add	r4, r4, #40	; 0x28
   21978:	str	ip, [sl]
   2197c:	lsr	ip, r5, #28
   21980:	mov	r5, r9
   21984:	ldrd	r8, [sp, #16]
   21988:	str	lr, [r4]
   2198c:	add	r4, sp, #6144	; 0x1800
   21990:	add	r4, r4, #52	; 0x34
   21994:	ldrd	sl, [sp, #184]	; 0xb8
   21998:	orr	ip, ip, r8, lsl #4
   2199c:	str	ip, [r4]
   219a0:	add	r4, sp, #6144	; 0x1800
   219a4:	lsl	lr, r8, #30
   219a8:	add	r4, r4, #56	; 0x38
   219ac:	adds	sl, sl, r0
   219b0:	orr	lr, lr, r9, lsr #2
   219b4:	str	lr, [r4]
   219b8:	adc	fp, fp, r1
   219bc:	add	lr, sp, #6208	; 0x1840
   219c0:	adds	r0, sl, r6
   219c4:	adc	r1, fp, r7
   219c8:	lsl	ip, r9, #25
   219cc:	ldrd	r6, [sp, #216]	; 0xd8
   219d0:	add	lr, lr, #4
   219d4:	orr	ip, ip, r8, lsr #7
   219d8:	str	ip, [lr]
   219dc:	and	r5, r5, r3
   219e0:	add	lr, sp, #6144	; 0x1800
   219e4:	mov	r3, r5
   219e8:	eor	r6, r6, r2
   219ec:	add	lr, lr, #24
   219f0:	eor	r7, r7, r3
   219f4:	mov	r2, r6
   219f8:	adds	r2, r2, r0
   219fc:	mov	r3, r7
   21a00:	ldrd	r6, [lr]
   21a04:	add	lr, sp, #6144	; 0x1800
   21a08:	adc	r3, r3, r1
   21a0c:	add	lr, lr, #32
   21a10:	add	r1, sp, #6144	; 0x1800
   21a14:	add	r1, r1, #40	; 0x28
   21a18:	ldrd	r4, [lr]
   21a1c:	ldrd	r0, [r1]
   21a20:	add	lr, sp, #6208	; 0x1840
   21a24:	eor	r6, r6, r4
   21a28:	eor	r7, r7, r5
   21a2c:	eor	r0, r0, r6
   21a30:	eor	r1, r1, r7
   21a34:	lsl	ip, r8, #25
   21a38:	orr	ip, ip, r9, lsr #7
   21a3c:	str	ip, [lr]
   21a40:	strd	r0, [sp, #16]
   21a44:	add	ip, sp, #6144	; 0x1800
   21a48:	add	r1, sp, #6144	; 0x1800
   21a4c:	add	ip, ip, #56	; 0x38
   21a50:	add	r1, r1, #48	; 0x30
   21a54:	ldrd	r6, [ip]
   21a58:	ldrd	r0, [r1]
   21a5c:	ldrd	sl, [sp, #88]	; 0x58
   21a60:	eor	r0, r0, r6
   21a64:	eor	r1, r1, r7
   21a68:	ldrd	r6, [sp, #152]	; 0x98
   21a6c:	orr	r4, sl, r8
   21a70:	orr	r5, fp, r9
   21a74:	and	r6, r6, r4
   21a78:	and	r7, r7, r5
   21a7c:	mov	r4, r6
   21a80:	mov	r5, r7
   21a84:	ldrd	r6, [sp, #16]
   21a88:	ldr	ip, [sp, #176]	; 0xb0
   21a8c:	strd	r8, [sp, #16]
   21a90:	adds	r6, r6, r2
   21a94:	adc	r7, r7, r3
   21a98:	lsr	ip, ip, #6
   21a9c:	str	ip, [sp, #1072]	; 0x430
   21aa0:	mov	r2, r6
   21aa4:	mov	r3, r7
   21aa8:	mov	r6, sl
   21aac:	mov	r7, fp
   21ab0:	ldrd	sl, [sp, #176]	; 0xb0
   21ab4:	ldr	ip, [sp, #1072]	; 0x430
   21ab8:	and	r6, r6, r8
   21abc:	and	r7, r7, r9
   21ac0:	orr	ip, ip, fp, lsl #26
   21ac4:	ldrd	r8, [lr]
   21ac8:	add	lr, sp, #6208	; 0x1840
   21acc:	str	ip, [sp, #1072]	; 0x430
   21ad0:	add	lr, lr, #24
   21ad4:	lsr	ip, sl, #19
   21ad8:	orr	ip, ip, fp, lsl #13
   21adc:	str	ip, [lr]
   21ae0:	add	lr, sp, #6208	; 0x1840
   21ae4:	orr	r4, r4, r6
   21ae8:	orr	r5, r5, r7
   21aec:	lsl	ip, fp, #3
   21af0:	ldrd	r6, [sp, #72]	; 0x48
   21af4:	add	lr, lr, #36	; 0x24
   21af8:	orr	ip, ip, sl, lsr #29
   21afc:	str	ip, [lr]
   21b00:	add	lr, sp, #6208	; 0x1840
   21b04:	adds	r6, r6, r2
   21b08:	eor	r8, r8, r0
   21b0c:	lsr	ip, fp, #19
   21b10:	add	lr, lr, #28
   21b14:	adc	r7, r7, r3
   21b18:	orr	ip, ip, sl, lsl #13
   21b1c:	adds	r0, r8, r4
   21b20:	eor	r9, r9, r1
   21b24:	str	ip, [lr]
   21b28:	adc	r1, r9, r5
   21b2c:	add	lr, sp, #6208	; 0x1840
   21b30:	adds	r8, r0, r2
   21b34:	adc	r9, r1, r3
   21b38:	add	lr, lr, #32
   21b3c:	lsl	ip, sl, #3
   21b40:	add	r3, sp, #6208	; 0x1840
   21b44:	orr	ip, ip, fp, lsr #29
   21b48:	add	r3, r3, #24
   21b4c:	str	ip, [lr]
   21b50:	add	sl, sp, #1072	; 0x430
   21b54:	lsr	ip, fp, #6
   21b58:	ldrd	r0, [r3]
   21b5c:	str	ip, [sp, #1076]	; 0x434
   21b60:	ldrd	r2, [lr]
   21b64:	add	ip, sp, #7232	; 0x1c40
   21b68:	ldrd	sl, [sl]
   21b6c:	add	ip, ip, #8
   21b70:	eor	r0, r0, r2
   21b74:	ldrd	r4, [ip]
   21b78:	eor	r1, r1, r3
   21b7c:	ldrd	r2, [sp, #128]	; 0x80
   21b80:	eor	sl, sl, r0
   21b84:	eor	fp, fp, r1
   21b88:	mov	r0, sl
   21b8c:	mov	r1, fp
   21b90:	ldrd	sl, [sp, #40]	; 0x28
   21b94:	adds	r2, r2, r4
   21b98:	mov	r4, r2
   21b9c:	adc	r3, r3, r5
   21ba0:	adds	sl, sl, r4
   21ba4:	mov	r4, sl
   21ba8:	add	sl, sp, #6208	; 0x1840
   21bac:	lsr	lr, r6, #14
   21bb0:	add	sl, sl, #40	; 0x28
   21bb4:	orr	lr, lr, r7, lsl #18
   21bb8:	str	lr, [sl]
   21bbc:	add	sl, sp, #6208	; 0x1840
   21bc0:	mov	r5, r3
   21bc4:	lsr	ip, r6, #18
   21bc8:	add	sl, sl, #48	; 0x30
   21bcc:	adc	fp, fp, r5
   21bd0:	orr	ip, ip, r7, lsl #14
   21bd4:	str	ip, [sl]
   21bd8:	mov	r5, fp
   21bdc:	adds	sl, r4, r0
   21be0:	adc	fp, r5, r1
   21be4:	mov	r4, r6
   21be8:	add	r1, sp, #6208	; 0x1840
   21bec:	lsr	lr, r7, #14
   21bf0:	add	r1, r1, #44	; 0x2c
   21bf4:	orr	lr, lr, r4, lsl #18
   21bf8:	str	lr, [r1]
   21bfc:	add	lr, sp, #6208	; 0x1840
   21c00:	lsr	ip, r7, #18
   21c04:	add	lr, lr, #52	; 0x34
   21c08:	lsl	r0, r7, #23
   21c0c:	orr	ip, ip, r4, lsl #14
   21c10:	str	ip, [lr]
   21c14:	mov	r5, r7
   21c18:	orr	ip, r0, r4, lsr #9
   21c1c:	add	r0, sp, #6208	; 0x1840
   21c20:	add	r0, r0, #60	; 0x3c
   21c24:	strd	r4, [sp, #72]	; 0x48
   21c28:	str	ip, [r0]
   21c2c:	ldr	ip, [sp, #72]	; 0x48
   21c30:	lsr	r6, r8, #28
   21c34:	add	lr, sp, #6272	; 0x1880
   21c38:	lsl	r1, r9, #30
   21c3c:	lsl	r0, ip, #23
   21c40:	orr	ip, r6, r9, lsl #4
   21c44:	str	ip, [lr]
   21c48:	orr	ip, r1, r8, lsr #2
   21c4c:	add	r1, sp, #6272	; 0x1880
   21c50:	add	r1, r1, #12
   21c54:	ldrd	r4, [sp, #136]	; 0x88
   21c58:	strd	sl, [sp, #200]	; 0xc8
   21c5c:	ldrd	sl, [sp, #32]
   21c60:	str	ip, [r1]
   21c64:	ldr	ip, [sp, #76]	; 0x4c
   21c68:	add	r3, pc, #904	; 0x388
   21c6c:	ldrd	r2, [r3]
   21c70:	ldrd	r6, [sp, #200]	; 0xc8
   21c74:	orr	ip, r0, ip, lsr #9
   21c78:	add	r0, sp, #6208	; 0x1840
   21c7c:	adds	r6, r6, r2
   21c80:	add	r0, r0, #56	; 0x38
   21c84:	lsr	r1, r9, #28
   21c88:	adc	r7, r7, r3
   21c8c:	str	ip, [r0]
   21c90:	mov	r2, r6
   21c94:	orr	ip, r1, r8, lsl #4
   21c98:	mov	r3, r7
   21c9c:	add	r1, sp, #6272	; 0x1880
   21ca0:	ldrd	r6, [sp, #72]	; 0x48
   21ca4:	add	r1, r1, #4
   21ca8:	eor	r4, r4, sl
   21cac:	eor	r5, r5, fp
   21cb0:	lsl	r0, r8, #30
   21cb4:	str	ip, [r1]
   21cb8:	and	r6, r6, r4
   21cbc:	orr	ip, r0, r9, lsr #2
   21cc0:	and	r7, r7, r5
   21cc4:	add	r0, sp, #6272	; 0x1880
   21cc8:	mov	r4, r6
   21ccc:	mov	r5, r7
   21cd0:	add	r0, r0, #8
   21cd4:	ldrd	r6, [sp, #216]	; 0xd8
   21cd8:	lsl	r1, r9, #25
   21cdc:	str	ip, [r0]
   21ce0:	add	lr, sp, #6208	; 0x1840
   21ce4:	orr	ip, r1, r8, lsr #7
   21ce8:	add	r1, sp, #6272	; 0x1880
   21cec:	adds	r6, r6, r2
   21cf0:	add	r1, r1, #20
   21cf4:	mov	r2, sl
   21cf8:	add	lr, lr, #40	; 0x28
   21cfc:	adc	r7, r7, r3
   21d00:	mov	r0, r6
   21d04:	mov	r3, fp
   21d08:	eor	r2, r2, r4
   21d0c:	str	ip, [r1]
   21d10:	adds	r2, r2, r0
   21d14:	mov	r1, r7
   21d18:	eor	r3, r3, r5
   21d1c:	ldrd	r6, [lr]
   21d20:	add	lr, sp, #6208	; 0x1840
   21d24:	adc	r3, r3, r1
   21d28:	add	lr, lr, #48	; 0x30
   21d2c:	add	r1, sp, #6208	; 0x1840
   21d30:	add	r1, r1, #56	; 0x38
   21d34:	ldrd	r4, [lr]
   21d38:	ldrd	r0, [r1]
   21d3c:	add	lr, sp, #6272	; 0x1880
   21d40:	add	lr, lr, #16
   21d44:	lsl	ip, r8, #25
   21d48:	eor	r7, r7, r5
   21d4c:	orr	ip, ip, r9, lsr #7
   21d50:	str	ip, [lr]
   21d54:	eor	r1, r1, r7
   21d58:	add	ip, sp, #6272	; 0x1880
   21d5c:	eor	r6, r6, r4
   21d60:	mov	r7, r1
   21d64:	add	ip, ip, #8
   21d68:	add	r1, sp, #6272	; 0x1880
   21d6c:	eor	r0, r0, r6
   21d70:	ldrd	sl, [ip]
   21d74:	mov	r6, r0
   21d78:	ldrd	r0, [r1]
   21d7c:	ldrd	r4, [sp, #16]
   21d80:	adds	r2, r2, r6
   21d84:	eor	r0, r0, sl
   21d88:	eor	r1, r1, fp
   21d8c:	ldrd	sl, [sp, #88]	; 0x58
   21d90:	adc	r3, r3, r7
   21d94:	ldrd	r6, [sp, #16]
   21d98:	orr	r4, r4, r8
   21d9c:	orr	r5, r5, r9
   21da0:	and	sl, sl, r4
   21da4:	and	fp, fp, r5
   21da8:	and	r6, r6, r8
   21dac:	and	r7, r7, r9
   21db0:	mov	r4, sl
   21db4:	mov	r5, fp
   21db8:	orr	r4, r4, r6
   21dbc:	ldrd	sl, [lr]
   21dc0:	orr	r5, r5, r7
   21dc4:	ldrd	r6, [sp, #152]	; 0x98
   21dc8:	eor	sl, sl, r0
   21dcc:	eor	fp, fp, r1
   21dd0:	adds	r6, r6, r2
   21dd4:	adc	r7, r7, r3
   21dd8:	mov	r0, sl
   21ddc:	mov	r1, fp
   21de0:	ldrd	sl, [sp, #184]	; 0xb8
   21de4:	strd	r6, [sp, #128]	; 0x80
   21de8:	add	r6, sp, #6272	; 0x1880
   21dec:	lsr	lr, sl, #19
   21df0:	add	r6, r6, #40	; 0x28
   21df4:	orr	lr, lr, fp, lsl #13
   21df8:	str	lr, [r6]
   21dfc:	lsr	ip, sl, #6
   21e00:	add	r6, sp, #6272	; 0x1880
   21e04:	str	ip, [sp, #1088]	; 0x440
   21e08:	add	r6, r6, #52	; 0x34
   21e0c:	lsl	ip, fp, #3
   21e10:	adds	r0, r0, r4
   21e14:	orr	ip, ip, sl, lsr #29
   21e18:	ldr	r7, [sp, #1088]	; 0x440
   21e1c:	adc	r1, r1, r5
   21e20:	mov	r4, sl
   21e24:	mov	r5, fp
   21e28:	str	ip, [r6]
   21e2c:	lsl	ip, sl, #3
   21e30:	adds	sl, r0, r2
   21e34:	orr	r7, r7, fp, lsl #26
   21e38:	lsr	lr, fp, #19
   21e3c:	adc	fp, r1, r3
   21e40:	mov	r3, r5
   21e44:	add	r1, sp, #6272	; 0x1880
   21e48:	add	r1, r1, #44	; 0x2c
   21e4c:	orr	lr, lr, r4, lsl #13
   21e50:	orr	ip, ip, r3, lsr #29
   21e54:	lsr	r3, r3, #6
   21e58:	str	lr, [r1]
   21e5c:	str	r3, [sp, #1092]	; 0x444
   21e60:	add	r1, sp, #6272	; 0x1880
   21e64:	add	r3, sp, #6272	; 0x1880
   21e68:	add	r1, r1, #48	; 0x30
   21e6c:	add	r3, r3, #40	; 0x28
   21e70:	str	ip, [r1]
   21e74:	ldrd	r2, [r3]
   21e78:	str	r7, [sp, #1088]	; 0x440
   21e7c:	ldrd	r6, [r1]
   21e80:	add	ip, sp, #7232	; 0x1c40
   21e84:	add	ip, ip, #16
   21e88:	eor	r2, r2, r6
   21e8c:	eor	r3, r3, r7
   21e90:	mov	r0, r2
   21e94:	mov	r1, r3
   21e98:	ldrd	r2, [sp, #56]	; 0x38
   21e9c:	ldrd	r4, [ip]
   21ea0:	ldrd	r6, [sp, #128]	; 0x80
   21ea4:	adds	r2, r2, r4
   21ea8:	adc	r3, r3, r5
   21eac:	mov	r5, r3
   21eb0:	add	r3, sp, #1088	; 0x440
   21eb4:	mov	r4, r2
   21eb8:	ldrd	r2, [r3]
   21ebc:	lsr	lr, r6, #14
   21ec0:	lsr	ip, r6, #18
   21ec4:	eor	r2, r2, r0
   21ec8:	eor	r3, r3, r1
   21ecc:	mov	r0, r2
   21ed0:	mov	r1, r3
   21ed4:	ldrd	r2, [sp, #80]	; 0x50
   21ed8:	adds	r2, r2, r4
   21edc:	mov	r4, r2
   21ee0:	add	r2, sp, #6272	; 0x1880
   21ee4:	adc	r3, r3, r5
   21ee8:	add	r2, r2, #56	; 0x38
   21eec:	mov	r5, r3
   21ef0:	orr	r3, lr, r7, lsl #18
   21ef4:	str	r3, [r2]
   21ef8:	add	r2, sp, #6336	; 0x18c0
   21efc:	orr	r3, ip, r7, lsl #14
   21f00:	str	r3, [r2]
   21f04:	add	r2, sp, #6336	; 0x18c0
   21f08:	lsr	ip, sl, #28
   21f0c:	add	r2, r2, #16
   21f10:	orr	r3, ip, fp, lsl #4
   21f14:	str	r3, [r2]
   21f18:	add	r2, sp, #6336	; 0x18c0
   21f1c:	lsl	ip, fp, #30
   21f20:	add	r2, r2, #28
   21f24:	orr	r3, ip, sl, lsr #2
   21f28:	str	r3, [r2]
   21f2c:	adds	r2, r4, r0
   21f30:	adc	r3, r5, r1
   21f34:	lsr	lr, r7, #14
   21f38:	strd	r2, [sp, #56]	; 0x38
   21f3c:	add	r2, sp, #6272	; 0x1880
   21f40:	add	r2, r2, #60	; 0x3c
   21f44:	orr	r3, lr, r6, lsl #18
   21f48:	str	r3, [r2]
   21f4c:	add	r2, sp, #6336	; 0x18c0
   21f50:	lsr	ip, r7, #18
   21f54:	add	r2, r2, #4
   21f58:	orr	r3, ip, r6, lsl #14
   21f5c:	str	r3, [r2]
   21f60:	add	r2, sp, #6336	; 0x18c0
   21f64:	lsr	r5, fp, #28
   21f68:	add	r2, r2, #20
   21f6c:	orr	r3, r5, sl, lsl #4
   21f70:	str	r3, [r2]
   21f74:	add	r2, sp, #6336	; 0x18c0
   21f78:	lsl	r4, sl, #30
   21f7c:	add	r2, r2, #24
   21f80:	orr	r3, r4, fp, lsr #2
   21f84:	str	r3, [r2]
   21f88:	ldrd	r4, [sp, #72]	; 0x48
   21f8c:	ldrd	r2, [sp, #136]	; 0x88
   21f90:	lsl	r0, r7, #23
   21f94:	lsl	r1, fp, #25
   21f98:	strd	r2, [sp, #48]	; 0x30
   21f9c:	eor	r2, r2, r4
   21fa0:	mov	r4, r2
   21fa4:	add	r2, sp, #6336	; 0x18c0
   21fa8:	eor	r3, r3, r5
   21fac:	add	r2, r2, #12
   21fb0:	mov	r5, r3
   21fb4:	orr	r3, r0, r6, lsr #9
   21fb8:	str	r3, [r2]
   21fbc:	add	r2, sp, #6336	; 0x18c0
   21fc0:	add	r2, r2, #36	; 0x24
   21fc4:	orr	r3, r1, sl, lsr #7
   21fc8:	str	r3, [r2]
   21fcc:	add	r1, pc, #44	; 0x2c
   21fd0:	ldrd	r0, [r1]
   21fd4:	ldrd	r2, [sp, #56]	; 0x38
   21fd8:	lsl	ip, r6, #23
   21fdc:	lsl	lr, sl, #25
   21fe0:	adds	r0, r0, r2
   21fe4:	adc	r1, r1, r3
   21fe8:	mov	r3, r1
   21fec:	mov	r1, r7
   21ff0:	b	22008 <dcngettext@plt+0x10fe0>
   21ff4:	nop			; (mov r0, r0)
   21ff8:	andsvc	r6, r7, #744	; 0x2e8
   21ffc:	ldrbteq	r6, [r0], sl, lsr #15
   22000:	sbcge	r9, r8, #10878976	; 0xa60000
   22004:	beq	1901720 <stdout@@GLIBC_2.4+0x18c45b4>
   22008:	mov	r2, r0
   2200c:	orr	ip, ip, r1, lsr #9
   22010:	add	r1, sp, #6336	; 0x18c0
   22014:	add	r1, r1, #8
   22018:	str	ip, [r1]
   2201c:	add	r1, sp, #6336	; 0x18c0
   22020:	add	r1, r1, #32
   22024:	orr	ip, lr, fp, lsr #7
   22028:	str	ip, [r1]
   2202c:	orr	r0, r8, sl
   22030:	orr	r1, r9, fp
   22034:	and	r7, r7, r5
   22038:	strd	r0, [sp, #152]	; 0x98
   2203c:	ldrd	r0, [sp, #32]
   22040:	and	r6, r6, r4
   22044:	add	ip, sp, #6336	; 0x18c0
   22048:	adds	r0, r0, r2
   2204c:	adc	r1, r1, r3
   22050:	mov	r2, r0
   22054:	mov	r3, r1
   22058:	ldrd	r0, [sp, #48]	; 0x30
   2205c:	eor	r1, r1, r7
   22060:	mov	r5, r1
   22064:	add	r1, sp, #6272	; 0x1880
   22068:	add	r1, r1, #56	; 0x38
   2206c:	eor	r0, r0, r6
   22070:	mov	r4, r0
   22074:	ldrd	r6, [ip]
   22078:	ldrd	r0, [r1]
   2207c:	eor	r0, r0, r6
   22080:	eor	r1, r1, r7
   22084:	ldrd	r6, [sp, #152]	; 0x98
   22088:	strd	r0, [sp, #48]	; 0x30
   2208c:	ldrd	r0, [sp, #16]
   22090:	and	r6, r6, r0
   22094:	mov	r0, r6
   22098:	and	r7, r7, r1
   2209c:	adds	r6, r2, r4
   220a0:	mov	r1, r7
   220a4:	adc	r7, r3, r5
   220a8:	add	r3, sp, #6336	; 0x18c0
   220ac:	add	r3, r3, #16
   220b0:	ldrd	r4, [r3]
   220b4:	add	r3, sp, #6336	; 0x18c0
   220b8:	add	r3, r3, #24
   220bc:	strd	r6, [sp, #32]
   220c0:	ldrd	r6, [r3]
   220c4:	add	r3, sp, #6336	; 0x18c0
   220c8:	add	r3, r3, #8
   220cc:	eor	r4, r4, r6
   220d0:	eor	r5, r5, r7
   220d4:	mov	r6, r4
   220d8:	mov	r7, r5
   220dc:	ldrd	r4, [r3]
   220e0:	ldrd	r2, [sp, #48]	; 0x30
   220e4:	eor	r5, r5, r3
   220e8:	add	r3, sp, #6336	; 0x18c0
   220ec:	add	r3, r3, #32
   220f0:	eor	r4, r4, r2
   220f4:	ldrd	r2, [r3]
   220f8:	strd	r4, [sp, #48]	; 0x30
   220fc:	ldrd	r4, [sp, #48]	; 0x30
   22100:	eor	r2, r2, r6
   22104:	eor	r3, r3, r7
   22108:	ldrd	r6, [sp, #200]	; 0xc8
   2210c:	strd	r2, [sp, #152]	; 0x98
   22110:	lsr	r3, r6, #6
   22114:	str	r3, [sp, #1104]	; 0x450
   22118:	ldrd	r2, [sp, #32]
   2211c:	adds	r2, r2, r4
   22120:	adc	r3, r3, r5
   22124:	and	r4, r8, sl
   22128:	and	r5, r9, fp
   2212c:	orr	r4, r4, r0
   22130:	orr	r5, r5, r1
   22134:	ldrd	r0, [sp, #152]	; 0x98
   22138:	adds	r0, r0, r4
   2213c:	adc	r1, r1, r5
   22140:	ldrd	r4, [sp, #88]	; 0x58
   22144:	strd	r0, [sp, #48]	; 0x30
   22148:	lsr	r0, r6, #19
   2214c:	orr	ip, r0, r7, lsl #13
   22150:	add	r0, sp, #6336	; 0x18c0
   22154:	add	r0, r0, #56	; 0x38
   22158:	lsl	r1, r7, #3
   2215c:	str	ip, [r0]
   22160:	lsr	ip, r7, #19
   22164:	str	ip, [sp, #152]	; 0x98
   22168:	orr	ip, r1, r6, lsr #29
   2216c:	add	r1, sp, #6400	; 0x1900
   22170:	add	r1, r1, #4
   22174:	str	ip, [r1]
   22178:	lsl	r1, r6, #3
   2217c:	str	r1, [sp, #200]	; 0xc8
   22180:	ldrd	r0, [sp, #48]	; 0x30
   22184:	adds	r4, r4, r2
   22188:	adc	r5, r5, r3
   2218c:	adds	r0, r0, r2
   22190:	adc	r1, r1, r3
   22194:	ldr	ip, [sp, #1104]	; 0x450
   22198:	strd	r0, [sp, #48]	; 0x30
   2219c:	add	r3, sp, #6336	; 0x18c0
   221a0:	ldr	r0, [sp, #152]	; 0x98
   221a4:	orr	ip, ip, r7, lsl #26
   221a8:	add	r3, r3, #60	; 0x3c
   221ac:	str	ip, [sp, #1104]	; 0x450
   221b0:	orr	ip, r0, r6, lsl #13
   221b4:	str	ip, [r3]
   221b8:	mov	r2, r6
   221bc:	mov	r3, r7
   221c0:	ldr	r1, [sp, #200]	; 0xc8
   221c4:	strd	r2, [sp, #200]	; 0xc8
   221c8:	lsr	r3, r7, #6
   221cc:	orr	ip, r1, r7, lsr #29
   221d0:	str	r3, [sp, #1108]	; 0x454
   221d4:	add	r1, sp, #6400	; 0x1900
   221d8:	add	r3, sp, #6336	; 0x18c0
   221dc:	add	r3, r3, #56	; 0x38
   221e0:	str	ip, [r1]
   221e4:	add	ip, sp, #7232	; 0x1c40
   221e8:	ldrd	r6, [r1]
   221ec:	ldrd	r2, [r3]
   221f0:	add	ip, ip, #24
   221f4:	strd	r4, [sp, #32]
   221f8:	ldrd	r0, [sp, #160]	; 0xa0
   221fc:	ldrd	r4, [ip]
   22200:	eor	r2, r2, r6
   22204:	eor	r3, r3, r7
   22208:	ldrd	r6, [sp, #32]
   2220c:	adds	r0, r0, r4
   22210:	adc	r1, r1, r5
   22214:	lsr	r4, r6, #18
   22218:	lsr	r5, r6, #14
   2221c:	ldrd	r6, [sp, #48]	; 0x30
   22220:	lsr	lr, r6, #28
   22224:	add	r6, sp, #1104	; 0x450
   22228:	lsl	ip, r7, #30
   2222c:	ldrd	r6, [r6]
   22230:	eor	r6, r6, r2
   22234:	eor	r7, r7, r3
   22238:	ldrd	r2, [sp, #24]
   2223c:	strd	r6, [sp, #88]	; 0x58
   22240:	ldrd	r6, [sp, #32]
   22244:	adds	r2, r2, r0
   22248:	mov	r0, r2
   2224c:	add	r2, sp, #6400	; 0x1900
   22250:	adc	r3, r3, r1
   22254:	add	r2, r2, #8
   22258:	mov	r1, r3
   2225c:	orr	r3, r5, r7, lsl #18
   22260:	str	r3, [r2]
   22264:	add	r2, sp, #6400	; 0x1900
   22268:	add	r2, r2, #16
   2226c:	orr	r3, r4, r7, lsl #14
   22270:	lsr	r5, r7, #14
   22274:	lsr	r4, r7, #18
   22278:	ldrd	r6, [sp, #48]	; 0x30
   2227c:	str	r3, [r2]
   22280:	add	r2, sp, #6400	; 0x1900
   22284:	add	r2, r2, #32
   22288:	orr	r3, lr, r7, lsl #4
   2228c:	str	r3, [r2]
   22290:	add	r2, sp, #6400	; 0x1900
   22294:	add	r2, r2, #44	; 0x2c
   22298:	orr	r3, ip, r6, lsr #2
   2229c:	str	r3, [r2]
   222a0:	ldrd	r2, [sp, #88]	; 0x58
   222a4:	lsl	ip, r6, #30
   222a8:	add	r6, sp, #6400	; 0x1900
   222ac:	adds	r2, r2, r0
   222b0:	adc	r3, r3, r1
   222b4:	ldrd	r0, [sp, #32]
   222b8:	add	r6, r6, #12
   222bc:	strd	r2, [sp, #208]	; 0xd0
   222c0:	orr	r5, r5, r0, lsl #18
   222c4:	str	r5, [r6]
   222c8:	orr	r5, r4, r0, lsl #14
   222cc:	add	r4, sp, #6400	; 0x1900
   222d0:	add	r4, r4, #20
   222d4:	lsr	lr, r7, #28
   222d8:	lsl	r3, r7, #25
   222dc:	str	r5, [r4]
   222e0:	ldrd	r6, [sp, #128]	; 0x80
   222e4:	ldrd	r4, [sp, #72]	; 0x48
   222e8:	lsl	r2, r1, #23
   222ec:	eor	r7, r7, r5
   222f0:	mov	r5, r7
   222f4:	eor	r6, r6, r4
   222f8:	ldr	r7, [sp, #48]	; 0x30
   222fc:	mov	r4, r6
   22300:	add	r6, sp, #6400	; 0x1900
   22304:	add	r6, r6, #36	; 0x24
   22308:	orr	lr, lr, r7, lsl #4
   2230c:	str	lr, [r6]
   22310:	ldrd	r6, [sp, #48]	; 0x30
   22314:	add	lr, sp, #6400	; 0x1900
   22318:	add	lr, lr, #40	; 0x28
   2231c:	orr	ip, ip, r7, lsr #2
   22320:	str	ip, [lr]
   22324:	orr	ip, r2, r0, lsr #9
   22328:	add	r2, sp, #6400	; 0x1900
   2232c:	add	r2, r2, #28
   22330:	str	ip, [r2]
   22334:	ldr	ip, [sp, #36]	; 0x24
   22338:	lsl	r0, r0, #23
   2233c:	add	r2, sp, #6400	; 0x1900
   22340:	orr	ip, r0, ip, lsr #9
   22344:	add	r0, sp, #6400	; 0x1900
   22348:	add	r0, r0, #24
   2234c:	lsl	r1, r6, #25
   22350:	add	r2, r2, #52	; 0x34
   22354:	orr	r3, r3, r6, lsr #7
   22358:	str	ip, [r0]
   2235c:	orr	ip, r1, r7, lsr #7
   22360:	add	r1, sp, #6400	; 0x1900
   22364:	str	r3, [r2]
   22368:	add	r1, r1, #48	; 0x30
   2236c:	ldrd	r2, [sp, #32]
   22370:	str	ip, [r1]
   22374:	ldrd	r0, [sp, #72]	; 0x48
   22378:	and	r2, r2, r4
   2237c:	and	r3, r3, r5
   22380:	mov	r4, r2
   22384:	mov	r5, r3
   22388:	eor	r0, r0, r4
   2238c:	eor	r1, r1, r5
   22390:	ldrd	r4, [sp, #56]	; 0x38
   22394:	strd	r0, [sp, #88]	; 0x58
   22398:	add	r1, sp, #7232	; 0x1c40
   2239c:	lsr	ip, r4, #6
   223a0:	orr	ip, ip, r5, lsl #26
   223a4:	add	r1, r1, #32
   223a8:	str	ip, [sp, #1120]	; 0x460
   223ac:	lsr	ip, r5, #6
   223b0:	str	ip, [sp, #1124]	; 0x464
   223b4:	ldrd	r4, [sp, #96]	; 0x60
   223b8:	ldrd	r0, [r1]
   223bc:	orr	r2, r6, sl
   223c0:	orr	r3, r7, fp
   223c4:	adds	r4, r4, r0
   223c8:	adc	r5, r5, r1
   223cc:	mov	r0, r4
   223d0:	mov	r1, r5
   223d4:	ldrd	r4, [sp, #64]	; 0x40
   223d8:	add	ip, sp, #6400	; 0x1900
   223dc:	add	ip, ip, #24
   223e0:	adds	r4, r4, r0
   223e4:	adc	r5, r5, r1
   223e8:	add	r1, sp, #6400	; 0x1900
   223ec:	add	r1, r1, #8
   223f0:	ldrd	r6, [r1]
   223f4:	add	r1, sp, #6400	; 0x1900
   223f8:	add	r1, r1, #16
   223fc:	strd	r4, [sp, #152]	; 0x98
   22400:	ldrd	r4, [r1]
   22404:	add	r1, sp, #6400	; 0x1900
   22408:	add	r1, r1, #32
   2240c:	eor	r6, r6, r4
   22410:	eor	r7, r7, r5
   22414:	ldrd	r4, [ip]
   22418:	add	ip, sp, #6400	; 0x1900
   2241c:	add	ip, ip, #48	; 0x30
   22420:	eor	r4, r4, r6
   22424:	eor	r5, r5, r7
   22428:	ldrd	r6, [r1]
   2242c:	add	r1, sp, #6400	; 0x1900
   22430:	add	r1, r1, #40	; 0x28
   22434:	strd	r4, [sp, #96]	; 0x60
   22438:	ldrd	r4, [r1]
   2243c:	and	r2, r2, r8
   22440:	and	r3, r3, r9
   22444:	eor	r6, r6, r4
   22448:	eor	r7, r7, r5
   2244c:	ldrd	r4, [sp, #48]	; 0x30
   22450:	mov	r0, r6
   22454:	mov	r1, r7
   22458:	ldrd	r6, [ip]
   2245c:	and	r4, r4, sl
   22460:	and	r5, r5, fp
   22464:	eor	r6, r6, r0
   22468:	orr	r4, r4, r2
   2246c:	adds	r2, r4, r6
   22470:	eor	r7, r7, r1
   22474:	orr	r5, r5, r3
   22478:	ldrd	r0, [sp, #56]	; 0x38
   2247c:	adc	r3, r5, r7
   22480:	ldrd	r4, [sp, #208]	; 0xd0
   22484:	strd	r2, [sp, #160]	; 0xa0
   22488:	add	r2, sp, #6464	; 0x1940
   2248c:	lsr	r3, r0, #19
   22490:	add	r2, r2, #8
   22494:	orr	r3, r3, r1, lsl #13
   22498:	str	r3, [r2]
   2249c:	add	r2, sp, #6464	; 0x1940
   224a0:	lsl	r3, r1, #3
   224a4:	add	r2, r2, #20
   224a8:	orr	r3, r3, r0, lsr #29
   224ac:	str	r3, [r2]
   224b0:	add	r2, sp, #6464	; 0x1940
   224b4:	lsr	r3, r1, #19
   224b8:	add	r2, r2, #12
   224bc:	orr	r3, r3, r0, lsl #13
   224c0:	str	r3, [r2]
   224c4:	add	r2, sp, #6464	; 0x1940
   224c8:	lsl	r3, r0, #3
   224cc:	add	r2, r2, #16
   224d0:	orr	r3, r3, r1, lsr #29
   224d4:	lsr	ip, r4, #6
   224d8:	str	r3, [r2]
   224dc:	orr	r3, ip, r5, lsl #26
   224e0:	str	r3, [sp, #1136]	; 0x470
   224e4:	add	r3, sp, #6464	; 0x1940
   224e8:	add	r3, r3, #8
   224ec:	ldrd	r6, [r3]
   224f0:	ldrd	r2, [r2]
   224f4:	add	r1, sp, #1120	; 0x460
   224f8:	eor	r6, r6, r2
   224fc:	eor	r7, r7, r3
   22500:	mov	r2, r6
   22504:	mov	r3, r7
   22508:	ldrd	r6, [r1]
   2250c:	ldrd	r0, [sp, #152]	; 0x98
   22510:	eor	r6, r6, r2
   22514:	adds	r0, r0, r6
   22518:	eor	r7, r7, r3
   2251c:	lsr	r3, r5, #6
   22520:	mov	r6, r4
   22524:	adc	r1, r1, r7
   22528:	str	r3, [sp, #1140]	; 0x474
   2252c:	mov	r7, r5
   22530:	ldrd	r2, [sp, #32]
   22534:	ldrd	r4, [sp, #128]	; 0x80
   22538:	eor	r4, r4, r2
   2253c:	eor	r5, r5, r3
   22540:	mov	r2, r4
   22544:	mov	r3, r5
   22548:	mov	r4, r6
   2254c:	strd	r2, [sp, #216]	; 0xd8
   22550:	add	r2, sp, #6528	; 0x1980
   22554:	lsr	r3, r6, #19
   22558:	add	r2, r2, #24
   2255c:	orr	r3, r3, r7, lsl #13
   22560:	str	r3, [r2]
   22564:	add	r2, sp, #6528	; 0x1980
   22568:	lsl	r3, r7, #3
   2256c:	add	r2, r2, #36	; 0x24
   22570:	orr	r3, r3, r6, lsr #29
   22574:	str	r3, [r2]
   22578:	lsr	r3, r0, #6
   2257c:	add	r2, sp, #6528	; 0x1980
   22580:	str	r3, [sp, #1152]	; 0x480
   22584:	add	r2, r2, #28
   22588:	lsr	r3, r7, #19
   2258c:	orr	r3, r3, r6, lsl #13
   22590:	str	r3, [r2]
   22594:	add	r2, sp, #6528	; 0x1980
   22598:	lsl	r3, r6, #3
   2259c:	add	r2, r2, #32
   225a0:	orr	r3, r3, r7, lsr #29
   225a4:	str	r3, [r2]
   225a8:	ldr	r3, [sp, #1152]	; 0x480
   225ac:	strd	r0, [sp, #152]	; 0x98
   225b0:	orr	r3, r3, r1, lsl #26
   225b4:	str	r3, [sp, #1152]	; 0x480
   225b8:	lsr	r3, r1, #6
   225bc:	str	r3, [sp, #1156]	; 0x484
   225c0:	add	r3, sp, #6528	; 0x1980
   225c4:	add	r3, r3, #24
   225c8:	add	r1, sp, #1136	; 0x470
   225cc:	mov	r5, r7
   225d0:	ldrd	r6, [r3]
   225d4:	ldrd	r2, [r2]
   225d8:	ldrd	r0, [r1]
   225dc:	eor	r6, r6, r2
   225e0:	eor	r7, r7, r3
   225e4:	eor	r0, r0, r6
   225e8:	eor	r1, r1, r7
   225ec:	add	r2, sp, #6592	; 0x19c0
   225f0:	strd	r0, [sp, #224]	; 0xe0
   225f4:	ldrd	r0, [sp, #152]	; 0x98
   225f8:	add	r2, r2, #40	; 0x28
   225fc:	lsr	r3, r0, #19
   22600:	orr	r3, r3, r1, lsl #13
   22604:	str	r3, [r2]
   22608:	add	r2, sp, #6592	; 0x19c0
   2260c:	lsl	r3, r1, #3
   22610:	add	r2, r2, #52	; 0x34
   22614:	orr	r3, r3, r0, lsr #29
   22618:	str	r3, [r2]
   2261c:	add	r2, sp, #6592	; 0x19c0
   22620:	lsr	r3, r1, #19
   22624:	add	r2, r2, #44	; 0x2c
   22628:	orr	r3, r3, r0, lsl #13
   2262c:	str	r3, [r2]
   22630:	add	r2, sp, #6592	; 0x19c0
   22634:	lsl	r3, r0, #3
   22638:	add	r2, r2, #48	; 0x30
   2263c:	orr	r3, r3, r1, lsr #29
   22640:	str	r3, [r2]
   22644:	add	r3, sp, #6592	; 0x19c0
   22648:	add	r3, r3, #40	; 0x28
   2264c:	add	r1, sp, #1152	; 0x480
   22650:	ldrd	r6, [r3]
   22654:	ldrd	r2, [r2]
   22658:	ldrd	r0, [r1]
   2265c:	eor	r6, r6, r2
   22660:	eor	r7, r7, r3
   22664:	add	r3, sp, #7168	; 0x1c00
   22668:	eor	r0, r0, r6
   2266c:	eor	r1, r1, r7
   22670:	add	r3, r3, #40	; 0x28
   22674:	strd	r0, [r3]
   22678:	ldrd	r0, [sp, #112]	; 0x70
   2267c:	add	r2, sp, #6656	; 0x1a00
   22680:	add	r2, r2, #40	; 0x28
   22684:	lsr	r3, r0, #1
   22688:	orr	r3, r3, r1, lsl #31
   2268c:	str	r3, [r2]
   22690:	add	r2, sp, #6656	; 0x1a00
   22694:	lsr	r3, r0, #8
   22698:	add	r2, r2, #48	; 0x30
   2269c:	orr	r3, r3, r1, lsl #24
   226a0:	str	r3, [r2]
   226a4:	add	r2, sp, #6656	; 0x1a00
   226a8:	lsr	r3, r1, #1
   226ac:	add	r2, r2, #44	; 0x2c
   226b0:	orr	r3, r3, r0, lsl #31
   226b4:	str	r3, [r2]
   226b8:	add	r2, sp, #6656	; 0x1a00
   226bc:	lsr	r3, r1, #8
   226c0:	add	r2, r2, #52	; 0x34
   226c4:	orr	r3, r3, r0, lsl #24
   226c8:	str	r3, [r2]
   226cc:	add	r3, sp, #6656	; 0x1a00
   226d0:	add	r3, r3, #40	; 0x28
   226d4:	ldrd	r6, [r3]
   226d8:	add	r3, sp, #6656	; 0x1a00
   226dc:	add	r3, r3, #48	; 0x30
   226e0:	ldrd	r2, [r3]
   226e4:	eor	r7, r7, r3
   226e8:	add	r3, sp, #1152	; 0x480
   226ec:	add	r3, r3, #8
   226f0:	eor	r6, r6, r2
   226f4:	mov	r0, r6
   226f8:	mov	r1, r7
   226fc:	ldrd	r6, [r3]
   22700:	add	r3, sp, #7168	; 0x1c00
   22704:	add	r3, r3, #48	; 0x30
   22708:	eor	r6, r6, r0
   2270c:	eor	r7, r7, r1
   22710:	ldrd	r0, [sp, #104]	; 0x68
   22714:	add	r2, sp, #6720	; 0x1a40
   22718:	strd	r6, [r3]
   2271c:	add	r2, r2, #56	; 0x38
   22720:	lsr	r3, r0, #1
   22724:	orr	r3, r3, r1, lsl #31
   22728:	str	r3, [r2]
   2272c:	lsr	r3, r0, #8
   22730:	add	r2, sp, #6784	; 0x1a80
   22734:	orr	r3, r3, r1, lsl #24
   22738:	str	r3, [r2]
   2273c:	add	r2, sp, #6720	; 0x1a40
   22740:	lsr	r3, r1, #1
   22744:	add	r2, r2, #60	; 0x3c
   22748:	orr	r3, r3, r0, lsl #31
   2274c:	str	r3, [r2]
   22750:	add	r2, sp, #6784	; 0x1a80
   22754:	lsr	r3, r1, #8
   22758:	add	r2, r2, #4
   2275c:	orr	r3, r3, r0, lsl #24
   22760:	str	r3, [r2]
   22764:	add	r3, sp, #6720	; 0x1a40
   22768:	add	r3, r3, #56	; 0x38
   2276c:	ldrd	r6, [r3]
   22770:	add	r3, sp, #6784	; 0x1a80
   22774:	ldrd	r2, [r3]
   22778:	eor	r7, r7, r3
   2277c:	add	r3, sp, #1168	; 0x490
   22780:	add	r3, r3, #8
   22784:	eor	r6, r6, r2
   22788:	mov	r0, r6
   2278c:	mov	r1, r7
   22790:	ldrd	r6, [r3]
   22794:	add	r3, sp, #7168	; 0x1c00
   22798:	add	r3, r3, #56	; 0x38
   2279c:	eor	r6, r6, r0
   227a0:	eor	r7, r7, r1
   227a4:	ldrd	r0, [sp, #40]	; 0x28
   227a8:	add	r2, sp, #6848	; 0x1ac0
   227ac:	strd	r6, [r3]
   227b0:	add	r2, r2, #8
   227b4:	lsr	r3, r0, #1
   227b8:	orr	r3, r3, r1, lsl #31
   227bc:	str	r3, [r2]
   227c0:	add	r2, sp, #6848	; 0x1ac0
   227c4:	lsr	r3, r0, #8
   227c8:	add	r2, r2, #16
   227cc:	orr	r3, r3, r1, lsl #24
   227d0:	str	r3, [r2]
   227d4:	add	r2, sp, #6848	; 0x1ac0
   227d8:	lsr	r3, r1, #1
   227dc:	add	r2, r2, #12
   227e0:	orr	r3, r3, r0, lsl #31
   227e4:	str	r3, [r2]
   227e8:	add	r2, sp, #6848	; 0x1ac0
   227ec:	lsr	r3, r1, #8
   227f0:	add	r2, r2, #20
   227f4:	orr	r3, r3, r0, lsl #24
   227f8:	str	r3, [r2]
   227fc:	ldrd	r2, [sp, #24]
   22800:	lsr	ip, r2, #7
   22804:	orr	ip, ip, r3, lsl #25
   22808:	lsr	r3, r3, #7
   2280c:	str	r3, [sp, #1228]	; 0x4cc
   22810:	add	r3, sp, #6848	; 0x1ac0
   22814:	add	r3, r3, #8
   22818:	ldrd	r6, [r3]
   2281c:	add	r3, sp, #6848	; 0x1ac0
   22820:	add	r3, r3, #16
   22824:	ldrd	r0, [r3]
   22828:	add	r3, sp, #1184	; 0x4a0
   2282c:	add	r3, r3, #8
   22830:	eor	r6, r6, r0
   22834:	eor	r7, r7, r1
   22838:	mov	r0, r6
   2283c:	mov	r1, r7
   22840:	ldrd	r6, [r3]
   22844:	add	r3, sp, #7232	; 0x1c40
   22848:	add	r2, sp, #6912	; 0x1b00
   2284c:	eor	r6, r6, r0
   22850:	eor	r7, r7, r1
   22854:	ldrd	r0, [sp, #64]	; 0x40
   22858:	strd	r6, [r3]
   2285c:	ldrd	r6, [sp, #80]	; 0x50
   22860:	lsr	r3, r0, #7
   22864:	str	r3, [sp, #1240]	; 0x4d8
   22868:	add	r2, r2, #24
   2286c:	lsr	r3, r6, #1
   22870:	orr	r3, r3, r7, lsl #31
   22874:	str	r3, [r2]
   22878:	add	r2, sp, #6912	; 0x1b00
   2287c:	lsr	r3, r6, #8
   22880:	add	r2, r2, #32
   22884:	orr	r3, r3, r7, lsl #24
   22888:	str	r3, [r2]
   2288c:	ldr	r3, [sp, #1240]	; 0x4d8
   22890:	add	r2, sp, #6912	; 0x1b00
   22894:	orr	r3, r3, r1, lsl #25
   22898:	str	r3, [sp, #1240]	; 0x4d8
   2289c:	add	r2, r2, #28
   228a0:	lsr	r3, r7, #1
   228a4:	orr	r3, r3, r6, lsl #31
   228a8:	str	r3, [r2]
   228ac:	add	r2, sp, #6912	; 0x1b00
   228b0:	lsr	r3, r7, #8
   228b4:	add	r2, r2, #36	; 0x24
   228b8:	orr	r3, r3, r6, lsl #24
   228bc:	str	r3, [r2]
   228c0:	lsr	r3, r1, #7
   228c4:	str	r3, [sp, #1244]	; 0x4dc
   228c8:	add	r3, pc, #872	; 0x368
   228cc:	ldrd	r2, [r3]
   228d0:	ldr	r1, [sp, #12]
   228d4:	str	ip, [sp, #1224]	; 0x4c8
   228d8:	adds	r0, r4, r2
   228dc:	add	r1, r1, #128	; 0x80
   228e0:	str	r1, [sp, #12]
   228e4:	adc	r1, r5, r3
   228e8:	mov	r2, r0
   228ec:	mov	r3, r1
   228f0:	ldrd	r0, [sp, #136]	; 0x88
   228f4:	add	ip, sp, #6464	; 0x1940
   228f8:	add	ip, ip, #32
   228fc:	adds	r0, r0, r2
   22900:	adc	r1, r1, r3
   22904:	mov	r2, r0
   22908:	mov	r3, r1
   2290c:	ldrd	r0, [sp, #88]	; 0x58
   22910:	adds	r0, r0, r2
   22914:	adc	r1, r1, r3
   22918:	ldrd	r2, [sp, #96]	; 0x60
   2291c:	adds	r2, r2, r0
   22920:	adc	r3, r3, r1
   22924:	mov	r0, r2
   22928:	mov	r1, r3
   2292c:	ldrd	r2, [sp, #16]
   22930:	adds	r2, r2, r0
   22934:	adc	r3, r3, r1
   22938:	mov	r6, r2
   2293c:	mov	r7, r3
   22940:	ldrd	r2, [sp, #160]	; 0xa0
   22944:	adds	r2, r2, r0
   22948:	mov	r4, r2
   2294c:	lsr	r2, r6, #14
   22950:	orr	lr, r2, r7, lsl #18
   22954:	add	r2, sp, #6464	; 0x1940
   22958:	adc	r3, r3, r1
   2295c:	add	r2, r2, #24
   22960:	mov	r5, r3
   22964:	lsr	r3, r6, #18
   22968:	str	lr, [r2]
   2296c:	orr	r3, r3, r7, lsl #14
   22970:	lsr	r2, r7, #14
   22974:	str	r3, [ip]
   22978:	orr	lr, r2, r6, lsl #18
   2297c:	add	ip, sp, #6464	; 0x1940
   22980:	add	r2, sp, #6464	; 0x1940
   22984:	lsr	r3, r4, #28
   22988:	add	ip, ip, #48	; 0x30
   2298c:	add	r2, r2, #28
   22990:	orr	r3, r3, r5, lsl #4
   22994:	str	r3, [ip]
   22998:	str	lr, [r2]
   2299c:	add	ip, sp, #6464	; 0x1940
   229a0:	lsr	r2, r5, #28
   229a4:	orr	lr, r2, r4, lsl #4
   229a8:	lsl	r3, r5, #30
   229ac:	add	ip, ip, #60	; 0x3c
   229b0:	add	r2, sp, #6464	; 0x1940
   229b4:	orr	r3, r3, r4, lsr #2
   229b8:	add	r2, r2, #52	; 0x34
   229bc:	str	r3, [ip]
   229c0:	add	ip, sp, #6464	; 0x1940
   229c4:	str	lr, [r2]
   229c8:	lsr	r3, r7, #18
   229cc:	lsl	r2, r7, #23
   229d0:	add	ip, ip, #36	; 0x24
   229d4:	orr	lr, r2, r6, lsr #9
   229d8:	orr	r3, r3, r6, lsl #14
   229dc:	add	r2, sp, #6464	; 0x1940
   229e0:	str	r3, [ip]
   229e4:	add	r2, r2, #44	; 0x2c
   229e8:	add	ip, sp, #6464	; 0x1940
   229ec:	lsl	r3, r4, #30
   229f0:	add	ip, ip, #56	; 0x38
   229f4:	str	lr, [r2]
   229f8:	orr	r3, r3, r5, lsr #2
   229fc:	add	r2, sp, #6528	; 0x1980
   22a00:	str	r3, [ip]
   22a04:	add	r2, r2, #4
   22a08:	lsl	r3, r5, #25
   22a0c:	orr	r3, r3, r4, lsr #7
   22a10:	add	r1, pc, #552	; 0x228
   22a14:	ldrd	r0, [r1]
   22a18:	str	r3, [r2]
   22a1c:	ldrd	r2, [sp, #152]	; 0x98
   22a20:	strd	r6, [sp, #88]	; 0x58
   22a24:	lsl	lr, r6, #23
   22a28:	adds	r2, r2, r0
   22a2c:	adc	r3, r3, r1
   22a30:	ldrd	r0, [sp, #88]	; 0x58
   22a34:	strd	r2, [sp, #16]
   22a38:	ldrd	r2, [sp, #216]	; 0xd8
   22a3c:	orr	lr, lr, r1, lsr #9
   22a40:	lsl	ip, r4, #25
   22a44:	and	r3, r3, r1
   22a48:	add	r1, sp, #6464	; 0x1940
   22a4c:	add	r1, r1, #40	; 0x28
   22a50:	and	r2, r2, r0
   22a54:	str	lr, [r1]
   22a58:	mov	r0, r4
   22a5c:	mov	r1, r5
   22a60:	orr	lr, ip, r5, lsr #7
   22a64:	ldrd	r4, [sp, #48]	; 0x30
   22a68:	strd	r0, [sp, #96]	; 0x60
   22a6c:	add	ip, sp, #6528	; 0x1980
   22a70:	orr	r4, r4, r0
   22a74:	orr	r5, r5, r1
   22a78:	ldrd	r0, [sp, #16]
   22a7c:	strd	r4, [sp, #136]	; 0x88
   22a80:	ldrd	r4, [sp, #72]	; 0x48
   22a84:	str	lr, [ip]
   22a88:	add	ip, sp, #6464	; 0x1940
   22a8c:	adds	r0, r0, r4
   22a90:	adc	r1, r1, r5
   22a94:	ldrd	r4, [sp, #128]	; 0x80
   22a98:	add	ip, ip, #24
   22a9c:	eor	r4, r4, r2
   22aa0:	eor	r5, r5, r3
   22aa4:	mov	r2, r4
   22aa8:	mov	r3, r5
   22aac:	ldrd	r4, [ip]
   22ab0:	add	ip, sp, #6464	; 0x1940
   22ab4:	add	ip, ip, #32
   22ab8:	ldrd	r6, [ip]
   22abc:	adds	r2, r2, r0
   22ac0:	adc	r3, r3, r1
   22ac4:	eor	r4, r4, r6
   22ac8:	eor	r5, r5, r7
   22acc:	mov	r6, r4
   22ad0:	mov	r7, r5
   22ad4:	ldrd	r4, [sp, #136]	; 0x88
   22ad8:	add	r1, sp, #6464	; 0x1940
   22adc:	add	r1, r1, #48	; 0x30
   22ae0:	and	r4, r4, sl
   22ae4:	and	r5, r5, fp
   22ae8:	add	ip, sp, #6464	; 0x1940
   22aec:	strd	r4, [sp, #16]
   22af0:	ldrd	r4, [r1]
   22af4:	add	r1, sp, #6464	; 0x1940
   22af8:	add	r1, r1, #56	; 0x38
   22afc:	add	ip, ip, #40	; 0x28
   22b00:	ldrd	r0, [r1]
   22b04:	eor	r4, r4, r0
   22b08:	eor	r5, r5, r1
   22b0c:	mov	r0, r4
   22b10:	mov	r1, r5
   22b14:	ldrd	r4, [ip]
   22b18:	add	ip, sp, #6528	; 0x1980
   22b1c:	eor	r4, r4, r6
   22b20:	eor	r5, r5, r7
   22b24:	ldrd	r6, [ip]
   22b28:	adds	r4, r4, r2
   22b2c:	adc	r5, r5, r3
   22b30:	mov	r2, r4
   22b34:	mov	r3, r5
   22b38:	eor	r6, r6, r0
   22b3c:	eor	r7, r7, r1
   22b40:	ldrd	r4, [sp, #96]	; 0x60
   22b44:	ldrd	r0, [sp, #48]	; 0x30
   22b48:	and	r0, r0, r4
   22b4c:	and	r1, r1, r5
   22b50:	ldrd	r4, [sp, #16]
   22b54:	orr	r4, r4, r0
   22b58:	adds	r0, r6, r4
   22b5c:	orr	r5, r5, r1
   22b60:	adc	r1, r7, r5
   22b64:	adds	r6, r8, r2
   22b68:	adc	r7, r9, r3
   22b6c:	adds	r8, r0, r2
   22b70:	adc	r9, r1, r3
   22b74:	add	r3, sp, #7232	; 0x1c40
   22b78:	add	r3, r3, #40	; 0x28
   22b7c:	ldrd	r4, [sp, #168]	; 0xa8
   22b80:	ldrd	r2, [r3]
   22b84:	strd	r6, [sp, #16]
   22b88:	mov	r6, r8
   22b8c:	mov	r7, r9
   22b90:	ldrd	r8, [sp, #120]	; 0x78
   22b94:	adds	r4, r4, r2
   22b98:	adc	r5, r5, r3
   22b9c:	mov	r0, r4
   22ba0:	adds	r8, r8, r0
   22ba4:	mov	r1, r5
   22ba8:	adc	r9, r9, r1
   22bac:	ldr	r3, [sp, #16]
   22bb0:	strd	r8, [sp, #72]	; 0x48
   22bb4:	ldrd	r8, [sp, #16]
   22bb8:	add	r1, sp, #6528	; 0x1980
   22bbc:	add	r1, r1, #40	; 0x28
   22bc0:	lsr	r3, r3, #14
   22bc4:	lsr	r2, r8, #18
   22bc8:	orr	r3, r3, r9, lsl #18
   22bcc:	str	r3, [r1]
   22bd0:	orr	r3, r2, r9, lsl #14
   22bd4:	add	r2, sp, #6528	; 0x1980
   22bd8:	add	r2, r2, #48	; 0x30
   22bdc:	str	r3, [r2]
   22be0:	lsr	r3, r6, #28
   22be4:	add	r2, sp, #6592	; 0x19c0
   22be8:	orr	r3, r3, r7, lsl #4
   22bec:	str	r3, [r2]
   22bf0:	add	r2, sp, #6592	; 0x19c0
   22bf4:	lsl	r3, r7, #30
   22bf8:	add	r2, r2, #12
   22bfc:	orr	r3, r3, r6, lsr #2
   22c00:	str	r3, [r2]
   22c04:	lsr	r0, r9, #14
   22c08:	lsr	r1, r9, #18
   22c0c:	ldrd	r2, [sp, #224]	; 0xe0
   22c10:	ldrd	r8, [sp, #72]	; 0x48
   22c14:	add	r5, pc, #44	; 0x2c
   22c18:	ldrd	r4, [r5]
   22c1c:	ldr	ip, [sp, #20]
   22c20:	adds	r2, r2, r8
   22c24:	adc	r3, r3, r9
   22c28:	mov	r8, r6
   22c2c:	mov	r9, r7
   22c30:	b	22c58 <dcngettext@plt+0x11c30>
   22c34:	nop			; (mov r0, r0)
   22c38:	cdplt	13, 15, cr0, cr9, cr14, {5}
   22c3c:	teqne	pc, r4, lsl #16
   22c40:	tstne	ip, #7077888	; 0x6c0000
   22c44:	blne	1c65920 <stdout@@GLIBC_2.4+0x1c287b4>
   22c48:	movwcs	r7, #19844	; 0x4d84
   22c4c:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   22c50:	smullmi	r2, r7, r3, r4
   22c54:	sbccc	sl, sl, #125952	; 0x1ec00
   22c58:	strd	r2, [sp, #160]	; 0xa0
   22c5c:	lsr	r2, r7, #28
   22c60:	lsl	r3, r6, #30
   22c64:	ldrd	r6, [sp, #16]
   22c68:	orr	r3, r3, r9, lsr #2
   22c6c:	orr	lr, r0, r6, lsl #18
   22c70:	add	r0, sp, #6528	; 0x1980
   22c74:	add	r0, r0, #44	; 0x2c
   22c78:	str	lr, [r0]
   22c7c:	orr	lr, r1, r6, lsl #14
   22c80:	add	r1, sp, #6528	; 0x1980
   22c84:	add	r1, r1, #52	; 0x34
   22c88:	str	lr, [r1]
   22c8c:	orr	lr, r2, r8, lsl #4
   22c90:	add	r2, sp, #6592	; 0x19c0
   22c94:	add	r2, r2, #4
   22c98:	str	lr, [r2]
   22c9c:	add	r2, sp, #6592	; 0x19c0
   22ca0:	add	r2, r2, #8
   22ca4:	mov	r6, r8
   22ca8:	lsl	r0, r7, #23
   22cac:	lsl	r1, r9, #25
   22cb0:	mov	r7, r9
   22cb4:	str	r3, [r2]
   22cb8:	ldrd	r8, [sp, #88]	; 0x58
   22cbc:	ldrd	r2, [sp, #32]
   22cc0:	strd	r6, [sp, #72]	; 0x48
   22cc4:	eor	r2, r2, r8
   22cc8:	eor	r3, r3, r9
   22ccc:	ldrd	r8, [sp, #16]
   22cd0:	orr	lr, r0, r8, lsr #9
   22cd4:	add	r0, sp, #6528	; 0x1980
   22cd8:	add	r0, r0, #60	; 0x3c
   22cdc:	str	lr, [r0]
   22ce0:	lsl	r0, r8, #23
   22ce4:	ldrd	r8, [sp, #160]	; 0xa0
   22ce8:	orr	lr, r1, r6, lsr #7
   22cec:	add	r1, sp, #6592	; 0x19c0
   22cf0:	adds	r8, r8, r4
   22cf4:	adc	r9, r9, r5
   22cf8:	add	r1, r1, #20
   22cfc:	mov	r4, r8
   22d00:	mov	r5, r9
   22d04:	ldrd	r8, [sp, #16]
   22d08:	str	lr, [r1]
   22d0c:	orr	lr, r0, ip, lsr #9
   22d10:	add	r0, sp, #6528	; 0x1980
   22d14:	add	r0, r0, #56	; 0x38
   22d18:	lsl	r1, r6, #25
   22d1c:	and	r8, r8, r2
   22d20:	and	r9, r9, r3
   22d24:	mov	r2, r8
   22d28:	mov	r3, r9
   22d2c:	str	lr, [r0]
   22d30:	ldrd	r8, [sp, #96]	; 0x60
   22d34:	orr	lr, r1, r7, lsr #7
   22d38:	add	r1, sp, #6592	; 0x19c0
   22d3c:	add	r1, r1, #16
   22d40:	orr	r8, r8, r6
   22d44:	str	lr, [r1]
   22d48:	orr	r9, r9, r7
   22d4c:	ldrd	r6, [sp, #128]	; 0x80
   22d50:	add	ip, sp, #6528	; 0x1980
   22d54:	add	ip, ip, #40	; 0x28
   22d58:	adds	r6, r6, r4
   22d5c:	adc	r7, r7, r5
   22d60:	mov	r4, r6
   22d64:	mov	r5, r7
   22d68:	ldrd	r6, [sp, #32]
   22d6c:	mov	r0, r8
   22d70:	mov	r1, r9
   22d74:	eor	r6, r6, r2
   22d78:	eor	r7, r7, r3
   22d7c:	mov	r2, r6
   22d80:	mov	r3, r7
   22d84:	ldrd	r6, [ip]
   22d88:	add	ip, sp, #6528	; 0x1980
   22d8c:	add	ip, ip, #48	; 0x30
   22d90:	ldrd	r8, [ip]
   22d94:	add	ip, sp, #6592	; 0x19c0
   22d98:	adds	r2, r2, r4
   22d9c:	eor	r6, r6, r8
   22da0:	eor	r7, r7, r9
   22da4:	ldrd	r8, [sp, #48]	; 0x30
   22da8:	adc	r3, r3, r5
   22dac:	ldrd	r4, [ip]
   22db0:	add	ip, sp, #6592	; 0x19c0
   22db4:	add	ip, ip, #8
   22db8:	and	r8, r8, r0
   22dbc:	and	r9, r9, r1
   22dc0:	mov	r0, r8
   22dc4:	mov	r1, r9
   22dc8:	ldrd	r8, [ip]
   22dcc:	add	ip, sp, #6528	; 0x1980
   22dd0:	add	ip, ip, #56	; 0x38
   22dd4:	eor	r4, r4, r8
   22dd8:	eor	r5, r5, r9
   22ddc:	ldrd	r8, [ip]
   22de0:	add	ip, sp, #6592	; 0x19c0
   22de4:	add	ip, ip, #16
   22de8:	eor	r8, r8, r6
   22dec:	eor	r9, r9, r7
   22df0:	mov	r6, r8
   22df4:	mov	r7, r9
   22df8:	ldrd	r8, [ip]
   22dfc:	adds	r6, r6, r2
   22e00:	adc	r7, r7, r3
   22e04:	eor	r8, r8, r4
   22e08:	eor	r9, r9, r5
   22e0c:	ldrd	r2, [sp, #96]	; 0x60
   22e10:	mov	r4, r8
   22e14:	mov	r5, r9
   22e18:	ldrd	r8, [sp, #72]	; 0x48
   22e1c:	and	r2, r2, r8
   22e20:	and	r3, r3, r9
   22e24:	orr	r0, r0, r2
   22e28:	adds	r4, r4, r0
   22e2c:	orr	r1, r1, r3
   22e30:	adc	r5, r5, r1
   22e34:	adds	r2, sl, r6
   22e38:	adc	r3, fp, r7
   22e3c:	mov	sl, r2
   22e40:	adds	r2, r4, r6
   22e44:	mov	fp, r3
   22e48:	adc	r3, r5, r7
   22e4c:	mov	r9, r3
   22e50:	add	r3, sp, #7232	; 0x1c40
   22e54:	add	r3, r3, #48	; 0x30
   22e58:	ldrd	r6, [sp, #192]	; 0xc0
   22e5c:	ldrd	r4, [r3]
   22e60:	lsr	r1, sl, #14
   22e64:	mov	r8, r2
   22e68:	adds	r6, r6, r4
   22e6c:	adc	r7, r7, r5
   22e70:	mov	r3, r7
   22e74:	mov	r7, fp
   22e78:	mov	r2, r6
   22e7c:	orr	lr, r1, r7, lsl #18
   22e80:	add	r1, sp, #6592	; 0x19c0
   22e84:	mov	r6, sl
   22e88:	add	r1, r1, #56	; 0x38
   22e8c:	lsr	ip, r6, #18
   22e90:	str	lr, [r1]
   22e94:	add	r1, sp, #6656	; 0x1a00
   22e98:	orr	lr, ip, r7, lsl #14
   22e9c:	str	lr, [r1]
   22ea0:	lsr	r1, r8, #28
   22ea4:	orr	lr, r1, r9, lsl #4
   22ea8:	add	r1, sp, #6656	; 0x1a00
   22eac:	ldrd	sl, [sp, #176]	; 0xb0
   22eb0:	add	r1, r1, #16
   22eb4:	str	lr, [r1]
   22eb8:	lsl	r1, r9, #30
   22ebc:	adds	sl, sl, r2
   22ec0:	orr	lr, r1, r8, lsr #2
   22ec4:	add	r1, sp, #6656	; 0x1a00
   22ec8:	mov	r2, sl
   22ecc:	add	r1, r1, #28
   22ed0:	mov	sl, r6
   22ed4:	lsr	r0, r7, #14
   22ed8:	add	ip, sp, #7168	; 0x1c00
   22edc:	str	lr, [r1]
   22ee0:	add	ip, ip, #40	; 0x28
   22ee4:	orr	lr, r0, sl, lsl #18
   22ee8:	add	r0, sp, #6592	; 0x19c0
   22eec:	adc	fp, fp, r3
   22ef0:	add	r0, r0, #60	; 0x3c
   22ef4:	mov	r3, fp
   22ef8:	lsr	r1, r7, #18
   22efc:	mov	fp, r7
   22f00:	ldrd	r6, [ip]
   22f04:	str	lr, [r0]
   22f08:	orr	lr, r1, sl, lsl #14
   22f0c:	add	r1, sp, #6656	; 0x1a00
   22f10:	add	r1, r1, #4
   22f14:	adds	r6, r6, r2
   22f18:	lsr	r2, r9, #28
   22f1c:	adc	r7, r7, r3
   22f20:	str	lr, [r1]
   22f24:	orr	lr, r2, r8, lsl #4
   22f28:	add	r2, sp, #6656	; 0x1a00
   22f2c:	lsl	r3, r8, #30
   22f30:	add	r2, r2, #20
   22f34:	strd	r6, [sp, #176]	; 0xb0
   22f38:	lsl	r1, r9, #25
   22f3c:	mov	r6, r8
   22f40:	mov	r7, r9
   22f44:	orr	r3, r3, r9, lsr #2
   22f48:	ldrd	r4, [sp, #16]
   22f4c:	ldrd	r8, [sp, #88]	; 0x58
   22f50:	str	lr, [r2]
   22f54:	add	r2, sp, #6656	; 0x1a00
   22f58:	add	r2, r2, #24
   22f5c:	eor	r4, r4, r8
   22f60:	eor	r5, r5, r9
   22f64:	str	r3, [r2]
   22f68:	mov	r2, r4
   22f6c:	mov	r3, r5
   22f70:	lsl	r0, fp, #23
   22f74:	strd	r2, [sp, #88]	; 0x58
   22f78:	add	r3, sp, #6656	; 0x1a00
   22f7c:	add	r3, r3, #12
   22f80:	orr	lr, r0, sl, lsr #9
   22f84:	str	lr, [r3]
   22f88:	add	r3, sp, #6656	; 0x1a00
   22f8c:	add	r3, r3, #36	; 0x24
   22f90:	orr	lr, r1, r6, lsr #7
   22f94:	ldrd	r4, [sp, #176]	; 0xb0
   22f98:	str	lr, [r3]
   22f9c:	sub	r3, pc, #852	; 0x354
   22fa0:	ldrd	r2, [r3]
   22fa4:	strd	sl, [sp, #120]	; 0x78
   22fa8:	lsl	r0, sl, #23
   22fac:	adds	r2, r2, r4
   22fb0:	adc	r3, r3, r5
   22fb4:	mov	r4, r2
   22fb8:	mov	r5, r3
   22fbc:	ldrd	r2, [sp, #88]	; 0x58
   22fc0:	ldr	lr, [sp, #124]	; 0x7c
   22fc4:	lsl	r1, r6, #25
   22fc8:	and	r2, r2, sl
   22fcc:	orr	lr, r0, lr, lsr #9
   22fd0:	add	r0, sp, #6656	; 0x1a00
   22fd4:	add	r0, r0, #8
   22fd8:	and	r3, r3, fp
   22fdc:	ldrd	sl, [sp, #72]	; 0x48
   22fe0:	str	lr, [r0]
   22fe4:	orr	lr, r1, r7, lsr #7
   22fe8:	add	r1, sp, #6656	; 0x1a00
   22fec:	add	r1, r1, #32
   22ff0:	orr	sl, sl, r6
   22ff4:	orr	fp, fp, r7
   22ff8:	str	lr, [r1]
   22ffc:	mov	r0, sl
   23000:	mov	r1, fp
   23004:	ldrd	sl, [sp, #32]
   23008:	add	ip, sp, #6592	; 0x19c0
   2300c:	add	ip, ip, #56	; 0x38
   23010:	adds	sl, sl, r4
   23014:	adc	fp, fp, r5
   23018:	mov	r4, r8
   2301c:	mov	r5, r9
   23020:	eor	r4, r4, r2
   23024:	eor	r5, r5, r3
   23028:	mov	r2, r4
   2302c:	mov	r3, r5
   23030:	ldrd	r4, [ip]
   23034:	add	ip, sp, #6656	; 0x1a00
   23038:	strd	r8, [sp, #88]	; 0x58
   2303c:	ldrd	r8, [ip]
   23040:	adds	sl, sl, r2
   23044:	adc	fp, fp, r3
   23048:	eor	r4, r4, r8
   2304c:	eor	r5, r5, r9
   23050:	ldrd	r8, [sp, #96]	; 0x60
   23054:	add	r3, sp, #6656	; 0x1a00
   23058:	add	r3, r3, #16
   2305c:	and	r8, r8, r0
   23060:	and	r9, r9, r1
   23064:	mov	r0, r8
   23068:	mov	r1, r9
   2306c:	ldrd	r8, [r3]
   23070:	add	r3, sp, #6656	; 0x1a00
   23074:	add	r3, r3, #24
   23078:	add	ip, sp, #6656	; 0x1a00
   2307c:	ldrd	r2, [r3]
   23080:	add	ip, ip, #8
   23084:	strd	r6, [sp, #168]	; 0xa8
   23088:	eor	r8, r8, r2
   2308c:	eor	r9, r9, r3
   23090:	mov	r2, r8
   23094:	mov	r3, r9
   23098:	ldrd	r8, [ip]
   2309c:	add	ip, sp, #6656	; 0x1a00
   230a0:	add	ip, ip, #32
   230a4:	eor	r8, r8, r4
   230a8:	eor	r9, r9, r5
   230ac:	mov	r4, r8
   230b0:	mov	r5, r9
   230b4:	ldrd	r8, [ip]
   230b8:	adds	sl, sl, r4
   230bc:	adc	fp, fp, r5
   230c0:	eor	r8, r8, r2
   230c4:	eor	r9, r9, r3
   230c8:	strd	r8, [sp, #32]
   230cc:	ldrd	r8, [sp, #160]	; 0xa0
   230d0:	lsr	r3, r8, #6
   230d4:	str	r3, [sp, #1168]	; 0x490
   230d8:	ldrd	r2, [sp, #72]	; 0x48
   230dc:	ldr	lr, [sp, #1168]	; 0x490
   230e0:	and	r2, r2, r6
   230e4:	and	r3, r3, r7
   230e8:	orr	r0, r0, r2
   230ec:	mov	r7, r9
   230f0:	add	r2, sp, #6656	; 0x1a00
   230f4:	orr	r1, r1, r3
   230f8:	add	r2, r2, #56	; 0x38
   230fc:	lsr	r3, r8, #19
   23100:	mov	r6, r8
   23104:	orr	r3, r3, r7, lsl #13
   23108:	str	r3, [r2]
   2310c:	ldrd	r8, [sp, #32]
   23110:	lsl	ip, r7, #3
   23114:	lsr	r2, r7, #19
   23118:	orr	lr, lr, r7, lsl #26
   2311c:	orr	r3, ip, r6, lsr #29
   23120:	str	lr, [sp, #1168]	; 0x490
   23124:	add	ip, sp, #6720	; 0x1a40
   23128:	orr	lr, r2, r6, lsl #13
   2312c:	add	r2, sp, #6656	; 0x1a00
   23130:	add	ip, ip, #4
   23134:	add	r2, r2, #60	; 0x3c
   23138:	adds	r8, r8, r0
   2313c:	str	lr, [r2]
   23140:	str	r3, [ip]
   23144:	adc	r9, r9, r1
   23148:	add	r2, sp, #6720	; 0x1a40
   2314c:	lsl	r3, r6, #3
   23150:	mov	r0, r8
   23154:	mov	r1, r9
   23158:	orr	r3, r3, r7, lsr #29
   2315c:	ldrd	r8, [sp, #48]	; 0x30
   23160:	str	r3, [r2]
   23164:	lsr	r3, r7, #6
   23168:	str	r3, [sp, #1172]	; 0x494
   2316c:	add	r3, sp, #7168	; 0x1c00
   23170:	adds	r8, r8, sl
   23174:	add	r3, r3, #48	; 0x30
   23178:	adc	r9, r9, fp
   2317c:	adds	r4, r0, sl
   23180:	ldrd	r6, [r3]
   23184:	adc	r5, r1, fp
   23188:	ldrd	r0, [sp, #144]	; 0x90
   2318c:	add	r3, sp, #6656	; 0x1a00
   23190:	add	r3, r3, #56	; 0x38
   23194:	adds	r0, r0, r6
   23198:	mov	sl, r4
   2319c:	mov	fp, r5
   231a0:	adc	r1, r1, r7
   231a4:	ldrd	r4, [r2]
   231a8:	ldrd	r6, [r3]
   231ac:	lsr	lr, r8, #18
   231b0:	orr	lr, lr, r9, lsl #14
   231b4:	eor	r6, r6, r4
   231b8:	eor	r7, r7, r5
   231bc:	mov	r2, r6
   231c0:	mov	r3, r7
   231c4:	ldrd	r6, [sp, #184]	; 0xb8
   231c8:	lsr	r5, sl, #28
   231cc:	lsr	r4, r8, #14
   231d0:	adds	r6, r6, r0
   231d4:	mov	r0, r6
   231d8:	add	r6, sp, #1168	; 0x490
   231dc:	adc	r7, r7, r1
   231e0:	mov	r1, r7
   231e4:	ldrd	r6, [r6]
   231e8:	lsl	ip, fp, #30
   231ec:	strd	r8, [sp, #128]	; 0x80
   231f0:	eor	r6, r6, r2
   231f4:	mov	r2, r6
   231f8:	add	r6, sp, #6720	; 0x1a40
   231fc:	add	r6, r6, #16
   23200:	str	lr, [r6]
   23204:	lsr	lr, r9, #18
   23208:	str	lr, [sp, #32]
   2320c:	eor	r7, r7, r3
   23210:	orr	lr, r5, fp, lsl #4
   23214:	add	r5, sp, #6720	; 0x1a40
   23218:	mov	r3, r7
   2321c:	add	r5, r5, #32
   23220:	orr	r7, r4, r9, lsl #18
   23224:	add	r4, sp, #6720	; 0x1a40
   23228:	add	r4, r4, #8
   2322c:	adds	r6, r0, r2
   23230:	str	lr, [r5]
   23234:	orr	r5, ip, sl, lsr #2
   23238:	add	ip, sp, #6720	; 0x1a40
   2323c:	str	r7, [r4]
   23240:	add	ip, ip, #44	; 0x2c
   23244:	adc	r7, r1, r3
   23248:	add	r1, sp, #6720	; 0x1a40
   2324c:	lsr	r4, r9, #14
   23250:	add	r1, r1, #12
   23254:	str	r5, [ip]
   23258:	orr	r5, r4, r8, lsl #18
   2325c:	str	r5, [r1]
   23260:	ldrd	r4, [sp, #120]	; 0x78
   23264:	ldrd	r0, [sp, #16]
   23268:	strd	r6, [sp, #48]	; 0x30
   2326c:	ldr	r7, [sp, #32]
   23270:	eor	r1, r1, r5
   23274:	mov	r5, r1
   23278:	add	r1, sp, #6720	; 0x1a40
   2327c:	add	r1, r1, #20
   23280:	orr	r7, r7, r8, lsl #14
   23284:	str	r7, [r1]
   23288:	add	r1, sp, #6720	; 0x1a40
   2328c:	lsr	lr, fp, #28
   23290:	add	r1, r1, #36	; 0x24
   23294:	orr	lr, lr, sl, lsl #4
   23298:	str	lr, [r1]
   2329c:	add	r1, sp, #6720	; 0x1a40
   232a0:	lsl	ip, sl, #30
   232a4:	add	r1, r1, #40	; 0x28
   232a8:	orr	lr, ip, fp, lsr #2
   232ac:	lsl	r2, r9, #23
   232b0:	str	lr, [r1]
   232b4:	orr	lr, r2, r8, lsr #9
   232b8:	add	r2, sp, #6720	; 0x1a40
   232bc:	add	r2, r2, #28
   232c0:	str	lr, [r2]
   232c4:	ldr	lr, [sp, #132]	; 0x84
   232c8:	lsl	r2, r8, #23
   232cc:	add	r1, sp, #6720	; 0x1a40
   232d0:	orr	lr, r2, lr, lsr #9
   232d4:	add	r2, sp, #6720	; 0x1a40
   232d8:	add	r2, r2, #24
   232dc:	lsl	r3, fp, #25
   232e0:	add	r1, r1, #52	; 0x34
   232e4:	str	lr, [r2]
   232e8:	orr	r3, r3, sl, lsr #7
   232ec:	add	r2, sp, #6720	; 0x1a40
   232f0:	str	r3, [r1]
   232f4:	eor	r0, r0, r4
   232f8:	lsl	r3, sl, #25
   232fc:	add	r2, r2, #48	; 0x30
   23300:	mov	r4, r0
   23304:	add	r7, pc, #892	; 0x37c
   23308:	ldrd	r6, [r7]
   2330c:	ldrd	r0, [sp, #48]	; 0x30
   23310:	orr	r3, r3, fp, lsr #7
   23314:	str	r3, [r2]
   23318:	ldrd	r2, [sp, #88]	; 0x58
   2331c:	adds	r0, r0, r6
   23320:	adc	r1, r1, r7
   23324:	and	r8, r8, r4
   23328:	adds	r2, r2, r0
   2332c:	and	r9, r9, r5
   23330:	mov	r4, r8
   23334:	mov	r5, r9
   23338:	adc	r3, r3, r1
   2333c:	ldrd	r8, [sp, #16]
   23340:	mov	r1, r3
   23344:	add	r3, sp, #6720	; 0x1a40
   23348:	add	r3, r3, #8
   2334c:	eor	r8, r8, r4
   23350:	eor	r9, r9, r5
   23354:	ldrd	r6, [sp, #168]	; 0xa8
   23358:	mov	r4, r8
   2335c:	mov	r5, r9
   23360:	ldrd	r8, [r3]
   23364:	add	r3, sp, #6720	; 0x1a40
   23368:	add	r3, r3, #16
   2336c:	orr	r6, r6, sl
   23370:	orr	r7, r7, fp
   23374:	strd	sl, [sp, #136]	; 0x88
   23378:	ldrd	sl, [r3]
   2337c:	add	ip, sp, #6720	; 0x1a40
   23380:	add	ip, ip, #32
   23384:	eor	r8, r8, sl
   23388:	eor	r9, r9, fp
   2338c:	mov	r0, r2
   23390:	mov	r3, r9
   23394:	mov	r2, r8
   23398:	ldrd	r8, [ip]
   2339c:	add	ip, sp, #6720	; 0x1a40
   233a0:	add	ip, ip, #40	; 0x28
   233a4:	ldrd	sl, [ip]
   233a8:	eor	r8, r8, sl
   233ac:	eor	r9, r9, fp
   233b0:	ldrd	sl, [sp, #72]	; 0x48
   233b4:	strd	r8, [sp, #32]
   233b8:	and	sl, sl, r6
   233bc:	adds	r6, r0, r4
   233c0:	and	fp, fp, r7
   233c4:	adc	r7, r1, r5
   233c8:	ldrd	r4, [sp, #168]	; 0xa8
   233cc:	ldrd	r0, [sp, #136]	; 0x88
   233d0:	and	r5, r5, r1
   233d4:	add	r1, sp, #6720	; 0x1a40
   233d8:	add	r1, r1, #24
   233dc:	ldrd	r8, [r1]
   233e0:	add	r1, sp, #6720	; 0x1a40
   233e4:	add	r1, r1, #48	; 0x30
   233e8:	and	r4, r4, r0
   233ec:	eor	r8, r8, r2
   233f0:	eor	r9, r9, r3
   233f4:	mov	r2, r8
   233f8:	mov	r3, r9
   233fc:	orr	sl, sl, r4
   23400:	ldrd	r8, [r1]
   23404:	orr	fp, fp, r5
   23408:	ldrd	r0, [sp, #32]
   2340c:	mov	r4, sl
   23410:	mov	r5, fp
   23414:	ldrd	sl, [sp, #176]	; 0xb0
   23418:	adds	r6, r6, r2
   2341c:	eor	r0, r0, r8
   23420:	adc	r7, r7, r3
   23424:	lsl	ip, fp, #3
   23428:	adds	r0, r0, r4
   2342c:	eor	r1, r1, r9
   23430:	adc	r1, r1, r5
   23434:	orr	r5, ip, sl, lsr #29
   23438:	add	ip, sp, #6784	; 0x1a80
   2343c:	add	r4, sp, #6784	; 0x1a80
   23440:	add	ip, ip, #20
   23444:	lsr	r9, sl, #6
   23448:	lsr	lr, sl, #19
   2344c:	add	r4, r4, #8
   23450:	str	r5, [ip]
   23454:	orr	lr, lr, fp, lsl #13
   23458:	orr	r5, r9, fp, lsl #26
   2345c:	str	lr, [r4]
   23460:	str	r5, [sp, #1184]	; 0x4a0
   23464:	ldrd	r4, [sp, #96]	; 0x60
   23468:	mov	r2, r6
   2346c:	mov	r3, r7
   23470:	adds	r4, r4, r2
   23474:	mov	r6, r4
   23478:	adc	r5, r5, r7
   2347c:	adds	r4, r0, r2
   23480:	add	r2, sp, #6784	; 0x1a80
   23484:	lsr	lr, fp, #19
   23488:	add	r2, r2, #12
   2348c:	mov	r7, r5
   23490:	adc	r5, r1, r3
   23494:	orr	r3, lr, sl, lsl #13
   23498:	str	r3, [r2]
   2349c:	add	r2, sp, #6784	; 0x1a80
   234a0:	lsl	ip, sl, #3
   234a4:	add	r2, r2, #16
   234a8:	orr	r3, ip, fp, lsr #29
   234ac:	str	r3, [r2]
   234b0:	lsr	r3, fp, #6
   234b4:	str	r3, [sp, #1188]	; 0x4a4
   234b8:	add	r3, sp, #7168	; 0x1c00
   234bc:	add	r3, r3, #56	; 0x38
   234c0:	mov	r8, r4
   234c4:	mov	r9, r5
   234c8:	ldrd	r2, [r3]
   234cc:	ldrd	r4, [sp, #112]	; 0x70
   234d0:	ldrd	sl, [sp, #200]	; 0xc8
   234d4:	lsr	lr, r8, #28
   234d8:	adds	r4, r4, r2
   234dc:	adc	r5, r5, r3
   234e0:	add	r3, sp, #6784	; 0x1a80
   234e4:	add	r3, r3, #8
   234e8:	mov	r0, r4
   234ec:	mov	r1, r5
   234f0:	ldrd	r4, [r3]
   234f4:	add	r3, sp, #6784	; 0x1a80
   234f8:	add	r3, r3, #16
   234fc:	adds	sl, sl, r0
   23500:	ldrd	r2, [r3]
   23504:	mov	r0, sl
   23508:	add	sl, sp, #1184	; 0x4a0
   2350c:	adc	fp, fp, r1
   23510:	mov	r1, fp
   23514:	ldrd	sl, [sl]
   23518:	eor	r4, r4, r2
   2351c:	mov	r2, r4
   23520:	eor	r5, r5, r3
   23524:	mov	r3, r5
   23528:	eor	sl, sl, r2
   2352c:	mov	r2, sl
   23530:	eor	fp, fp, r3
   23534:	add	sl, sp, #6784	; 0x1a80
   23538:	mov	r3, fp
   2353c:	lsr	r5, r6, #14
   23540:	mov	fp, r7
   23544:	add	sl, sl, #24
   23548:	lsr	r4, r6, #18
   2354c:	orr	r5, r5, r7, lsl #18
   23550:	str	r5, [sl]
   23554:	orr	r5, r4, fp, lsl #14
   23558:	add	r4, sp, #6784	; 0x1a80
   2355c:	add	r4, r4, #32
   23560:	str	r5, [r4]
   23564:	add	r4, sp, #6784	; 0x1a80
   23568:	add	r4, r4, #48	; 0x30
   2356c:	lsl	ip, r9, #30
   23570:	orr	lr, lr, r9, lsl #4
   23574:	str	lr, [r4]
   23578:	mov	sl, r6
   2357c:	orr	lr, ip, r8, lsr #2
   23580:	add	ip, sp, #6784	; 0x1a80
   23584:	add	ip, ip, #60	; 0x3c
   23588:	strd	sl, [sp, #32]
   2358c:	adds	sl, r0, r2
   23590:	lsr	r6, fp, #18
   23594:	str	lr, [ip]
   23598:	lsl	lr, fp, #23
   2359c:	adc	fp, r1, r3
   235a0:	ldrd	r2, [sp, #128]	; 0x80
   235a4:	ldrd	r0, [sp, #120]	; 0x78
   235a8:	str	lr, [sp, #88]	; 0x58
   235ac:	add	lr, sp, #6784	; 0x1a80
   235b0:	eor	r0, r0, r2
   235b4:	eor	r1, r1, r3
   235b8:	ldrd	r2, [sp, #32]
   235bc:	add	lr, lr, #28
   235c0:	lsr	r7, r7, #14
   235c4:	orr	r7, r7, r2, lsl #18
   235c8:	str	r7, [lr]
   235cc:	orr	lr, r6, r2, lsl #14
   235d0:	add	r6, sp, #6784	; 0x1a80
   235d4:	add	r6, r6, #36	; 0x24
   235d8:	lsr	r5, r9, #28
   235dc:	str	lr, [r6]
   235e0:	orr	lr, r5, r8, lsl #4
   235e4:	add	r5, sp, #6784	; 0x1a80
   235e8:	add	r5, r5, #52	; 0x34
   235ec:	lsl	r4, r8, #30
   235f0:	str	lr, [r5]
   235f4:	orr	lr, r4, r9, lsr #2
   235f8:	add	r4, sp, #6784	; 0x1a80
   235fc:	add	r4, r4, #56	; 0x38
   23600:	str	lr, [r4]
   23604:	ldr	lr, [sp, #88]	; 0x58
   23608:	mov	r6, r2
   2360c:	orr	r3, lr, r2, lsr #9
   23610:	add	r2, sp, #6784	; 0x1a80
   23614:	add	r2, r2, #44	; 0x2c
   23618:	str	r3, [r2]
   2361c:	ldr	lr, [sp, #36]	; 0x24
   23620:	lsl	ip, r9, #25
   23624:	lsl	r2, r6, #23
   23628:	orr	r3, ip, r8, lsr #7
   2362c:	orr	lr, r2, lr, lsr #9
   23630:	add	ip, sp, #6848	; 0x1ac0
   23634:	add	r2, sp, #6784	; 0x1a80
   23638:	add	ip, ip, #4
   2363c:	add	r2, r2, #40	; 0x28
   23640:	str	r3, [ip]
   23644:	str	lr, [r2]
   23648:	lsl	r3, r8, #25
   2364c:	add	r7, pc, #60	; 0x3c
   23650:	ldrd	r6, [r7]
   23654:	add	r2, sp, #6848	; 0x1ac0
   23658:	orr	r3, r3, r9, lsr #7
   2365c:	str	r3, [r2]
   23660:	ldrd	r2, [sp, #16]
   23664:	adds	r6, r6, sl
   23668:	adc	r7, r7, fp
   2366c:	mov	r4, r6
   23670:	adds	r2, r2, r4
   23674:	mov	r5, r7
   23678:	adc	r3, r3, r5
   2367c:	ldrd	r6, [sp, #32]
   23680:	b	236a0 <dcngettext@plt+0x12678>
   23684:	nop			; (mov r0, r0)
   23688:	strbne	fp, [r9, #3772]	; 0xebc
   2368c:	ldccc	14, cr11, [lr], {10}
   23690:	ldcls	13, cr0, [r0], {76}	; 0x4c
   23694:	tstmi	sp, #196, 14	; 0x3100000
   23698:	blgt	fb4178 <stdout@@GLIBC_2.4+0xf7700c>
   2369c:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   236a0:	strd	r2, [sp, #96]	; 0x60
   236a4:	ldrd	r4, [sp, #120]	; 0x78
   236a8:	add	ip, sp, #6784	; 0x1a80
   236ac:	add	r3, sp, #6784	; 0x1a80
   236b0:	add	ip, ip, #32
   236b4:	add	r3, r3, #24
   236b8:	and	r6, r6, r0
   236bc:	and	r7, r7, r1
   236c0:	eor	r4, r4, r6
   236c4:	eor	r5, r5, r7
   236c8:	ldrd	r2, [r3]
   236cc:	ldrd	r6, [ip]
   236d0:	add	ip, sp, #6784	; 0x1a80
   236d4:	add	ip, ip, #48	; 0x30
   236d8:	eor	r2, r2, r6
   236dc:	eor	r3, r3, r7
   236e0:	ldrd	r6, [ip]
   236e4:	add	ip, sp, #6784	; 0x1a80
   236e8:	add	ip, ip, #56	; 0x38
   236ec:	strd	r4, [sp, #16]
   236f0:	strd	sl, [sp, #112]	; 0x70
   236f4:	ldrd	r4, [ip]
   236f8:	ldrd	sl, [sp, #136]	; 0x88
   236fc:	strd	r8, [sp, #88]	; 0x58
   23700:	eor	r6, r6, r4
   23704:	eor	r7, r7, r5
   23708:	mov	r4, sl
   2370c:	mov	r5, fp
   23710:	orr	r0, sl, r8
   23714:	orr	r1, fp, r9
   23718:	and	r4, r4, r8
   2371c:	and	r5, r5, r9
   23720:	ldrd	r8, [sp, #168]	; 0xa8
   23724:	strd	r6, [sp, #144]	; 0x90
   23728:	ldrd	r6, [sp, #96]	; 0x60
   2372c:	and	r8, r8, r0
   23730:	and	r9, r9, r1
   23734:	mov	r0, r8
   23738:	mov	r1, r9
   2373c:	ldrd	r8, [sp, #16]
   23740:	add	ip, sp, #6784	; 0x1a80
   23744:	add	ip, ip, #40	; 0x28
   23748:	adds	r8, r8, r6
   2374c:	adc	r9, r9, r7
   23750:	ldrd	r6, [ip]
   23754:	add	ip, sp, #6848	; 0x1ac0
   23758:	ldrd	sl, [sp, #144]	; 0x90
   2375c:	eor	r6, r6, r2
   23760:	eor	r7, r7, r3
   23764:	mov	r2, r6
   23768:	mov	r3, r7
   2376c:	ldrd	r6, [ip]
   23770:	adds	r2, r2, r8
   23774:	orr	r0, r0, r4
   23778:	eor	sl, sl, r6
   2377c:	eor	fp, fp, r7
   23780:	mov	r6, sl
   23784:	mov	r7, fp
   23788:	ldrd	sl, [sp, #48]	; 0x30
   2378c:	adc	r3, r3, r9
   23790:	orr	r1, r1, r5
   23794:	adds	r6, r6, r0
   23798:	adc	r7, r7, r1
   2379c:	add	r1, sp, #6848	; 0x1ac0
   237a0:	lsr	lr, sl, #19
   237a4:	add	r1, r1, #24
   237a8:	orr	lr, lr, fp, lsl #13
   237ac:	str	lr, [r1]
   237b0:	add	r1, sp, #6848	; 0x1ac0
   237b4:	lsl	ip, fp, #3
   237b8:	lsr	r5, sl, #6
   237bc:	add	r1, r1, #36	; 0x24
   237c0:	str	r5, [sp, #1200]	; 0x4b0
   237c4:	orr	lr, ip, sl, lsr #29
   237c8:	str	lr, [r1]
   237cc:	ldr	lr, [sp, #1200]	; 0x4b0
   237d0:	lsr	r0, fp, #19
   237d4:	lsl	r1, sl, #3
   237d8:	orr	lr, lr, fp, lsl #26
   237dc:	ldrd	sl, [sp, #72]	; 0x48
   237e0:	str	lr, [sp, #1200]	; 0x4b0
   237e4:	add	ip, sp, #6848	; 0x1ac0
   237e8:	adds	sl, sl, r2
   237ec:	adc	fp, fp, r3
   237f0:	adds	r4, r6, r2
   237f4:	adc	r5, r7, r3
   237f8:	mov	r9, r5
   237fc:	mov	r8, r4
   23800:	ldrd	r4, [sp, #48]	; 0x30
   23804:	add	r2, sp, #6848	; 0x1ac0
   23808:	add	r2, r2, #28
   2380c:	orr	r3, r0, r4, lsl #13
   23810:	str	r3, [r2]
   23814:	add	r2, sp, #6848	; 0x1ac0
   23818:	add	r2, r2, #32
   2381c:	orr	r3, r1, r5, lsr #29
   23820:	str	r3, [r2]
   23824:	lsr	r3, r5, #6
   23828:	str	r3, [sp, #1204]	; 0x4b4
   2382c:	add	r3, sp, #7232	; 0x1c40
   23830:	ldrd	r0, [sp, #104]	; 0x68
   23834:	ldrd	r2, [r3]
   23838:	ldrd	r6, [sp, #56]	; 0x38
   2383c:	add	ip, ip, #32
   23840:	adds	r0, r0, r2
   23844:	adc	r1, r1, r3
   23848:	add	r3, sp, #6848	; 0x1ac0
   2384c:	adds	r6, r6, r0
   23850:	add	r3, r3, #24
   23854:	mov	r0, r6
   23858:	add	r6, sp, #1200	; 0x4b0
   2385c:	ldrd	r4, [ip]
   23860:	ldrd	r2, [r3]
   23864:	adc	r7, r7, r1
   23868:	mov	r1, r7
   2386c:	ldrd	r6, [r6]
   23870:	eor	r2, r2, r4
   23874:	eor	r3, r3, r5
   23878:	eor	r6, r6, r2
   2387c:	mov	r2, r6
   23880:	add	r6, sp, #6848	; 0x1ac0
   23884:	lsr	r5, sl, #14
   23888:	add	r6, r6, #40	; 0x28
   2388c:	lsr	r4, sl, #18
   23890:	orr	r5, r5, fp, lsl #18
   23894:	str	r5, [r6]
   23898:	orr	r5, r4, fp, lsl #14
   2389c:	add	r4, sp, #6848	; 0x1ac0
   238a0:	add	r4, r4, #48	; 0x30
   238a4:	lsr	lr, r8, #28
   238a8:	str	r5, [r4]
   238ac:	add	r4, sp, #6912	; 0x1b00
   238b0:	lsl	ip, r9, #30
   238b4:	orr	lr, lr, r9, lsl #4
   238b8:	str	lr, [r4]
   238bc:	orr	lr, ip, r8, lsr #2
   238c0:	add	ip, sp, #6912	; 0x1b00
   238c4:	eor	r7, r7, r3
   238c8:	add	ip, ip, #12
   238cc:	strd	sl, [sp, #48]	; 0x30
   238d0:	mov	r3, r7
   238d4:	mov	sl, r8
   238d8:	lsl	r4, r8, #30
   238dc:	adds	r8, r0, r2
   238e0:	str	lr, [ip]
   238e4:	lsr	r7, fp, #14
   238e8:	lsr	r6, fp, #18
   238ec:	lsr	r5, r9, #28
   238f0:	lsl	lr, fp, #23
   238f4:	lsl	ip, r9, #25
   238f8:	mov	fp, r9
   238fc:	adc	r9, r1, r3
   23900:	ldrd	r2, [sp, #128]	; 0x80
   23904:	ldrd	r0, [sp, #32]
   23908:	strd	r8, [sp, #72]	; 0x48
   2390c:	eor	r0, r0, r2
   23910:	eor	r1, r1, r3
   23914:	mov	r8, r0
   23918:	mov	r9, r1
   2391c:	ldrd	r0, [sp, #48]	; 0x30
   23920:	add	r2, sp, #6848	; 0x1ac0
   23924:	add	r2, r2, #44	; 0x2c
   23928:	orr	r3, r7, r0, lsl #18
   2392c:	str	r3, [r2]
   23930:	add	r2, sp, #6848	; 0x1ac0
   23934:	add	r2, r2, #52	; 0x34
   23938:	orr	r3, r6, r0, lsl #14
   2393c:	str	r3, [r2]
   23940:	add	r2, sp, #6912	; 0x1b00
   23944:	add	r2, r2, #4
   23948:	orr	r3, r5, sl, lsl #4
   2394c:	str	r3, [r2]
   23950:	add	r2, sp, #6912	; 0x1b00
   23954:	orr	r3, r4, fp, lsr #2
   23958:	sub	r7, pc, #712	; 0x2c8
   2395c:	ldrd	r6, [r7]
   23960:	ldrd	r4, [sp, #72]	; 0x48
   23964:	add	r2, r2, #8
   23968:	str	r3, [r2]
   2396c:	add	r2, sp, #6848	; 0x1ac0
   23970:	adds	r4, r4, r6
   23974:	add	r2, r2, #60	; 0x3c
   23978:	orr	r3, lr, r0, lsr #9
   2397c:	adc	r5, r5, r7
   23980:	mov	r7, r1
   23984:	str	r3, [r2]
   23988:	lsl	r2, r0, #23
   2398c:	orr	lr, r2, r7, lsr #9
   23990:	ldrd	r6, [sp, #120]	; 0x78
   23994:	add	r2, sp, #6848	; 0x1ac0
   23998:	orr	r3, ip, sl, lsr #7
   2399c:	add	r2, r2, #56	; 0x38
   239a0:	add	ip, sp, #6912	; 0x1b00
   239a4:	adds	r6, r6, r4
   239a8:	add	ip, ip, #20
   239ac:	str	lr, [r2]
   239b0:	adc	r7, r7, r5
   239b4:	add	r2, sp, #6912	; 0x1b00
   239b8:	str	r3, [ip]
   239bc:	add	r2, r2, #16
   239c0:	lsl	r3, sl, #25
   239c4:	orr	r3, r3, fp, lsr #7
   239c8:	strd	r6, [sp, #16]
   239cc:	ldrd	r6, [sp, #128]	; 0x80
   239d0:	str	r3, [r2]
   239d4:	and	r0, r0, r8
   239d8:	and	r1, r1, r9
   239dc:	add	ip, sp, #6848	; 0x1ac0
   239e0:	add	r3, sp, #6848	; 0x1ac0
   239e4:	mov	r8, r0
   239e8:	mov	r9, r1
   239ec:	add	ip, ip, #48	; 0x30
   239f0:	add	r3, r3, #40	; 0x28
   239f4:	eor	r6, r6, r8
   239f8:	eor	r7, r7, r9
   239fc:	mov	r8, r6
   23a00:	mov	r9, r7
   23a04:	ldrd	r2, [r3]
   23a08:	ldrd	r6, [ip]
   23a0c:	add	ip, sp, #6912	; 0x1b00
   23a10:	ldrd	r0, [sp, #88]	; 0x58
   23a14:	eor	r2, r2, r6
   23a18:	eor	r3, r3, r7
   23a1c:	ldrd	r6, [ip]
   23a20:	add	ip, sp, #6912	; 0x1b00
   23a24:	add	ip, ip, #8
   23a28:	ldrd	r4, [ip]
   23a2c:	orr	r0, r0, sl
   23a30:	orr	r1, r1, fp
   23a34:	eor	r6, r6, r4
   23a38:	eor	r7, r7, r5
   23a3c:	ldrd	r4, [sp, #88]	; 0x58
   23a40:	strd	sl, [sp, #96]	; 0x60
   23a44:	add	ip, sp, #6848	; 0x1ac0
   23a48:	and	r4, r4, sl
   23a4c:	and	r5, r5, fp
   23a50:	ldrd	sl, [sp, #136]	; 0x88
   23a54:	add	ip, ip, #56	; 0x38
   23a58:	and	sl, sl, r0
   23a5c:	and	fp, fp, r1
   23a60:	mov	r0, sl
   23a64:	mov	r1, fp
   23a68:	ldrd	sl, [sp, #16]
   23a6c:	orr	r0, r0, r4
   23a70:	orr	r1, r1, r5
   23a74:	adds	sl, sl, r8
   23a78:	adc	fp, fp, r9
   23a7c:	mov	r8, sl
   23a80:	mov	r9, fp
   23a84:	ldrd	sl, [ip]
   23a88:	add	ip, sp, #6912	; 0x1b00
   23a8c:	add	ip, ip, #16
   23a90:	eor	sl, sl, r2
   23a94:	eor	fp, fp, r3
   23a98:	mov	r2, sl
   23a9c:	mov	r3, fp
   23aa0:	ldrd	sl, [ip]
   23aa4:	adds	r2, r2, r8
   23aa8:	adc	r3, r3, r9
   23aac:	eor	sl, sl, r6
   23ab0:	eor	fp, fp, r7
   23ab4:	adds	r6, sl, r0
   23ab8:	mov	r7, fp
   23abc:	adc	r7, r7, r1
   23ac0:	add	r8, sp, #6912	; 0x1b00
   23ac4:	add	r1, sp, #6912	; 0x1b00
   23ac8:	add	r1, r1, #24
   23acc:	add	r8, r8, #32
   23ad0:	ldrd	r4, [sp, #112]	; 0x70
   23ad4:	ldrd	r8, [r8]
   23ad8:	ldrd	r0, [r1]
   23adc:	lsr	fp, r4, #6
   23ae0:	lsr	lr, r4, #19
   23ae4:	eor	r0, r0, r8
   23ae8:	mov	r8, r4
   23aec:	add	r4, sp, #6912	; 0x1b00
   23af0:	add	r4, r4, #40	; 0x28
   23af4:	orr	lr, lr, r5, lsl #13
   23af8:	lsl	ip, r5, #3
   23afc:	str	lr, [r4]
   23b00:	eor	r1, r1, r9
   23b04:	lsr	lr, r5, #19
   23b08:	mov	r9, r5
   23b0c:	orr	r5, ip, r8, lsr #29
   23b10:	add	ip, sp, #6912	; 0x1b00
   23b14:	add	ip, ip, #52	; 0x34
   23b18:	str	r5, [ip]
   23b1c:	orr	r5, fp, r9, lsl #26
   23b20:	lsl	ip, r8, #3
   23b24:	ldrd	r8, [sp, #168]	; 0xa8
   23b28:	str	r5, [sp, #1216]	; 0x4c0
   23b2c:	adds	r8, r8, r2
   23b30:	adc	r9, r9, r3
   23b34:	mov	r4, r8
   23b38:	adds	r8, r6, r2
   23b3c:	mov	r5, r9
   23b40:	adc	r9, r7, r3
   23b44:	add	r3, sp, #1200	; 0x4b0
   23b48:	add	r3, r3, #8
   23b4c:	mov	fp, r9
   23b50:	ldrd	r2, [r3]
   23b54:	mov	sl, r8
   23b58:	ldrd	r8, [sp, #112]	; 0x70
   23b5c:	eor	r3, r3, r1
   23b60:	add	r1, sp, #6912	; 0x1b00
   23b64:	add	r1, r1, #44	; 0x2c
   23b68:	orr	lr, lr, r8, lsl #13
   23b6c:	str	lr, [r1]
   23b70:	add	r1, sp, #6912	; 0x1b00
   23b74:	add	r1, r1, #48	; 0x30
   23b78:	orr	lr, ip, r9, lsr #29
   23b7c:	str	lr, [r1]
   23b80:	lsr	lr, r9, #6
   23b84:	ldrd	r8, [sp, #40]	; 0x28
   23b88:	eor	r2, r2, r0
   23b8c:	add	r1, sp, #6912	; 0x1b00
   23b90:	adds	r8, r8, r2
   23b94:	add	r1, r1, #40	; 0x28
   23b98:	adc	r9, r9, r3
   23b9c:	mov	r2, r8
   23ba0:	mov	r3, r9
   23ba4:	ldrd	r8, [r1]
   23ba8:	add	r1, sp, #6912	; 0x1b00
   23bac:	add	r1, r1, #48	; 0x30
   23bb0:	ldrd	r6, [r1]
   23bb4:	str	lr, [sp, #1220]	; 0x4c4
   23bb8:	lsr	lr, sl, #28
   23bbc:	eor	r8, r8, r6
   23bc0:	eor	r9, r9, r7
   23bc4:	mov	r0, r8
   23bc8:	mov	r1, r9
   23bcc:	ldrd	r8, [sp, #208]	; 0xd0
   23bd0:	mov	r7, r5
   23bd4:	lsr	r5, r4, #14
   23bd8:	adds	r8, r8, r2
   23bdc:	mov	r2, r8
   23be0:	add	r8, sp, #1216	; 0x4c0
   23be4:	adc	r9, r9, r3
   23be8:	mov	r3, r9
   23bec:	ldrd	r8, [r8]
   23bf0:	orr	r5, r5, r7, lsl #18
   23bf4:	mov	r6, r4
   23bf8:	eor	r8, r8, r0
   23bfc:	mov	r0, r8
   23c00:	add	r8, sp, #6912	; 0x1b00
   23c04:	add	r8, r8, #56	; 0x38
   23c08:	eor	r9, r9, r1
   23c0c:	str	r5, [r8]
   23c10:	mov	r1, r9
   23c14:	add	r8, sp, #6976	; 0x1b40
   23c18:	mov	r9, r7
   23c1c:	lsr	r4, r4, #18
   23c20:	add	r8, r8, #16
   23c24:	orr	r5, r4, r9, lsl #14
   23c28:	orr	lr, lr, fp, lsl #4
   23c2c:	add	r4, sp, #6976	; 0x1b40
   23c30:	lsl	ip, fp, #30
   23c34:	str	lr, [r8]
   23c38:	lsr	lr, fp, #28
   23c3c:	str	r5, [r4]
   23c40:	mov	r5, r9
   23c44:	mov	r4, r6
   23c48:	lsr	r6, r9, #18
   23c4c:	mov	r9, lr
   23c50:	orr	lr, ip, sl, lsr #2
   23c54:	add	ip, sp, #6976	; 0x1b40
   23c58:	add	ip, ip, #28
   23c5c:	strd	r4, [sp, #56]	; 0x38
   23c60:	str	lr, [ip]
   23c64:	adds	r4, r2, r0
   23c68:	lsl	lr, sl, #30
   23c6c:	mov	r8, lr
   23c70:	lsl	lr, r5, #23
   23c74:	adc	r5, r3, r1
   23c78:	lsl	ip, fp, #25
   23c7c:	strd	sl, [sp, #16]
   23c80:	ldrd	sl, [sp, #32]
   23c84:	strd	r4, [sp, #104]	; 0x68
   23c88:	ldrd	r0, [sp, #48]	; 0x30
   23c8c:	mov	r2, sl
   23c90:	mov	r3, fp
   23c94:	eor	r2, r2, r0
   23c98:	eor	r3, r3, r1
   23c9c:	ldrd	r0, [sp, #56]	; 0x38
   23ca0:	add	r4, sp, #6912	; 0x1b00
   23ca4:	lsr	r7, r7, #14
   23ca8:	add	r4, r4, #60	; 0x3c
   23cac:	orr	r5, r7, r0, lsl #18
   23cb0:	str	r5, [r4]
   23cb4:	add	r4, sp, #6976	; 0x1b40
   23cb8:	add	r4, r4, #4
   23cbc:	orr	r5, r6, r0, lsl #14
   23cc0:	ldrd	r6, [sp, #16]
   23cc4:	str	r5, [r4]
   23cc8:	add	r4, sp, #6976	; 0x1b40
   23ccc:	mov	r5, r9
   23cd0:	add	r4, r4, #20
   23cd4:	orr	r5, r5, r6, lsl #4
   23cd8:	str	r5, [r4]
   23cdc:	add	r4, sp, #6976	; 0x1b40
   23ce0:	mov	r5, r8
   23ce4:	add	r4, r4, #24
   23ce8:	orr	r5, r5, r7, lsr #2
   23cec:	str	r5, [r4]
   23cf0:	mov	r8, r6
   23cf4:	mov	r7, r1
   23cf8:	add	r4, sp, #6976	; 0x1b40
   23cfc:	add	r1, sp, #6976	; 0x1b40
   23d00:	add	r4, r4, #12
   23d04:	add	r1, r1, #36	; 0x24
   23d08:	orr	r5, ip, r8, lsr #7
   23d0c:	orr	lr, lr, r0, lsr #9
   23d10:	str	lr, [r4]
   23d14:	str	r5, [r1]
   23d18:	mov	r6, r0
   23d1c:	lsl	ip, r8, #25
   23d20:	lsl	lr, r0, #23
   23d24:	add	r9, pc, #884	; 0x374
   23d28:	ldrd	r8, [r9]
   23d2c:	ldrd	r0, [sp, #104]	; 0x68
   23d30:	ldrd	r4, [sp, #96]	; 0x60
   23d34:	orr	lr, lr, r7, lsr #9
   23d38:	adds	r8, r8, r0
   23d3c:	adc	r9, r9, r1
   23d40:	mov	r0, r6
   23d44:	mov	r1, r7
   23d48:	and	r0, r0, r2
   23d4c:	and	r1, r1, r3
   23d50:	mov	r2, r0
   23d54:	mov	r3, r1
   23d58:	ldrd	r0, [sp, #16]
   23d5c:	ldrd	r6, [sp, #128]	; 0x80
   23d60:	orr	r4, r4, r0
   23d64:	orr	r5, r5, r1
   23d68:	adds	r6, r6, r8
   23d6c:	strd	r4, [sp, #112]	; 0x70
   23d70:	add	r4, sp, #6976	; 0x1b40
   23d74:	add	r4, r4, #8
   23d78:	adc	r7, r7, r9
   23d7c:	str	lr, [r4]
   23d80:	orr	lr, ip, r1, lsr #7
   23d84:	add	ip, sp, #6976	; 0x1b40
   23d88:	mov	r9, r7
   23d8c:	add	ip, ip, #32
   23d90:	mov	r7, fp
   23d94:	eor	r7, r7, r3
   23d98:	add	r3, sp, #6912	; 0x1b00
   23d9c:	str	lr, [ip]
   23da0:	mov	r8, r6
   23da4:	add	ip, sp, #6976	; 0x1b40
   23da8:	mov	r6, sl
   23dac:	add	r3, r3, #56	; 0x38
   23db0:	eor	r6, r6, r2
   23db4:	mov	sl, r6
   23db8:	ldrd	r2, [r3]
   23dbc:	mov	fp, r7
   23dc0:	ldrd	r6, [ip]
   23dc4:	adds	sl, sl, r8
   23dc8:	adc	fp, fp, r9
   23dcc:	eor	r2, r2, r6
   23dd0:	eor	r3, r3, r7
   23dd4:	mov	r8, sl
   23dd8:	strd	r2, [sp, #40]	; 0x28
   23ddc:	add	r3, sp, #6976	; 0x1b40
   23de0:	add	r3, r3, #16
   23de4:	ldrd	r6, [r3]
   23de8:	add	r3, sp, #6976	; 0x1b40
   23dec:	add	r3, r3, #24
   23df0:	ldrd	r4, [r3]
   23df4:	ldrd	r2, [sp, #112]	; 0x70
   23df8:	mov	r9, fp
   23dfc:	eor	r6, r6, r4
   23e00:	eor	r7, r7, r5
   23e04:	ldrd	r4, [sp, #96]	; 0x60
   23e08:	and	r4, r4, r0
   23e0c:	and	r5, r5, r1
   23e10:	ldrd	r0, [sp, #88]	; 0x58
   23e14:	and	r2, r2, r0
   23e18:	and	r3, r3, r1
   23e1c:	mov	r0, r2
   23e20:	mov	r1, r3
   23e24:	ldrd	r2, [sp, #24]
   23e28:	add	r3, sp, #6976	; 0x1b40
   23e2c:	add	r3, r3, #8
   23e30:	lsr	ip, r2, #8
   23e34:	ldrd	sl, [r3]
   23e38:	lsr	lr, r2, #1
   23e3c:	ldrd	r2, [sp, #40]	; 0x28
   23e40:	orr	r4, r4, r0
   23e44:	mov	r0, r4
   23e48:	eor	r2, r2, sl
   23e4c:	add	sl, sp, #6976	; 0x1b40
   23e50:	add	sl, sl, #32
   23e54:	eor	r3, r3, fp
   23e58:	ldrd	sl, [sl]
   23e5c:	add	r4, sp, #6976	; 0x1b40
   23e60:	orr	r5, r5, r1
   23e64:	eor	sl, sl, r6
   23e68:	eor	fp, fp, r7
   23e6c:	mov	r6, sl
   23e70:	mov	r7, fp
   23e74:	ldrd	sl, [sp, #24]
   23e78:	add	r4, r4, #40	; 0x28
   23e7c:	mov	r1, r5
   23e80:	orr	lr, lr, fp, lsl #31
   23e84:	orr	r5, ip, fp, lsl #24
   23e88:	add	ip, sp, #6976	; 0x1b40
   23e8c:	str	lr, [r4]
   23e90:	add	ip, ip, #48	; 0x30
   23e94:	add	r4, sp, #6976	; 0x1b40
   23e98:	lsr	lr, fp, #1
   23e9c:	add	r4, r4, #44	; 0x2c
   23ea0:	str	r5, [ip]
   23ea4:	orr	lr, lr, sl, lsl #31
   23ea8:	lsr	ip, fp, #8
   23eac:	str	lr, [r4]
   23eb0:	orr	lr, ip, sl, lsl #24
   23eb4:	add	ip, sp, #6976	; 0x1b40
   23eb8:	add	ip, ip, #52	; 0x34
   23ebc:	adds	r2, r2, r8
   23ec0:	str	lr, [ip]
   23ec4:	adc	r3, r3, r9
   23ec8:	ldrd	r8, [sp, #136]	; 0x88
   23ecc:	adds	r0, r0, r6
   23ed0:	ldrd	sl, [sp, #72]	; 0x48
   23ed4:	adc	r1, r1, r7
   23ed8:	adds	r8, r8, r2
   23edc:	mov	r6, r8
   23ee0:	adc	r9, r9, r3
   23ee4:	adds	r8, r0, r2
   23ee8:	mov	r7, r9
   23eec:	adc	r9, r1, r3
   23ef0:	add	r3, sp, #6976	; 0x1b40
   23ef4:	add	r1, sp, #6976	; 0x1b40
   23ef8:	lsr	lr, sl, #19
   23efc:	add	r3, r3, #40	; 0x28
   23f00:	add	r1, r1, #56	; 0x38
   23f04:	lsr	r5, sl, #6
   23f08:	orr	lr, lr, fp, lsl #13
   23f0c:	mov	r4, r8
   23f10:	str	lr, [r1]
   23f14:	str	r5, [sp, #1232]	; 0x4d0
   23f18:	add	r1, sp, #7040	; 0x1b80
   23f1c:	mov	r5, r9
   23f20:	ldrd	r8, [r3]
   23f24:	add	r3, sp, #6976	; 0x1b40
   23f28:	lsl	ip, fp, #3
   23f2c:	add	r1, r1, #4
   23f30:	add	r3, r3, #48	; 0x30
   23f34:	orr	lr, ip, sl, lsr #29
   23f38:	ldrd	r2, [r3]
   23f3c:	str	lr, [r1]
   23f40:	ldr	lr, [sp, #1232]	; 0x4d0
   23f44:	add	ip, sp, #1216	; 0x4c0
   23f48:	lsr	r0, fp, #19
   23f4c:	orr	lr, lr, fp, lsl #26
   23f50:	add	ip, ip, #8
   23f54:	str	lr, [sp, #1232]	; 0x4d0
   23f58:	eor	r8, r8, r2
   23f5c:	orr	lr, r0, sl, lsl #13
   23f60:	eor	r9, r9, r3
   23f64:	add	r0, sp, #6976	; 0x1b40
   23f68:	mov	r2, r8
   23f6c:	mov	r3, r9
   23f70:	add	r0, r0, #60	; 0x3c
   23f74:	ldrd	r8, [ip]
   23f78:	lsl	r1, sl, #3
   23f7c:	str	lr, [r0]
   23f80:	orr	lr, r1, fp, lsr #29
   23f84:	add	r1, sp, #7040	; 0x1b80
   23f88:	eor	r8, r8, r2
   23f8c:	eor	r9, r9, r3
   23f90:	str	lr, [r1]
   23f94:	mov	r2, r8
   23f98:	mov	r3, r9
   23f9c:	lsr	lr, fp, #6
   23fa0:	add	r9, pc, #256	; 0x100
   23fa4:	ldrd	r8, [r9]
   23fa8:	ldrd	sl, [sp, #80]	; 0x50
   23fac:	str	lr, [sp, #1236]	; 0x4d4
   23fb0:	lsr	ip, r6, #18
   23fb4:	adds	sl, sl, r8
   23fb8:	adc	fp, fp, r9
   23fbc:	mov	r8, sl
   23fc0:	adds	r8, r8, r2
   23fc4:	mov	r9, fp
   23fc8:	adc	r9, r9, r3
   23fcc:	add	r3, sp, #6976	; 0x1b40
   23fd0:	mov	fp, r5
   23fd4:	add	r3, r3, #56	; 0x38
   23fd8:	mov	r5, fp
   23fdc:	lsl	r1, fp, #30
   23fe0:	ldrd	sl, [r3]
   23fe4:	add	r3, sp, #7040	; 0x1b80
   23fe8:	lsr	lr, r6, #14
   23fec:	ldrd	r2, [r3]
   23ff0:	orr	lr, lr, r7, lsl #18
   23ff4:	lsr	r0, r4, #28
   23ff8:	eor	sl, sl, r2
   23ffc:	mov	r2, r6
   24000:	add	r6, sp, #7040	; 0x1b80
   24004:	eor	fp, fp, r3
   24008:	add	r6, r6, #8
   2400c:	mov	r3, r7
   24010:	str	lr, [r6]
   24014:	orr	lr, ip, r3, lsl #14
   24018:	add	ip, sp, #7040	; 0x1b80
   2401c:	add	ip, ip, #16
   24020:	str	lr, [ip]
   24024:	orr	lr, r0, r5, lsl #4
   24028:	add	r0, sp, #7040	; 0x1b80
   2402c:	add	r0, r0, #32
   24030:	str	lr, [r0]
   24034:	add	r0, sp, #7040	; 0x1b80
   24038:	add	r0, r0, #44	; 0x2c
   2403c:	orr	r1, r1, r4, lsr #2
   24040:	lsr	r6, r3, #18
   24044:	str	r1, [r0]
   24048:	strd	r2, [sp, #72]	; 0x48
   2404c:	lsl	r0, r3, #23
   24050:	ldrd	r2, [sp, #152]	; 0x98
   24054:	lsr	r7, r7, #14
   24058:	strd	r4, [sp, #40]	; 0x28
   2405c:	adds	r2, r2, r8
   24060:	adc	r3, r3, r9
   24064:	ldr	r9, [sp, #72]	; 0x48
   24068:	add	r8, sp, #7040	; 0x1b80
   2406c:	add	r8, r8, #12
   24070:	orr	r7, r7, r9, lsl #18
   24074:	str	r7, [r8]
   24078:	orr	r7, r6, r9, lsl #14
   2407c:	add	r6, sp, #7040	; 0x1b80
   24080:	add	r6, r6, #20
   24084:	str	r7, [r6]
   24088:	ldrd	r6, [sp, #40]	; 0x28
   2408c:	strd	r2, [sp, #80]	; 0x50
   24090:	add	r8, sp, #7040	; 0x1b80
   24094:	add	r3, sp, #1232	; 0x4d0
   24098:	lsr	lr, r5, #28
   2409c:	b	240b8 <dcngettext@plt+0x13090>
   240a0:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   240a4:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   240a8:	bcc	ff5e2c60 <stdout@@GLIBC_2.4+0xff5a5af4>
   240ac:	svcpl	0x00cb6fab
   240b0:	bmi	11fa114 <stdout@@GLIBC_2.4+0x11bcfa8>
   240b4:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   240b8:	add	r8, r8, #36	; 0x24
   240bc:	lsl	ip, r4, #30
   240c0:	ldrd	r2, [r3]
   240c4:	orr	lr, lr, r6, lsl #4
   240c8:	str	lr, [r8]
   240cc:	orr	lr, ip, r7, lsr #2
   240d0:	add	ip, sp, #7040	; 0x1b80
   240d4:	add	ip, ip, #40	; 0x28
   240d8:	eor	r2, r2, sl
   240dc:	eor	r3, r3, fp
   240e0:	mov	r8, r6
   240e4:	lsl	r1, r5, #25
   240e8:	mov	sl, r2
   240ec:	ldrd	r4, [sp, #48]	; 0x30
   240f0:	mov	fp, r3
   240f4:	mov	r9, r7
   240f8:	ldrd	r2, [sp, #56]	; 0x38
   240fc:	str	lr, [ip]
   24100:	ldrd	r6, [sp, #72]	; 0x48
   24104:	eor	r2, r2, r4
   24108:	eor	r3, r3, r5
   2410c:	orr	lr, r0, r6, lsr #9
   24110:	add	r0, sp, #7040	; 0x1b80
   24114:	add	r0, r0, #28
   24118:	str	lr, [r0]
   2411c:	orr	lr, r1, r8, lsr #7
   24120:	add	r1, sp, #7040	; 0x1b80
   24124:	add	r1, r1, #52	; 0x34
   24128:	mov	r0, r8
   2412c:	str	lr, [r1]
   24130:	mov	r1, r9
   24134:	lsl	lr, r8, #25
   24138:	ldrd	r8, [sp, #80]	; 0x50
   2413c:	lsl	ip, r6, #23
   24140:	adds	r8, r8, sl
   24144:	adc	r9, r9, fp
   24148:	mov	fp, r9
   2414c:	mov	r9, r7
   24150:	orr	r7, ip, r7, lsr #9
   24154:	add	ip, sp, #7040	; 0x1b80
   24158:	add	ip, ip, #24
   2415c:	mov	sl, r8
   24160:	str	r7, [ip]
   24164:	mov	r8, r6
   24168:	ldr	r7, [sp, #44]	; 0x2c
   2416c:	and	r8, r8, r2
   24170:	and	r9, r9, r3
   24174:	add	ip, sp, #7040	; 0x1b80
   24178:	mov	r2, r8
   2417c:	mov	r3, r9
   24180:	add	ip, ip, #48	; 0x30
   24184:	ldrd	r8, [sp, #16]
   24188:	orr	lr, lr, r7, lsr #7
   2418c:	ldrd	r6, [sp, #32]
   24190:	str	lr, [ip]
   24194:	add	ip, sp, #7040	; 0x1b80
   24198:	orr	r9, r9, r1
   2419c:	add	ip, ip, #16
   241a0:	adds	r6, r6, sl
   241a4:	mov	r1, r9
   241a8:	mov	r9, r5
   241ac:	adc	r7, r7, fp
   241b0:	eor	r9, r9, r3
   241b4:	ldrd	sl, [ip]
   241b8:	add	r3, sp, #7040	; 0x1b80
   241bc:	add	ip, sp, #7040	; 0x1b80
   241c0:	orr	r8, r8, r0
   241c4:	add	ip, ip, #32
   241c8:	add	r3, r3, #8
   241cc:	mov	r0, r8
   241d0:	mov	r8, r4
   241d4:	strd	r6, [sp, #32]
   241d8:	eor	r8, r8, r2
   241dc:	ldrd	r6, [ip]
   241e0:	ldrd	r2, [r3]
   241e4:	add	ip, sp, #7040	; 0x1b80
   241e8:	add	ip, ip, #40	; 0x28
   241ec:	eor	r2, r2, sl
   241f0:	eor	r3, r3, fp
   241f4:	ldrd	sl, [ip]
   241f8:	ldrd	r4, [sp, #16]
   241fc:	eor	r6, r6, sl
   24200:	eor	r7, r7, fp
   24204:	ldrd	sl, [sp, #40]	; 0x28
   24208:	and	r4, r4, sl
   2420c:	and	r5, r5, fp
   24210:	ldrd	sl, [sp, #32]
   24214:	strd	r4, [sp, #80]	; 0x50
   24218:	ldrd	r4, [sp, #96]	; 0x60
   2421c:	adds	sl, sl, r8
   24220:	mov	r8, sl
   24224:	add	sl, sp, #7040	; 0x1b80
   24228:	add	sl, sl, #24
   2422c:	adc	fp, fp, r9
   24230:	mov	r9, fp
   24234:	ldrd	sl, [sl]
   24238:	and	r4, r4, r0
   2423c:	and	r5, r5, r1
   24240:	eor	sl, sl, r2
   24244:	mov	r2, sl
   24248:	add	sl, sp, #7040	; 0x1b80
   2424c:	add	sl, sl, #48	; 0x30
   24250:	eor	fp, fp, r3
   24254:	mov	r3, fp
   24258:	ldrd	sl, [sl]
   2425c:	mov	r0, r4
   24260:	mov	r1, r5
   24264:	eor	sl, sl, r6
   24268:	eor	fp, fp, r7
   2426c:	mov	r6, sl
   24270:	mov	r7, fp
   24274:	ldrd	sl, [sp, #80]	; 0x50
   24278:	ldrd	r4, [sp, #64]	; 0x40
   2427c:	adds	r2, r2, r8
   24280:	orr	sl, sl, r0
   24284:	lsr	ip, r4, #8
   24288:	lsr	lr, r4, #1
   2428c:	mov	r0, sl
   24290:	mov	sl, r4
   24294:	add	r4, sp, #7040	; 0x1b80
   24298:	add	r4, r4, #56	; 0x38
   2429c:	orr	lr, lr, r5, lsl #31
   242a0:	orr	fp, fp, r1
   242a4:	str	lr, [r4]
   242a8:	mov	r1, fp
   242ac:	lsr	lr, r5, #1
   242b0:	mov	fp, r5
   242b4:	add	r4, sp, #7040	; 0x1b80
   242b8:	orr	r5, ip, r5, lsl #24
   242bc:	add	ip, sp, #7104	; 0x1bc0
   242c0:	add	r4, r4, #60	; 0x3c
   242c4:	str	r5, [ip]
   242c8:	orr	lr, lr, sl, lsl #31
   242cc:	lsr	ip, fp, #8
   242d0:	str	lr, [r4]
   242d4:	orr	lr, ip, sl, lsl #24
   242d8:	ldrd	sl, [sp, #88]	; 0x58
   242dc:	adc	r3, r3, r9
   242e0:	adds	r0, r0, r6
   242e4:	adc	r1, r1, r7
   242e8:	adds	sl, sl, r2
   242ec:	mov	r6, sl
   242f0:	adc	fp, fp, r3
   242f4:	adds	sl, r0, r2
   242f8:	mov	r7, fp
   242fc:	adc	fp, r1, r3
   24300:	add	r3, sp, #7040	; 0x1b80
   24304:	add	r3, r3, #56	; 0x38
   24308:	ldrd	r4, [sp, #104]	; 0x68
   2430c:	add	ip, sp, #7104	; 0x1bc0
   24310:	ldrd	r0, [r3]
   24314:	add	ip, ip, #4
   24318:	add	r3, sp, #7104	; 0x1bc0
   2431c:	str	lr, [ip]
   24320:	lsl	ip, r5, #3
   24324:	ldrd	r2, [r3]
   24328:	lsr	r5, r4, #6
   2432c:	lsr	lr, r4, #19
   24330:	str	r5, [sp, #1248]	; 0x4e0
   24334:	ldrd	r4, [sp, #104]	; 0x68
   24338:	eor	r0, r0, r2
   2433c:	eor	r1, r1, r3
   24340:	add	r2, sp, #7104	; 0x1bc0
   24344:	orr	r3, lr, r5, lsl #13
   24348:	mov	r9, r1
   2434c:	ldr	lr, [sp, #1248]	; 0x4e0
   24350:	add	r2, r2, #8
   24354:	add	r1, sp, #7104	; 0x1bc0
   24358:	add	r1, r1, #20
   2435c:	str	r3, [r2]
   24360:	orr	lr, lr, r5, lsl #26
   24364:	orr	r3, ip, r4, lsr #29
   24368:	lsr	r2, r5, #19
   2436c:	str	r3, [r1]
   24370:	str	lr, [sp, #1248]	; 0x4e0
   24374:	add	r1, sp, #1232	; 0x4d0
   24378:	orr	lr, r2, r4, lsl #13
   2437c:	add	r2, sp, #7104	; 0x1bc0
   24380:	add	r2, r2, #12
   24384:	add	r1, r1, #8
   24388:	str	lr, [r2]
   2438c:	mov	r8, r0
   24390:	add	r2, sp, #7104	; 0x1bc0
   24394:	ldrd	r0, [r1]
   24398:	lsl	r3, r4, #3
   2439c:	add	r2, r2, #16
   243a0:	orr	r3, r3, r5, lsr #29
   243a4:	str	r3, [r2]
   243a8:	eor	r0, r0, r8
   243ac:	lsr	r3, r5, #6
   243b0:	eor	r1, r1, r9
   243b4:	str	r3, [sp, #1252]	; 0x4e4
   243b8:	mov	r8, r0
   243bc:	sub	r3, pc, #788	; 0x314
   243c0:	ldrd	r2, [r3]
   243c4:	mov	r9, r1
   243c8:	ldrd	r0, [sp, #24]
   243cc:	lsr	r5, r6, #14
   243d0:	orr	r5, r5, r7, lsl #18
   243d4:	adds	r0, r0, r2
   243d8:	adc	r1, r1, r3
   243dc:	add	r3, sp, #7104	; 0x1bc0
   243e0:	add	r3, r3, #8
   243e4:	adds	r8, r8, r0
   243e8:	adc	r9, r9, r1
   243ec:	ldrd	r0, [r3]
   243f0:	add	r3, sp, #7104	; 0x1bc0
   243f4:	add	r3, r3, #16
   243f8:	lsr	r4, r6, #18
   243fc:	ldrd	r2, [r3]
   24400:	lsr	lr, sl, #28
   24404:	orr	lr, lr, fp, lsl #4
   24408:	eor	r0, r0, r2
   2440c:	eor	r1, r1, r3
   24410:	ldrd	r2, [sp, #56]	; 0x38
   24414:	strd	r0, [sp, #24]
   24418:	ldrd	r0, [sp, #72]	; 0x48
   2441c:	lsl	ip, fp, #30
   24420:	eor	r2, r2, r0
   24424:	eor	r3, r3, r1
   24428:	orr	r1, r4, r7, lsl #14
   2442c:	strd	r2, [sp, #32]
   24430:	add	r3, sp, #7104	; 0x1bc0
   24434:	add	r3, r3, #24
   24438:	str	r5, [r3]
   2443c:	add	r3, sp, #7104	; 0x1bc0
   24440:	add	r3, r3, #32
   24444:	str	r1, [r3]
   24448:	add	r3, sp, #7104	; 0x1bc0
   2444c:	add	r3, r3, #48	; 0x30
   24450:	str	lr, [r3]
   24454:	add	r3, sp, #7104	; 0x1bc0
   24458:	add	r3, r3, #60	; 0x3c
   2445c:	orr	r1, ip, sl, lsr #2
   24460:	str	r1, [r3]
   24464:	ldrd	r0, [sp, #160]	; 0xa0
   24468:	add	r3, sp, #1248	; 0x4e0
   2446c:	lsr	r5, r7, #14
   24470:	adds	r0, r0, r8
   24474:	adc	r1, r1, r9
   24478:	mov	r8, r0
   2447c:	mov	r9, r1
   24480:	ldrd	r0, [r3]
   24484:	ldrd	r2, [sp, #24]
   24488:	lsr	r4, r7, #18
   2448c:	orr	r5, r5, r6, lsl #18
   24490:	eor	r3, r3, r1
   24494:	mov	r1, r3
   24498:	lsl	r3, r7, #23
   2449c:	str	r3, [sp, #24]
   244a0:	eor	r2, r2, r0
   244a4:	lsl	r3, fp, #25
   244a8:	mov	r0, r2
   244ac:	str	r3, [sp, #64]	; 0x40
   244b0:	ldrd	r2, [sp, #32]
   244b4:	lsr	lr, fp, #28
   244b8:	lsl	ip, sl, #30
   244bc:	and	r2, r2, r6
   244c0:	and	r3, r3, r7
   244c4:	adds	r8, r8, r0
   244c8:	strd	r2, [sp]
   244cc:	add	r3, sp, #7104	; 0x1bc0
   244d0:	add	r3, r3, #28
   244d4:	str	r5, [r3]
   244d8:	orr	r5, r4, r6, lsl #14
   244dc:	add	r4, sp, #7104	; 0x1bc0
   244e0:	add	r4, r4, #36	; 0x24
   244e4:	str	r5, [r4]
   244e8:	orr	r5, lr, sl, lsl #4
   244ec:	add	lr, sp, #7104	; 0x1bc0
   244f0:	add	lr, lr, #52	; 0x34
   244f4:	str	r5, [lr]
   244f8:	orr	r5, ip, fp, lsr #2
   244fc:	add	ip, sp, #7104	; 0x1bc0
   24500:	adc	r9, r9, r1
   24504:	add	ip, ip, #56	; 0x38
   24508:	ldr	lr, [sp, #24]
   2450c:	add	r1, sp, #7104	; 0x1bc0
   24510:	add	r1, r1, #44	; 0x2c
   24514:	str	r5, [ip]
   24518:	orr	r5, lr, r6, lsr #9
   2451c:	str	r5, [r1]
   24520:	ldrd	r4, [sp, #40]	; 0x28
   24524:	ldr	lr, [sp, #64]	; 0x40
   24528:	add	r1, sp, #7168	; 0x1c00
   2452c:	orr	r4, r4, sl
   24530:	orr	r5, r5, fp
   24534:	add	r1, r1, #4
   24538:	strd	r4, [sp, #32]
   2453c:	lsl	r0, r6, #23
   24540:	ldrd	r4, [sp, #56]	; 0x38
   24544:	orr	lr, lr, sl, lsr #7
   24548:	ldrd	r2, [sp]
   2454c:	str	lr, [r1]
   24550:	orr	lr, r0, r7, lsr #9
   24554:	add	r0, sp, #7104	; 0x1bc0
   24558:	add	r0, r0, #40	; 0x28
   2455c:	eor	r2, r2, r4
   24560:	eor	r3, r3, r5
   24564:	ldrd	r4, [sp, #48]	; 0x30
   24568:	str	lr, [r0]
   2456c:	add	r0, sp, #7104	; 0x1bc0
   24570:	add	r0, r0, #24
   24574:	adds	r4, r4, r8
   24578:	adc	r5, r5, r9
   2457c:	ldrd	r8, [r0]
   24580:	add	r0, sp, #7104	; 0x1bc0
   24584:	add	r0, r0, #32
   24588:	strd	r4, [sp, #24]
   2458c:	ldrd	r4, [r0]
   24590:	lsl	r1, sl, #25
   24594:	orr	lr, r1, fp, lsr #7
   24598:	add	r1, sp, #7168	; 0x1c00
   2459c:	eor	r8, r8, r4
   245a0:	eor	r9, r9, r5
   245a4:	str	lr, [r1]
   245a8:	mov	r4, r8
   245ac:	mov	r5, r9
   245b0:	ldrd	r0, [sp, #16]
   245b4:	ldrd	r8, [sp, #32]
   245b8:	and	r0, r0, r8
   245bc:	and	r1, r1, r9
   245c0:	ldrd	r8, [sp, #40]	; 0x28
   245c4:	strd	r0, [sp, #32]
   245c8:	add	r1, sp, #7104	; 0x1bc0
   245cc:	and	r8, r8, sl
   245d0:	and	r9, r9, fp
   245d4:	add	r1, r1, #48	; 0x30
   245d8:	strd	r8, [sp, #48]	; 0x30
   245dc:	ldrd	r8, [r1]
   245e0:	ldrd	r0, [ip]
   245e4:	eor	r8, r8, r0
   245e8:	eor	r9, r9, r1
   245ec:	mov	r0, r2
   245f0:	mov	r1, r3
   245f4:	ldrd	r2, [sp, #24]
   245f8:	adds	r2, r2, r0
   245fc:	adc	r3, r3, r1
   24600:	mov	r1, r3
   24604:	add	r3, sp, #7104	; 0x1bc0
   24608:	add	r3, r3, #40	; 0x28
   2460c:	mov	r0, r2
   24610:	ldrd	r2, [r3]
   24614:	strd	r0, [sp, #24]
   24618:	ldrd	r0, [sp, #32]
   2461c:	eor	r2, r2, r4
   24620:	eor	r3, r3, r5
   24624:	mov	r4, r2
   24628:	mov	r5, r3
   2462c:	ldrd	r2, [sp, #48]	; 0x30
   24630:	orr	r3, r3, r1
   24634:	mov	r1, r3
   24638:	add	r3, sp, #7168	; 0x1c00
   2463c:	orr	r2, r2, r0
   24640:	mov	r0, r2
   24644:	ldrd	r2, [r3]
   24648:	eor	r8, r8, r2
   2464c:	eor	r9, r9, r3
   24650:	mov	r2, r8
   24654:	mov	r3, r9
   24658:	ldrd	r8, [sp, #24]
   2465c:	adds	r8, r8, r4
   24660:	adc	r9, r9, r5
   24664:	adds	r0, r0, r2
   24668:	adc	r1, r1, r3
   2466c:	ldrd	r2, [sp, #96]	; 0x60
   24670:	adds	r2, r2, r8
   24674:	adc	r3, r3, r9
   24678:	adds	r8, r0, r8
   2467c:	adc	r9, r1, r9
   24680:	add	r1, sp, #1248	; 0x4e0
   24684:	add	r1, r1, #8
   24688:	strd	r8, [sp, #24]
   2468c:	ldrd	r0, [r1]
   24690:	ldrd	r8, [sp, #40]	; 0x28
   24694:	adds	r8, r8, r0
   24698:	adc	r9, r9, r1
   2469c:	add	r1, sp, #1248	; 0x4e0
   246a0:	add	r1, r1, #8
   246a4:	strd	r8, [r1]
   246a8:	add	r1, sp, #1280	; 0x500
   246ac:	ldrd	r8, [sp, #72]	; 0x48
   246b0:	ldrd	r0, [r1]
   246b4:	ldrd	r4, [sp, #16]
   246b8:	ldr	ip, [sp, #12]
   246bc:	adds	r8, r8, r0
   246c0:	adc	r9, r9, r1
   246c4:	add	r1, sp, #1264	; 0x4f0
   246c8:	ldrd	r0, [r1]
   246cc:	adds	r4, r4, r0
   246d0:	adc	r5, r5, r1
   246d4:	add	r1, sp, #1264	; 0x4f0
   246d8:	strd	r4, [r1]
   246dc:	add	r1, sp, #7168	; 0x1c00
   246e0:	add	r1, r1, #32
   246e4:	ldrd	r4, [sp, #56]	; 0x38
   246e8:	ldrd	r0, [r1]
   246ec:	adds	r4, r4, r0
   246f0:	adc	r5, r5, r1
   246f4:	add	r1, sp, #7168	; 0x1c00
   246f8:	add	r1, r1, #32
   246fc:	strd	r4, [r1]
   24700:	add	r1, sp, #7168	; 0x1c00
   24704:	add	r1, r1, #24
   24708:	ldrd	r0, [r1]
   2470c:	adds	r0, r0, r6
   24710:	adc	r1, r1, r7
   24714:	mov	r7, r1
   24718:	add	r1, sp, #7168	; 0x1c00
   2471c:	mov	r6, r0
   24720:	add	r1, r1, #24
   24724:	strd	r6, [r1]
   24728:	add	r1, sp, #7168	; 0x1c00
   2472c:	add	r1, r1, #16
   24730:	ldrd	r0, [r1]
   24734:	adds	r0, r0, sl
   24738:	adc	r1, r1, fp
   2473c:	mov	fp, r1
   24740:	add	r1, sp, #7168	; 0x1c00
   24744:	mov	sl, r0
   24748:	add	r1, r1, #16
   2474c:	strd	sl, [r1]
   24750:	add	r1, sp, #1264	; 0x4f0
   24754:	add	r1, r1, #8
   24758:	ldrd	r0, [r1]
   2475c:	adds	r0, r0, r2
   24760:	adc	r1, r1, r3
   24764:	add	r3, sp, #7168	; 0x1c00
   24768:	add	r3, r3, #8
   2476c:	strd	r0, [sp, #16]
   24770:	ldrd	r2, [r3]
   24774:	ldrd	r0, [sp, #24]
   24778:	adds	r0, r0, r2
   2477c:	adc	r1, r1, r3
   24780:	mov	r3, r1
   24784:	add	r1, sp, #7168	; 0x1c00
   24788:	mov	r2, r0
   2478c:	add	r1, r1, #8
   24790:	strd	r2, [r1]
   24794:	add	r1, sp, #7232	; 0x1c40
   24798:	add	r1, r1, #56	; 0x38
   2479c:	ldr	lr, [r1]
   247a0:	add	r1, sp, #7232	; 0x1c40
   247a4:	add	r1, r1, #60	; 0x3c
   247a8:	cmp	lr, ip
   247ac:	ldr	ip, [r1]
   247b0:	strd	r2, [sp, #24]
   247b4:	add	r1, sp, #1264	; 0x4f0
   247b8:	strd	r2, [ip]
   247bc:	ldrd	r2, [sp, #16]
   247c0:	add	r1, r1, #8
   247c4:	strd	r8, [ip, #48]	; 0x30
   247c8:	strd	r2, [r1]
   247cc:	add	r1, sp, #1280	; 0x500
   247d0:	strd	r2, [ip, #32]
   247d4:	add	r3, sp, #1248	; 0x4e0
   247d8:	strd	r8, [r1]
   247dc:	add	r3, r3, #8
   247e0:	add	r1, sp, #1264	; 0x4f0
   247e4:	ldrd	r2, [r3]
   247e8:	ldrd	r0, [r1]
   247ec:	strd	sl, [ip, #8]
   247f0:	strd	r2, [ip, #16]
   247f4:	strd	r6, [ip, #40]	; 0x28
   247f8:	strd	r0, [ip, #24]
   247fc:	strd	r4, [ip, #56]	; 0x38
   24800:	add	ip, sp, #1264	; 0x4f0
   24804:	strd	r2, [sp, #80]	; 0x50
   24808:	add	ip, ip, #8
   2480c:	add	r3, sp, #1280	; 0x500
   24810:	ldrd	r8, [ip]
   24814:	ldrd	r2, [r3]
   24818:	strd	sl, [sp, #56]	; 0x38
   2481c:	strd	r8, [sp, #32]
   24820:	strd	r6, [sp, #48]	; 0x30
   24824:	strd	r2, [sp, #16]
   24828:	strd	r0, [sp, #40]	; 0x28
   2482c:	strd	r4, [sp, #64]	; 0x40
   24830:	bhi	13028 <dcngettext@plt+0x2000>
   24834:	add	sp, sp, #7296	; 0x1c80
   24838:	add	sp, sp, #4
   2483c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24844:	mov	r4, r0
   24848:	ldr	ip, [r0, #80]	; 0x50
   2484c:	ldrd	r0, [r0, #64]	; 0x40
   24850:	cmp	ip, #111	; 0x6f
   24854:	mov	r3, #0
   24858:	movhi	r5, #336	; 0x150
   2485c:	movls	r5, #208	; 0xd0
   24860:	movhi	lr, #328	; 0x148
   24864:	movls	lr, #200	; 0xc8
   24868:	movhi	sl, #256	; 0x100
   2486c:	movls	sl, #128	; 0x80
   24870:	movhi	fp, #240	; 0xf0
   24874:	movls	fp, #112	; 0x70
   24878:	adds	r0, r0, ip
   2487c:	adc	r1, r1, r3
   24880:	cmp	r3, r1
   24884:	cmpeq	ip, r0
   24888:	sub	sp, sp, #20
   2488c:	strd	r0, [r4, #64]	; 0x40
   24890:	ldrd	r6, [r4, #72]	; 0x48
   24894:	bls	248a4 <dcngettext@plt+0x1387c>
   24898:	adds	r6, r6, #1
   2489c:	adc	r7, r7, #0
   248a0:	strd	r6, [r4, #72]	; 0x48
   248a4:	lsl	r3, r7, #3
   248a8:	lsr	r8, r1, #29
   248ac:	orr	r3, r3, r6, lsr #29
   248b0:	lsl	r2, r6, #3
   248b4:	mov	r9, #0
   248b8:	orr	r2, r2, r8
   248bc:	orr	r3, r3, r9
   248c0:	add	r6, sp, #8
   248c4:	rev	r2, r2
   248c8:	rev	r3, r3
   248cc:	str	r2, [sp, #12]
   248d0:	str	r3, [sp, #8]
   248d4:	ldm	r6!, {r0, r1}
   248d8:	add	r3, r4, lr
   248dc:	mov	r6, sp
   248e0:	str	r0, [r4, lr]
   248e4:	str	r1, [r3, #4]
   248e8:	ldr	r3, [r4, #68]	; 0x44
   248ec:	ldr	r2, [r4, #64]	; 0x40
   248f0:	add	lr, r4, r5
   248f4:	lsl	r3, r3, #3
   248f8:	orr	r3, r3, r2, lsr #29
   248fc:	lsl	r2, r2, #3
   24900:	rev	r3, r3
   24904:	rev	r2, r2
   24908:	str	r2, [sp, #4]
   2490c:	str	r3, [sp]
   24910:	ldm	r6!, {r0, r1}
   24914:	add	r6, r4, #88	; 0x58
   24918:	sub	r2, fp, ip
   2491c:	str	r0, [r4, r5]
   24920:	str	r1, [lr, #4]
   24924:	add	r0, r6, ip
   24928:	ldr	r1, [pc, #24]	; 24948 <dcngettext@plt+0x13920>
   2492c:	bl	10df4 <memcpy@plt>
   24930:	mov	r2, r4
   24934:	mov	r1, sl
   24938:	mov	r0, r6
   2493c:	add	sp, sp, #20
   24940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24944:	b	12f08 <dcngettext@plt+0x1ee0>
   24948:	muleq	r2, r0, ip
   2494c:	push	{r4, r5, lr}
   24950:	mov	r4, r0
   24954:	mov	r5, r1
   24958:	sub	sp, sp, #12
   2495c:	bl	24840 <dcngettext@plt+0x13818>
   24960:	sub	ip, r4, #8
   24964:	mov	r2, r5
   24968:	add	r4, r4, #56	; 0x38
   2496c:	ldr	lr, [ip, #8]!
   24970:	mov	r3, sp
   24974:	rev	lr, lr
   24978:	ldr	r1, [ip, #4]
   2497c:	str	lr, [sp, #4]
   24980:	rev	r1, r1
   24984:	str	r1, [sp]
   24988:	ldm	r3!, {r0, r1}
   2498c:	cmp	ip, r4
   24990:	add	r2, r2, #8
   24994:	str	r0, [r2, #-8]
   24998:	str	r1, [r2, #-4]
   2499c:	bne	2496c <dcngettext@plt+0x13944>
   249a0:	mov	r0, r5
   249a4:	add	sp, sp, #12
   249a8:	pop	{r4, r5, pc}
   249ac:	push	{r4, r5, lr}
   249b0:	mov	r4, r0
   249b4:	mov	r5, r1
   249b8:	sub	sp, sp, #12
   249bc:	bl	24840 <dcngettext@plt+0x13818>
   249c0:	sub	ip, r4, #8
   249c4:	mov	r2, r5
   249c8:	add	r4, r4, #40	; 0x28
   249cc:	ldr	lr, [ip, #8]!
   249d0:	mov	r3, sp
   249d4:	rev	lr, lr
   249d8:	ldr	r1, [ip, #4]
   249dc:	str	lr, [sp, #4]
   249e0:	rev	r1, r1
   249e4:	str	r1, [sp]
   249e8:	ldm	r3!, {r0, r1}
   249ec:	cmp	ip, r4
   249f0:	add	r2, r2, #8
   249f4:	str	r0, [r2, #-8]
   249f8:	str	r1, [r2, #-4]
   249fc:	bne	249cc <dcngettext@plt+0x139a4>
   24a00:	mov	r0, r5
   24a04:	add	sp, sp, #12
   24a08:	pop	{r4, r5, pc}
   24a0c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24a10:	mov	r6, r2
   24a14:	ldr	r4, [r2, #80]	; 0x50
   24a18:	mov	sl, r0
   24a1c:	cmp	r4, #0
   24a20:	mov	r8, r1
   24a24:	bne	24aec <dcngettext@plt+0x13ac4>
   24a28:	cmp	r8, #127	; 0x7f
   24a2c:	bls	24adc <dcngettext@plt+0x13ab4>
   24a30:	tst	sl, #7
   24a34:	beq	24ac0 <dcngettext@plt+0x13a98>
   24a38:	cmp	r8, #128	; 0x80
   24a3c:	add	r9, r6, #88	; 0x58
   24a40:	beq	24a98 <dcngettext@plt+0x13a70>
   24a44:	mov	r5, r8
   24a48:	mov	r4, sl
   24a4c:	mov	r7, #128	; 0x80
   24a50:	mov	r1, r4
   24a54:	mov	r2, r7
   24a58:	mov	r0, r9
   24a5c:	bl	10df4 <memcpy@plt>
   24a60:	sub	r5, r5, #128	; 0x80
   24a64:	mov	r2, r6
   24a68:	mov	r1, r7
   24a6c:	bl	12f08 <dcngettext@plt+0x1ee0>
   24a70:	cmp	r5, #128	; 0x80
   24a74:	add	r4, r4, #128	; 0x80
   24a78:	bhi	24a50 <dcngettext@plt+0x13a28>
   24a7c:	sub	r3, r8, #129	; 0x81
   24a80:	bic	r2, r3, #127	; 0x7f
   24a84:	mov	r3, r2
   24a88:	sub	r8, r8, #128	; 0x80
   24a8c:	add	r2, r2, #128	; 0x80
   24a90:	sub	r8, r8, r3
   24a94:	add	sl, sl, r2
   24a98:	ldr	r4, [r6, #80]	; 0x50
   24a9c:	mov	r1, sl
   24aa0:	add	r0, r9, r4
   24aa4:	mov	r2, r8
   24aa8:	add	r4, r4, r8
   24aac:	bl	10df4 <memcpy@plt>
   24ab0:	cmp	r4, #127	; 0x7f
   24ab4:	bhi	24b2c <dcngettext@plt+0x13b04>
   24ab8:	str	r4, [r6, #80]	; 0x50
   24abc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24ac0:	bic	r4, r8, #127	; 0x7f
   24ac4:	mov	r0, sl
   24ac8:	mov	r1, r4
   24acc:	mov	r2, r6
   24ad0:	bl	12f08 <dcngettext@plt+0x1ee0>
   24ad4:	and	r8, r8, #127	; 0x7f
   24ad8:	add	sl, sl, r4
   24adc:	cmp	r8, #0
   24ae0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   24ae4:	add	r9, r6, #88	; 0x58
   24ae8:	b	24a98 <dcngettext@plt+0x13a70>
   24aec:	rsb	r5, r4, #256	; 0x100
   24af0:	cmp	r5, r1
   24af4:	movcs	r5, r1
   24af8:	add	r7, r2, #88	; 0x58
   24afc:	mov	r1, sl
   24b00:	mov	r2, r5
   24b04:	add	r0, r7, r4
   24b08:	bl	10df4 <memcpy@plt>
   24b0c:	ldr	r1, [r6, #80]	; 0x50
   24b10:	add	r1, r5, r1
   24b14:	cmp	r1, #128	; 0x80
   24b18:	str	r1, [r6, #80]	; 0x50
   24b1c:	bhi	24b58 <dcngettext@plt+0x13b30>
   24b20:	add	sl, sl, r5
   24b24:	sub	r8, r8, r5
   24b28:	b	24a28 <dcngettext@plt+0x13a00>
   24b2c:	sub	r4, r4, #128	; 0x80
   24b30:	mov	r2, r6
   24b34:	mov	r1, #128	; 0x80
   24b38:	mov	r0, r9
   24b3c:	bl	12f08 <dcngettext@plt+0x1ee0>
   24b40:	mov	r0, r9
   24b44:	mov	r2, r4
   24b48:	add	r1, r6, #216	; 0xd8
   24b4c:	bl	10df4 <memcpy@plt>
   24b50:	str	r4, [r6, #80]	; 0x50
   24b54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24b58:	mov	r2, r6
   24b5c:	mov	r0, r7
   24b60:	bic	r1, r1, #127	; 0x7f
   24b64:	bl	12f08 <dcngettext@plt+0x1ee0>
   24b68:	ldr	r2, [r6, #80]	; 0x50
   24b6c:	add	r1, r4, r5
   24b70:	and	r2, r2, #127	; 0x7f
   24b74:	bic	r1, r1, #127	; 0x7f
   24b78:	add	r1, r7, r1
   24b7c:	mov	r0, r7
   24b80:	str	r2, [r6, #80]	; 0x50
   24b84:	bl	10df4 <memcpy@plt>
   24b88:	b	24b20 <dcngettext@plt+0x13af8>
   24b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24b90:	mov	r5, r2
   24b94:	add	r7, pc, #500	; 0x1f4
   24b98:	ldrd	r6, [r7]
   24b9c:	sub	sp, sp, #356	; 0x164
   24ba0:	add	r3, pc, #496	; 0x1f0
   24ba4:	ldrd	r2, [r3]
   24ba8:	strd	r6, [sp, #16]
   24bac:	add	r7, pc, #492	; 0x1ec
   24bb0:	ldrd	r6, [r7]
   24bb4:	strd	r2, [sp, #24]
   24bb8:	add	r3, pc, #488	; 0x1e8
   24bbc:	ldrd	r2, [r3]
   24bc0:	strd	r6, [sp, #32]
   24bc4:	add	r7, pc, #484	; 0x1e4
   24bc8:	ldrd	r6, [r7]
   24bcc:	strd	r2, [sp, #40]	; 0x28
   24bd0:	add	r3, pc, #480	; 0x1e0
   24bd4:	ldrd	r2, [r3]
   24bd8:	add	fp, pc, #480	; 0x1e0
   24bdc:	ldrd	sl, [fp]
   24be0:	strd	r6, [sp, #48]	; 0x30
   24be4:	add	r7, pc, #476	; 0x1dc
   24be8:	ldrd	r6, [r7]
   24bec:	strd	r2, [sp, #56]	; 0x38
   24bf0:	mov	r2, #0
   24bf4:	mov	r3, #0
   24bf8:	mov	r8, r1
   24bfc:	cmp	r1, #127	; 0x7f
   24c00:	mov	r1, #0
   24c04:	strd	sl, [sp, #8]
   24c08:	strd	r6, [sp, #64]	; 0x40
   24c0c:	strd	r2, [sp, #80]	; 0x50
   24c10:	strd	r2, [sp, #72]	; 0x48
   24c14:	str	r1, [sp, #88]	; 0x58
   24c18:	mov	fp, r0
   24c1c:	bls	24cac <dcngettext@plt+0x13c84>
   24c20:	tst	r0, #7
   24c24:	beq	24d0c <dcngettext@plt+0x13ce4>
   24c28:	cmp	r8, #128	; 0x80
   24c2c:	beq	24d34 <dcngettext@plt+0x13d0c>
   24c30:	mov	r7, r8
   24c34:	mov	r6, r0
   24c38:	add	r4, sp, #8
   24c3c:	add	sl, sp, #96	; 0x60
   24c40:	mov	r9, #128	; 0x80
   24c44:	mov	r1, r6
   24c48:	mov	r2, r9
   24c4c:	mov	r0, sl
   24c50:	bl	10df4 <memcpy@plt>
   24c54:	sub	r7, r7, #128	; 0x80
   24c58:	mov	r2, r4
   24c5c:	mov	r1, r9
   24c60:	bl	12f08 <dcngettext@plt+0x1ee0>
   24c64:	cmp	r7, #128	; 0x80
   24c68:	add	r6, r6, #128	; 0x80
   24c6c:	bhi	24c44 <dcngettext@plt+0x13c1c>
   24c70:	sub	r2, r8, #129	; 0x81
   24c74:	bic	r1, r2, #127	; 0x7f
   24c78:	mov	r2, r1
   24c7c:	sub	r8, r8, #128	; 0x80
   24c80:	add	r1, r1, #128	; 0x80
   24c84:	sub	r2, r8, r2
   24c88:	add	r1, fp, r1
   24c8c:	ldr	r8, [sp, #88]	; 0x58
   24c90:	add	r0, sl, r8
   24c94:	add	r8, r2, r8
   24c98:	bl	10df4 <memcpy@plt>
   24c9c:	cmp	r8, #127	; 0x7f
   24ca0:	bhi	24d4c <dcngettext@plt+0x13d24>
   24ca4:	str	r8, [sp, #88]	; 0x58
   24ca8:	b	24cb8 <dcngettext@plt+0x13c90>
   24cac:	cmp	r8, #0
   24cb0:	bne	24d78 <dcngettext@plt+0x13d50>
   24cb4:	add	r4, sp, #8
   24cb8:	mov	r0, r4
   24cbc:	bl	24840 <dcngettext@plt+0x13818>
   24cc0:	mov	r2, r4
   24cc4:	mov	r3, r5
   24cc8:	add	lr, r5, #64	; 0x40
   24ccc:	ldm	r2, {r0, r1}
   24cd0:	mov	ip, sp
   24cd4:	add	r3, r3, #8
   24cd8:	rev	r0, r0
   24cdc:	rev	r1, r1
   24ce0:	str	r0, [sp, #4]
   24ce4:	str	r1, [sp]
   24ce8:	ldm	ip!, {r0, r1}
   24cec:	add	r2, r2, #8
   24cf0:	str	r0, [r3, #-8]
   24cf4:	str	r1, [r3, #-4]
   24cf8:	cmp	r3, lr
   24cfc:	bne	24ccc <dcngettext@plt+0x13ca4>
   24d00:	mov	r0, r5
   24d04:	add	sp, sp, #356	; 0x164
   24d08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24d0c:	bic	r6, r8, #127	; 0x7f
   24d10:	add	r4, sp, #8
   24d14:	mov	r1, r6
   24d18:	mov	r2, r4
   24d1c:	bl	12f08 <dcngettext@plt+0x1ee0>
   24d20:	ands	r2, r8, #127	; 0x7f
   24d24:	addne	r1, fp, r6
   24d28:	addne	sl, sp, #96	; 0x60
   24d2c:	beq	24cb8 <dcngettext@plt+0x13c90>
   24d30:	b	24c8c <dcngettext@plt+0x13c64>
   24d34:	add	sl, sp, #96	; 0x60
   24d38:	mov	r1, r0
   24d3c:	mov	r2, r8
   24d40:	mov	r0, sl
   24d44:	bl	10df4 <memcpy@plt>
   24d48:	add	r4, sp, #8
   24d4c:	mov	r2, r4
   24d50:	mov	r0, sl
   24d54:	sub	r8, r8, #128	; 0x80
   24d58:	mov	r1, #128	; 0x80
   24d5c:	bl	12f08 <dcngettext@plt+0x1ee0>
   24d60:	mov	r0, sl
   24d64:	mov	r2, r8
   24d68:	mov	r3, #256	; 0x100
   24d6c:	add	r1, sp, #224	; 0xe0
   24d70:	bl	10e60 <__memcpy_chk@plt>
   24d74:	b	24ca4 <dcngettext@plt+0x13c7c>
   24d78:	mov	r1, fp
   24d7c:	mov	r2, r8
   24d80:	add	r0, sp, #96	; 0x60
   24d84:	bl	10df4 <memcpy@plt>
   24d88:	add	r4, sp, #8
   24d8c:	b	24ca4 <dcngettext@plt+0x13c7c>
   24d90:	strbhi	sl, [sl], #1851	; 0x73b
   24d94:	bllt	1a107b0 <stdout@@GLIBC_2.4+0x19d3644>
   24d98:	vcmla.f32	d15, d4, d27[0], #90
   24d9c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   24da0:	svcpl	0x001d36f1
   24da4:	strbge	pc, [pc, #-1338]	; 24872 <dcngettext@plt+0x1384a>	; <UNPREDICTABLE>
   24da8:	sfmge	f0, 3, [r6, #836]!	; 0x344
   24dac:	tstpl	lr, pc, ror r2
   24db0:	blcs	fbfe34 <stdout@@GLIBC_2.4+0xf82cc8>
   24db4:	blls	17efec <stdout@@GLIBC_2.4+0x141e80>
   24db8:	blx	109436e <stdout@@GLIBC_2.4+0x1057202>
   24dbc:	svcne	0x0083d9ab
   24dc0:	vtbl.8	d12, {d12-d13}, d8
   24dc4:	bvs	29e768 <stdout@@GLIBC_2.4+0x2615fc>
   24dc8:	cmnne	lr, #1073741854	; 0x4000001e
   24dcc:	blpl	ff858238 <stdout@@GLIBC_2.4+0xff81b0cc>
   24dd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24dd4:	mov	r4, r2
   24dd8:	add	r9, pc, #504	; 0x1f8
   24ddc:	ldrd	r8, [r9]
   24de0:	sub	sp, sp, #356	; 0x164
   24de4:	add	r3, pc, #500	; 0x1f4
   24de8:	ldrd	r2, [r3]
   24dec:	strd	r8, [sp, #16]
   24df0:	add	r9, pc, #496	; 0x1f0
   24df4:	ldrd	r8, [r9]
   24df8:	strd	r2, [sp, #24]
   24dfc:	add	r3, pc, #492	; 0x1ec
   24e00:	ldrd	r2, [r3]
   24e04:	strd	r8, [sp, #32]
   24e08:	add	r9, pc, #488	; 0x1e8
   24e0c:	ldrd	r8, [r9]
   24e10:	strd	r2, [sp, #40]	; 0x28
   24e14:	add	r3, pc, #484	; 0x1e4
   24e18:	ldrd	r2, [r3]
   24e1c:	add	fp, pc, #484	; 0x1e4
   24e20:	ldrd	sl, [fp]
   24e24:	strd	r8, [sp, #48]	; 0x30
   24e28:	add	r9, pc, #480	; 0x1e0
   24e2c:	ldrd	r8, [r9]
   24e30:	strd	r2, [sp, #56]	; 0x38
   24e34:	mov	r2, #0
   24e38:	mov	r3, #0
   24e3c:	mov	r7, r1
   24e40:	cmp	r1, #127	; 0x7f
   24e44:	mov	r1, #0
   24e48:	strd	sl, [sp, #8]
   24e4c:	strd	r8, [sp, #64]	; 0x40
   24e50:	strd	r2, [sp, #80]	; 0x50
   24e54:	strd	r2, [sp, #72]	; 0x48
   24e58:	str	r1, [sp, #88]	; 0x58
   24e5c:	mov	fp, r0
   24e60:	bls	24ef0 <dcngettext@plt+0x13ec8>
   24e64:	tst	r0, #7
   24e68:	beq	24f50 <dcngettext@plt+0x13f28>
   24e6c:	cmp	r7, #128	; 0x80
   24e70:	beq	24f78 <dcngettext@plt+0x13f50>
   24e74:	mov	r6, r7
   24e78:	mov	r5, r0
   24e7c:	add	r9, sp, #8
   24e80:	add	sl, sp, #96	; 0x60
   24e84:	mov	r8, #128	; 0x80
   24e88:	mov	r1, r5
   24e8c:	mov	r2, r8
   24e90:	mov	r0, sl
   24e94:	bl	10df4 <memcpy@plt>
   24e98:	sub	r6, r6, #128	; 0x80
   24e9c:	mov	r2, r9
   24ea0:	mov	r1, r8
   24ea4:	bl	12f08 <dcngettext@plt+0x1ee0>
   24ea8:	cmp	r6, #128	; 0x80
   24eac:	add	r5, r5, #128	; 0x80
   24eb0:	bhi	24e88 <dcngettext@plt+0x13e60>
   24eb4:	sub	r2, r7, #129	; 0x81
   24eb8:	bic	r1, r2, #127	; 0x7f
   24ebc:	mov	r2, r1
   24ec0:	sub	r7, r7, #128	; 0x80
   24ec4:	add	r1, r1, #128	; 0x80
   24ec8:	sub	r2, r7, r2
   24ecc:	add	r1, fp, r1
   24ed0:	ldr	r7, [sp, #88]	; 0x58
   24ed4:	add	r0, sl, r7
   24ed8:	add	r7, r2, r7
   24edc:	bl	10df4 <memcpy@plt>
   24ee0:	cmp	r7, #127	; 0x7f
   24ee4:	bhi	24f90 <dcngettext@plt+0x13f68>
   24ee8:	str	r7, [sp, #88]	; 0x58
   24eec:	b	24efc <dcngettext@plt+0x13ed4>
   24ef0:	cmp	r7, #0
   24ef4:	bne	24fbc <dcngettext@plt+0x13f94>
   24ef8:	add	r9, sp, #8
   24efc:	mov	r0, r9
   24f00:	bl	24840 <dcngettext@plt+0x13818>
   24f04:	mov	ip, sp
   24f08:	mov	r3, r4
   24f0c:	add	lr, r4, #48	; 0x30
   24f10:	ldr	r0, [ip, #8]!
   24f14:	mov	r2, sp
   24f18:	rev	r0, r0
   24f1c:	ldr	r1, [ip, #4]
   24f20:	str	r0, [sp, #4]
   24f24:	rev	r1, r1
   24f28:	str	r1, [sp]
   24f2c:	ldm	r2!, {r0, r1}
   24f30:	add	r3, r3, #8
   24f34:	str	r0, [r3, #-8]
   24f38:	str	r1, [r3, #-4]
   24f3c:	cmp	lr, r3
   24f40:	bne	24f10 <dcngettext@plt+0x13ee8>
   24f44:	mov	r0, r4
   24f48:	add	sp, sp, #356	; 0x164
   24f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f50:	bic	r5, r7, #127	; 0x7f
   24f54:	add	r9, sp, #8
   24f58:	mov	r1, r5
   24f5c:	mov	r2, r9
   24f60:	bl	12f08 <dcngettext@plt+0x1ee0>
   24f64:	ands	r2, r7, #127	; 0x7f
   24f68:	addne	r1, fp, r5
   24f6c:	addne	sl, sp, #96	; 0x60
   24f70:	beq	24efc <dcngettext@plt+0x13ed4>
   24f74:	b	24ed0 <dcngettext@plt+0x13ea8>
   24f78:	add	sl, sp, #96	; 0x60
   24f7c:	mov	r1, r0
   24f80:	mov	r2, r7
   24f84:	mov	r0, sl
   24f88:	bl	10df4 <memcpy@plt>
   24f8c:	add	r9, sp, #8
   24f90:	mov	r2, r9
   24f94:	mov	r0, sl
   24f98:	sub	r7, r7, #128	; 0x80
   24f9c:	mov	r1, #128	; 0x80
   24fa0:	bl	12f08 <dcngettext@plt+0x1ee0>
   24fa4:	mov	r0, sl
   24fa8:	mov	r2, r7
   24fac:	mov	r3, #256	; 0x100
   24fb0:	add	r1, sp, #224	; 0xe0
   24fb4:	bl	10e60 <__memcpy_chk@plt>
   24fb8:	b	24ee8 <dcngettext@plt+0x13ec0>
   24fbc:	mov	r1, fp
   24fc0:	mov	r2, r7
   24fc4:	add	r0, sp, #96	; 0x60
   24fc8:	bl	10df4 <memcpy@plt>
   24fcc:	add	r9, sp, #8
   24fd0:	b	24ee8 <dcngettext@plt+0x13ec0>
   24fd4:	nop			; (mov r0, r0)
   24fd8:	ldrbtcc	sp, [ip], -r7, lsl #10
   24fdc:	addsvs	r2, sl, #688128	; 0xa8000
   24fe0:	rsbscc	sp, r0, r7, lsl sp
   24fe4:	cmpls	r9, sl, asr r1
   24fe8:			; <UNDEFINED> instruction: 0xf70e5939
   24fec:	strne	lr, [pc, #-3288]!	; 2431c <dcngettext@plt+0x132f4>
   24ff0:			; <UNDEFINED> instruction: 0xffc00b31
   24ff4:	ldrvs	r2, [r3, -r7, ror #12]!
   24ff8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   24ffc:			; <UNDEFINED> instruction: 0x8eb44a87
   25000:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   25004:	blle	330840 <stdout@@GLIBC_2.4+0x2f36d4>
   25008:	ldrdgt	r9, [r5, -r8]
   2500c:	blgt	fef0c588 <stdout@@GLIBC_2.4+0xfeecf41c>
   25010:	cdplt	15, 15, cr4, cr10, cr4, {5}
   25014:			; <UNDEFINED> instruction: 0x47b5481d
   25018:	push	{r4, r5}
   2501c:	pop	{r4, r5}
   25020:	b	10dc4 <posix_fadvise64@plt>
   25024:	cmp	r0, #0
   25028:	bxeq	lr
   2502c:	push	{r4, lr}
   25030:	sub	sp, sp, #16
   25034:	mov	r4, r1
   25038:	bl	10f68 <fileno@plt>
   2503c:	mov	r2, #0
   25040:	mov	r3, #0
   25044:	str	r4, [sp, #8]
   25048:	strd	r2, [sp]
   2504c:	bl	10dc4 <posix_fadvise64@plt>
   25050:	add	sp, sp, #16
   25054:	pop	{r4, pc}
   25058:	push	{r4, r5, lr}
   2505c:	sub	sp, sp, #12
   25060:	mov	r4, r0
   25064:	bl	10f68 <fileno@plt>
   25068:	cmp	r0, #0
   2506c:	mov	r0, r4
   25070:	blt	250ec <dcngettext@plt+0x140c4>
   25074:	bl	10ecc <__freading@plt>
   25078:	cmp	r0, #0
   2507c:	bne	250b8 <dcngettext@plt+0x14090>
   25080:	mov	r0, r4
   25084:	bl	250f8 <dcngettext@plt+0x140d0>
   25088:	cmp	r0, #0
   2508c:	beq	250e8 <dcngettext@plt+0x140c0>
   25090:	bl	10f2c <__errno_location@plt>
   25094:	mov	r5, r0
   25098:	mov	r0, r4
   2509c:	ldr	r4, [r5]
   250a0:	bl	10f80 <fclose@plt>
   250a4:	cmp	r4, #0
   250a8:	mvnne	r0, #0
   250ac:	strne	r4, [r5]
   250b0:	add	sp, sp, #12
   250b4:	pop	{r4, r5, pc}
   250b8:	mov	r0, r4
   250bc:	bl	10f68 <fileno@plt>
   250c0:	mov	r3, #1
   250c4:	str	r3, [sp]
   250c8:	mov	r2, #0
   250cc:	mov	r3, #0
   250d0:	bl	10e78 <lseek64@plt>
   250d4:	mvn	r3, #0
   250d8:	mvn	r2, #0
   250dc:	cmp	r1, r3
   250e0:	cmpeq	r0, r2
   250e4:	bne	25080 <dcngettext@plt+0x14058>
   250e8:	mov	r0, r4
   250ec:	add	sp, sp, #12
   250f0:	pop	{r4, r5, lr}
   250f4:	b	10f80 <fclose@plt>
   250f8:	push	{r4, lr}
   250fc:	subs	r4, r0, #0
   25100:	sub	sp, sp, #8
   25104:	beq	25120 <dcngettext@plt+0x140f8>
   25108:	bl	10ecc <__freading@plt>
   2510c:	cmp	r0, #0
   25110:	beq	25120 <dcngettext@plt+0x140f8>
   25114:	ldr	r3, [r4]
   25118:	tst	r3, #256	; 0x100
   2511c:	bne	25130 <dcngettext@plt+0x14108>
   25120:	mov	r0, r4
   25124:	add	sp, sp, #8
   25128:	pop	{r4, lr}
   2512c:	b	10dd0 <fflush@plt>
   25130:	mov	r3, #1
   25134:	str	r3, [sp]
   25138:	mov	r2, #0
   2513c:	mov	r3, #0
   25140:	mov	r0, r4
   25144:	bl	25248 <dcngettext@plt+0x14220>
   25148:	mov	r0, r4
   2514c:	add	sp, sp, #8
   25150:	pop	{r4, lr}
   25154:	b	10dd0 <fflush@plt>
   25158:	push	{r4, r5, r6, lr}
   2515c:	mov	r5, r1
   25160:	bl	10fe0 <fopen64@plt>
   25164:	subs	r4, r0, #0
   25168:	beq	25178 <dcngettext@plt+0x14150>
   2516c:	bl	10f68 <fileno@plt>
   25170:	cmp	r0, #2
   25174:	bls	25180 <dcngettext@plt+0x14158>
   25178:	mov	r0, r4
   2517c:	pop	{r4, r5, r6, pc}
   25180:	bl	29334 <dcngettext@plt+0x1830c>
   25184:	subs	r6, r0, #0
   25188:	blt	251d0 <dcngettext@plt+0x141a8>
   2518c:	mov	r0, r4
   25190:	bl	25058 <dcngettext@plt+0x14030>
   25194:	cmp	r0, #0
   25198:	bne	251b0 <dcngettext@plt+0x14188>
   2519c:	mov	r1, r5
   251a0:	mov	r0, r6
   251a4:	bl	10d7c <fdopen@plt>
   251a8:	subs	r4, r0, #0
   251ac:	bne	25178 <dcngettext@plt+0x14150>
   251b0:	bl	10f2c <__errno_location@plt>
   251b4:	mov	r4, #0
   251b8:	mov	r5, r0
   251bc:	mov	r0, r6
   251c0:	ldr	r6, [r5]
   251c4:	bl	1101c <close@plt>
   251c8:	str	r6, [r5]
   251cc:	b	25178 <dcngettext@plt+0x14150>
   251d0:	bl	10f2c <__errno_location@plt>
   251d4:	mov	r5, r0
   251d8:	mov	r0, r4
   251dc:	ldr	r6, [r5]
   251e0:	mov	r4, #0
   251e4:	bl	25058 <dcngettext@plt+0x14030>
   251e8:	str	r6, [r5]
   251ec:	b	25178 <dcngettext@plt+0x14150>
   251f0:	push	{r4, r5, lr}
   251f4:	sub	sp, sp, #12
   251f8:	mov	r5, r0
   251fc:	bl	10f2c <__errno_location@plt>
   25200:	mov	r2, #0
   25204:	mov	r4, r0
   25208:	ldr	r3, [r0]
   2520c:	str	r2, [r4]
   25210:	mov	r0, r5
   25214:	str	r3, [sp]
   25218:	str	r3, [sp, #4]
   2521c:	bl	10ddc <free@plt>
   25220:	ldr	r3, [r4]
   25224:	add	r2, sp, #8
   25228:	cmp	r3, #0
   2522c:	moveq	r3, #4
   25230:	movne	r3, #0
   25234:	add	r3, r2, r3
   25238:	ldr	r3, [r3, #-8]
   2523c:	str	r3, [r4]
   25240:	add	sp, sp, #12
   25244:	pop	{r4, r5, pc}
   25248:	push	{r4, r5, r6, r7, r8, lr}
   2524c:	sub	sp, sp, #8
   25250:	ldmib	r0, {ip, lr}
   25254:	mov	r4, r0
   25258:	ldr	r5, [sp, #32]
   2525c:	cmp	lr, ip
   25260:	beq	25278 <dcngettext@plt+0x14250>
   25264:	str	r5, [sp, #32]
   25268:	mov	r0, r4
   2526c:	add	sp, sp, #8
   25270:	pop	{r4, r5, r6, r7, r8, lr}
   25274:	b	10f8c <fseeko64@plt>
   25278:	ldr	lr, [r0, #20]
   2527c:	ldr	ip, [r0, #16]
   25280:	cmp	lr, ip
   25284:	bne	25264 <dcngettext@plt+0x1423c>
   25288:	ldr	r8, [r0, #36]	; 0x24
   2528c:	cmp	r8, #0
   25290:	bne	25264 <dcngettext@plt+0x1423c>
   25294:	mov	r6, r2
   25298:	mov	r7, r3
   2529c:	bl	10f68 <fileno@plt>
   252a0:	mov	r2, r6
   252a4:	mov	r3, r7
   252a8:	str	r5, [sp]
   252ac:	bl	10e78 <lseek64@plt>
   252b0:	mvn	r3, #0
   252b4:	mvn	r2, #0
   252b8:	cmp	r1, r3
   252bc:	cmpeq	r0, r2
   252c0:	beq	252e0 <dcngettext@plt+0x142b8>
   252c4:	ldr	r3, [r4]
   252c8:	strd	r0, [r4, #80]	; 0x50
   252cc:	mov	r0, r8
   252d0:	bic	r3, r3, #16
   252d4:	str	r3, [r4]
   252d8:	add	sp, sp, #8
   252dc:	pop	{r4, r5, r6, r7, r8, pc}
   252e0:	mvn	r0, #0
   252e4:	b	252d8 <dcngettext@plt+0x142b0>
   252e8:	push	{r4, r5, r6, lr}
   252ec:	subs	r4, r0, #0
   252f0:	beq	25364 <dcngettext@plt+0x1433c>
   252f4:	mov	r1, #47	; 0x2f
   252f8:	bl	10fbc <strrchr@plt>
   252fc:	subs	r5, r0, #0
   25300:	beq	25350 <dcngettext@plt+0x14328>
   25304:	add	r6, r5, #1
   25308:	sub	r3, r6, r4
   2530c:	cmp	r3, #6
   25310:	ble	25350 <dcngettext@plt+0x14328>
   25314:	mov	r2, #7
   25318:	ldr	r1, [pc, #96]	; 25380 <dcngettext@plt+0x14358>
   2531c:	sub	r0, r5, #6
   25320:	bl	11004 <strncmp@plt>
   25324:	cmp	r0, #0
   25328:	bne	25350 <dcngettext@plt+0x14328>
   2532c:	mov	r2, #3
   25330:	ldr	r1, [pc, #76]	; 25384 <dcngettext@plt+0x1435c>
   25334:	mov	r0, r6
   25338:	bl	11004 <strncmp@plt>
   2533c:	cmp	r0, #0
   25340:	movne	r4, r6
   25344:	ldreq	r3, [pc, #60]	; 25388 <dcngettext@plt+0x14360>
   25348:	addeq	r4, r5, #4
   2534c:	streq	r4, [r3]
   25350:	ldr	r2, [pc, #52]	; 2538c <dcngettext@plt+0x14364>
   25354:	ldr	r3, [pc, #52]	; 25390 <dcngettext@plt+0x14368>
   25358:	str	r4, [r2]
   2535c:	str	r4, [r3]
   25360:	pop	{r4, r5, r6, pc}
   25364:	ldr	r3, [pc, #40]	; 25394 <dcngettext@plt+0x1436c>
   25368:	mov	r2, #55	; 0x37
   2536c:	mov	r1, #1
   25370:	ldr	r3, [r3]
   25374:	ldr	r0, [pc, #28]	; 25398 <dcngettext@plt+0x14370>
   25378:	bl	10e6c <fwrite@plt>
   2537c:	bl	11010 <abort@plt>
   25380:	andeq	fp, r2, r8, asr #26
   25384:	andeq	fp, r2, r0, asr sp
   25388:	andeq	sp, r3, r0, asr r1
   2538c:	andeq	sp, r3, ip, lsl #3
   25390:	andeq	sp, r3, r4, asr r1
   25394:	andeq	sp, r3, r0, ror #2
   25398:	andeq	fp, r2, r0, lsl sp
   2539c:	push	{r4, r5, r6, lr}
   253a0:	mov	r4, r0
   253a4:	mov	r5, r1
   253a8:	bl	2a724 <dcngettext@plt+0x196fc>
   253ac:	ldrb	r3, [r0]
   253b0:	bic	r3, r3, #32
   253b4:	cmp	r3, #85	; 0x55
   253b8:	bne	25418 <dcngettext@plt+0x143f0>
   253bc:	ldrb	r3, [r0, #1]
   253c0:	bic	r3, r3, #32
   253c4:	cmp	r3, #84	; 0x54
   253c8:	bne	25454 <dcngettext@plt+0x1442c>
   253cc:	ldrb	r3, [r0, #2]
   253d0:	bic	r3, r3, #32
   253d4:	cmp	r3, #70	; 0x46
   253d8:	bne	25454 <dcngettext@plt+0x1442c>
   253dc:	ldrb	r3, [r0, #3]
   253e0:	cmp	r3, #45	; 0x2d
   253e4:	bne	25454 <dcngettext@plt+0x1442c>
   253e8:	ldrb	r3, [r0, #4]
   253ec:	cmp	r3, #56	; 0x38
   253f0:	bne	25454 <dcngettext@plt+0x1442c>
   253f4:	ldrb	r3, [r0, #5]
   253f8:	cmp	r3, #0
   253fc:	bne	25454 <dcngettext@plt+0x1442c>
   25400:	ldrb	r2, [r4]
   25404:	ldr	r3, [pc, #152]	; 254a4 <dcngettext@plt+0x1447c>
   25408:	ldr	r0, [pc, #152]	; 254a8 <dcngettext@plt+0x14480>
   2540c:	cmp	r2, #96	; 0x60
   25410:	movne	r0, r3
   25414:	pop	{r4, r5, r6, pc}
   25418:	cmp	r3, #71	; 0x47
   2541c:	bne	25454 <dcngettext@plt+0x1442c>
   25420:	ldrb	r3, [r0, #1]
   25424:	bic	r3, r3, #32
   25428:	cmp	r3, #66	; 0x42
   2542c:	bne	25454 <dcngettext@plt+0x1442c>
   25430:	ldrb	r3, [r0, #2]
   25434:	cmp	r3, #49	; 0x31
   25438:	bne	25454 <dcngettext@plt+0x1442c>
   2543c:	ldrb	r3, [r0, #3]
   25440:	cmp	r3, #56	; 0x38
   25444:	bne	25454 <dcngettext@plt+0x1442c>
   25448:	ldrb	r3, [r0, #4]
   2544c:	cmp	r3, #48	; 0x30
   25450:	beq	25468 <dcngettext@plt+0x14440>
   25454:	ldr	r3, [pc, #80]	; 254ac <dcngettext@plt+0x14484>
   25458:	cmp	r5, #9
   2545c:	ldr	r0, [pc, #76]	; 254b0 <dcngettext@plt+0x14488>
   25460:	movne	r0, r3
   25464:	pop	{r4, r5, r6, pc}
   25468:	ldrb	r3, [r0, #5]
   2546c:	cmp	r3, #51	; 0x33
   25470:	bne	25454 <dcngettext@plt+0x1442c>
   25474:	ldrb	r3, [r0, #6]
   25478:	cmp	r3, #48	; 0x30
   2547c:	bne	25454 <dcngettext@plt+0x1442c>
   25480:	ldrb	r3, [r0, #7]
   25484:	cmp	r3, #0
   25488:	bne	25454 <dcngettext@plt+0x1442c>
   2548c:	ldrb	r2, [r4]
   25490:	ldr	r3, [pc, #28]	; 254b4 <dcngettext@plt+0x1448c>
   25494:	ldr	r0, [pc, #28]	; 254b8 <dcngettext@plt+0x14490>
   25498:	cmp	r2, #96	; 0x60
   2549c:	movne	r0, r3
   254a0:	pop	{r4, r5, r6, pc}
   254a4:	andeq	fp, r2, ip, lsr #27
   254a8:	andeq	fp, r2, r8, lsr #27
   254ac:			; <UNDEFINED> instruction: 0x0002bdbc
   254b0:			; <UNDEFINED> instruction: 0x0002bdb8
   254b4:			; <UNDEFINED> instruction: 0x0002bdb4
   254b8:			; <UNDEFINED> instruction: 0x0002bdb0
   254bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   254c0:	sub	sp, sp, #140	; 0x8c
   254c4:	mov	r9, r1
   254c8:	str	r3, [sp, #24]
   254cc:	mov	r3, #1
   254d0:	mov	sl, r0
   254d4:	str	r2, [sp, #44]	; 0x2c
   254d8:	str	r3, [sp, #28]
   254dc:	bl	10e84 <__ctype_get_mb_cur_max@plt>
   254e0:	ldr	r3, [sp, #180]	; 0xb4
   254e4:	mov	fp, r9
   254e8:	mov	r9, sl
   254ec:	lsr	r3, r3, #1
   254f0:	and	r3, r3, #1
   254f4:	str	r3, [sp, #40]	; 0x28
   254f8:	ldr	r3, [sp, #180]	; 0xb4
   254fc:	mov	r2, #0
   25500:	and	r3, r3, #4
   25504:	str	r3, [sp, #100]	; 0x64
   25508:	ldr	r3, [sp, #180]	; 0xb4
   2550c:	str	r2, [sp, #76]	; 0x4c
   25510:	and	r3, r3, #1
   25514:	str	r3, [sp, #96]	; 0x60
   25518:	str	r2, [sp, #36]	; 0x24
   2551c:	str	r2, [sp, #56]	; 0x38
   25520:	str	r2, [sp, #68]	; 0x44
   25524:	str	r2, [sp, #72]	; 0x48
   25528:	str	r2, [sp, #84]	; 0x54
   2552c:	str	r0, [sp, #80]	; 0x50
   25530:	ldr	r3, [sp, #176]	; 0xb0
   25534:	cmp	r3, #10
   25538:	ldrls	pc, [pc, r3, lsl #2]
   2553c:	b	26714 <dcngettext@plt+0x156ec>
   25540:	andeq	r5, r2, ip, ror #10
   25544:	andeq	r5, r2, ip, lsl #17
   25548:	andeq	r5, r2, r4, ror #19
   2554c:	andeq	r5, r2, r0, asr #17
   25550:	andeq	r5, r2, r8, lsr sl
   25554:	andeq	r5, r2, r8, lsl sl
   25558:	andeq	r5, r2, r0, ror #17
   2555c:	andeq	r5, r2, r4, lsl #18
   25560:	andeq	r5, r2, ip, lsr #18
   25564:	andeq	r5, r2, ip, lsr #18
   25568:	andeq	r5, r2, ip, lsr #18
   2556c:	mov	r3, #0
   25570:	ldr	r1, [sp, #56]	; 0x38
   25574:	ldr	r2, [sp, #176]	; 0xb0
   25578:	ldr	lr, [sp, #176]	; 0xb0
   2557c:	mov	r8, r3
   25580:	mov	ip, r3
   25584:	str	r3, [sp, #40]	; 0x28
   25588:	mov	r3, r1
   2558c:	cmp	r2, #2
   25590:	moveq	r3, #0
   25594:	andne	r3, r3, #1
   25598:	mov	r0, r3
   2559c:	str	r3, [sp, #92]	; 0x5c
   255a0:	ldr	r3, [sp, #68]	; 0x44
   255a4:	sub	lr, lr, #2
   255a8:	adds	r2, r3, #0
   255ac:	movne	r2, #1
   255b0:	and	r3, r1, ip
   255b4:	and	r3, r2, r3
   255b8:	clz	lr, lr
   255bc:	str	r3, [sp, #88]	; 0x58
   255c0:	lsr	lr, lr, #5
   255c4:	mov	r3, ip
   255c8:	and	r3, r3, lr
   255cc:	mov	sl, #0
   255d0:	and	r0, r2, r0
   255d4:	str	r3, [sp, #64]	; 0x40
   255d8:	eor	r3, r1, #1
   255dc:	str	lr, [sp, #52]	; 0x34
   255e0:	str	r0, [sp, #48]	; 0x30
   255e4:	str	r3, [sp, #60]	; 0x3c
   255e8:	ldr	r3, [sp, #24]
   255ec:	cmn	r3, #1
   255f0:	beq	25b20 <dcngettext@plt+0x14af8>
   255f4:	subs	r7, r3, sl
   255f8:	movne	r7, #1
   255fc:	cmp	r7, #0
   25600:	beq	25b38 <dcngettext@plt+0x14b10>
   25604:	ldr	r3, [sp, #48]	; 0x30
   25608:	cmp	r3, #0
   2560c:	beq	25ea4 <dcngettext@plt+0x14e7c>
   25610:	ldr	r2, [sp, #68]	; 0x44
   25614:	ldr	r1, [sp, #24]
   25618:	cmp	r2, #1
   2561c:	mov	r3, r2
   25620:	movls	r3, #0
   25624:	movhi	r3, #1
   25628:	cmn	r1, #1
   2562c:	movne	r3, #0
   25630:	cmp	r3, #0
   25634:	add	r4, sl, r2
   25638:	beq	25648 <dcngettext@plt+0x14620>
   2563c:	ldr	r0, [sp, #44]	; 0x2c
   25640:	bl	10f14 <strlen@plt>
   25644:	str	r0, [sp, #24]
   25648:	ldr	r3, [sp, #24]
   2564c:	cmp	r3, r4
   25650:	ldr	r3, [sp, #44]	; 0x2c
   25654:	add	r5, r3, sl
   25658:	bcc	25eac <dcngettext@plt+0x14e84>
   2565c:	mov	r0, r5
   25660:	ldr	r2, [sp, #68]	; 0x44
   25664:	ldr	r1, [sp, #72]	; 0x48
   25668:	bl	10e18 <memcmp@plt>
   2566c:	cmp	r0, #0
   25670:	bne	25eac <dcngettext@plt+0x14e84>
   25674:	ldr	r3, [sp, #40]	; 0x28
   25678:	cmp	r3, #0
   2567c:	bne	26868 <dcngettext@plt+0x15840>
   25680:	ldrb	r4, [r5]
   25684:	cmp	r4, #126	; 0x7e
   25688:	ldrls	pc, [pc, r4, lsl #2]
   2568c:	b	267a4 <dcngettext@plt+0x1577c>
   25690:	andeq	r5, r2, r4, ror #26
   25694:	andeq	r6, r2, r4, lsr #15
   25698:	andeq	r6, r2, r4, lsr #15
   2569c:	andeq	r6, r2, r4, lsr #15
   256a0:	andeq	r6, r2, r4, lsr #15
   256a4:	andeq	r6, r2, r4, lsr #15
   256a8:	andeq	r6, r2, r4, lsr #15
   256ac:	andeq	r5, r2, r0, asr sp
   256b0:	andeq	r5, r2, ip, lsr sp
   256b4:	andeq	r5, r2, r8, lsl sp
   256b8:	strdeq	r5, [r2], -r8
   256bc:	andeq	r5, r2, r8, lsr #26
   256c0:	andeq	r5, r2, r0, ror #24
   256c4:	muleq	r2, r4, lr
   256c8:	andeq	r6, r2, r4, lsr #15
   256cc:	andeq	r6, r2, r4, lsr #15
   256d0:	andeq	r6, r2, r4, lsr #15
   256d4:	andeq	r6, r2, r4, lsr #15
   256d8:	andeq	r6, r2, r4, lsr #15
   256dc:	andeq	r6, r2, r4, lsr #15
   256e0:	andeq	r6, r2, r4, lsr #15
   256e4:	andeq	r6, r2, r4, lsr #15
   256e8:	andeq	r6, r2, r4, lsr #15
   256ec:	andeq	r6, r2, r4, lsr #15
   256f0:	andeq	r6, r2, r4, lsr #15
   256f4:	andeq	r6, r2, r4, lsr #15
   256f8:	andeq	r6, r2, r4, lsr #15
   256fc:	andeq	r6, r2, r4, lsr #15
   25700:	andeq	r6, r2, r4, lsr #15
   25704:	andeq	r6, r2, r4, lsr #15
   25708:	andeq	r6, r2, r4, lsr #15
   2570c:	andeq	r6, r2, r4, lsr #15
   25710:	andeq	r5, r2, r4, lsl #29
   25714:	andeq	r5, r2, r4, ror #28
   25718:	andeq	r5, r2, r4, ror #28
   2571c:	andeq	r5, r2, r4, asr #28
   25720:	andeq	r5, r2, r4, ror #28
   25724:	andeq	r5, r2, r0, asr ip
   25728:	andeq	r5, r2, r4, ror #28
   2572c:	andeq	r5, r2, ip, lsr #24
   25730:	andeq	r5, r2, r4, ror #28
   25734:	andeq	r5, r2, r4, ror #28
   25738:	andeq	r5, r2, r4, ror #28
   2573c:	andeq	r5, r2, r0, asr ip
   25740:	andeq	r5, r2, r0, asr ip
   25744:	andeq	r5, r2, r0, asr ip
   25748:	andeq	r5, r2, r0, asr ip
   2574c:	andeq	r5, r2, r0, asr ip
   25750:	andeq	r5, r2, r0, asr ip
   25754:	andeq	r5, r2, r0, asr ip
   25758:	andeq	r5, r2, r0, asr ip
   2575c:	andeq	r5, r2, r0, asr ip
   25760:	andeq	r5, r2, r0, asr ip
   25764:	andeq	r5, r2, r0, asr ip
   25768:	andeq	r5, r2, r0, asr ip
   2576c:	andeq	r5, r2, r0, asr ip
   25770:	andeq	r5, r2, r0, asr ip
   25774:	andeq	r5, r2, r0, asr ip
   25778:	andeq	r5, r2, r0, asr ip
   2577c:	andeq	r5, r2, r4, ror #28
   25780:	andeq	r5, r2, r4, ror #28
   25784:	andeq	r5, r2, r4, ror #28
   25788:	andeq	r5, r2, r4, ror #28
   2578c:	ldrdeq	r5, [r2], -ip
   25790:	andeq	r6, r2, r4, lsr #15
   25794:	andeq	r5, r2, r0, asr ip
   25798:	andeq	r5, r2, r0, asr ip
   2579c:	andeq	r5, r2, r0, asr ip
   257a0:	andeq	r5, r2, r0, asr ip
   257a4:	andeq	r5, r2, r0, asr ip
   257a8:	andeq	r5, r2, r0, asr ip
   257ac:	andeq	r5, r2, r0, asr ip
   257b0:	andeq	r5, r2, r0, asr ip
   257b4:	andeq	r5, r2, r0, asr ip
   257b8:	andeq	r5, r2, r0, asr ip
   257bc:	andeq	r5, r2, r0, asr ip
   257c0:	andeq	r5, r2, r0, asr ip
   257c4:	andeq	r5, r2, r0, asr ip
   257c8:	andeq	r5, r2, r0, asr ip
   257cc:	andeq	r5, r2, r0, asr ip
   257d0:	andeq	r5, r2, r0, asr ip
   257d4:	andeq	r5, r2, r0, asr ip
   257d8:	andeq	r5, r2, r0, asr ip
   257dc:	andeq	r5, r2, r0, asr ip
   257e0:	andeq	r5, r2, r0, asr ip
   257e4:	andeq	r5, r2, r0, asr ip
   257e8:	andeq	r5, r2, r0, asr ip
   257ec:	andeq	r5, r2, r0, asr ip
   257f0:	andeq	r5, r2, r0, asr ip
   257f4:	andeq	r5, r2, r0, asr ip
   257f8:	andeq	r5, r2, r0, asr ip
   257fc:	andeq	r5, r2, r4, ror #28
   25800:	andeq	r5, r2, r8, lsr #23
   25804:	andeq	r5, r2, r0, asr ip
   25808:	andeq	r5, r2, r4, ror #28
   2580c:	andeq	r5, r2, r0, asr ip
   25810:	andeq	r5, r2, r4, ror #28
   25814:	andeq	r5, r2, r0, asr ip
   25818:	andeq	r5, r2, r0, asr ip
   2581c:	andeq	r5, r2, r0, asr ip
   25820:	andeq	r5, r2, r0, asr ip
   25824:	andeq	r5, r2, r0, asr ip
   25828:	andeq	r5, r2, r0, asr ip
   2582c:	andeq	r5, r2, r0, asr ip
   25830:	andeq	r5, r2, r0, asr ip
   25834:	andeq	r5, r2, r0, asr ip
   25838:	andeq	r5, r2, r0, asr ip
   2583c:	andeq	r5, r2, r0, asr ip
   25840:	andeq	r5, r2, r0, asr ip
   25844:	andeq	r5, r2, r0, asr ip
   25848:	andeq	r5, r2, r0, asr ip
   2584c:	andeq	r5, r2, r0, asr ip
   25850:	andeq	r5, r2, r0, asr ip
   25854:	andeq	r5, r2, r0, asr ip
   25858:	andeq	r5, r2, r0, asr ip
   2585c:	andeq	r5, r2, r0, asr ip
   25860:	andeq	r5, r2, r0, asr ip
   25864:	andeq	r5, r2, r0, asr ip
   25868:	andeq	r5, r2, r0, asr ip
   2586c:	andeq	r5, r2, r0, asr ip
   25870:	andeq	r5, r2, r0, asr ip
   25874:	andeq	r5, r2, r0, asr ip
   25878:	andeq	r5, r2, r0, asr ip
   2587c:	andeq	r5, r2, r0, ror #20
   25880:	andeq	r5, r2, r4, ror #28
   25884:	andeq	r5, r2, r0, ror #20
   25888:	andeq	r5, r2, r4, asr #28
   2588c:	mov	r3, #1
   25890:	str	r3, [sp, #40]	; 0x28
   25894:	str	r3, [sp, #68]	; 0x44
   25898:	mov	r8, #0
   2589c:	ldr	r3, [pc, #4056]	; 2687c <dcngettext@plt+0x15854>
   258a0:	str	r3, [sp, #72]	; 0x48
   258a4:	mov	r3, #2
   258a8:	str	r3, [sp, #176]	; 0xb0
   258ac:	ldr	r1, [sp, #56]	; 0x38
   258b0:	mov	r2, r3
   258b4:	ldr	ip, [sp, #40]	; 0x28
   258b8:	mov	lr, r3
   258bc:	b	25588 <dcngettext@plt+0x14560>
   258c0:	mov	r3, #1
   258c4:	str	r3, [sp, #56]	; 0x38
   258c8:	str	r3, [sp, #68]	; 0x44
   258cc:	str	r3, [sp, #40]	; 0x28
   258d0:	ldr	r3, [pc, #4004]	; 2687c <dcngettext@plt+0x15854>
   258d4:	mov	r8, #0
   258d8:	str	r3, [sp, #72]	; 0x48
   258dc:	b	258a4 <dcngettext@plt+0x1487c>
   258e0:	mov	r3, #1
   258e4:	str	r3, [sp, #56]	; 0x38
   258e8:	str	r3, [sp, #68]	; 0x44
   258ec:	str	r3, [sp, #40]	; 0x28
   258f0:	ldr	r3, [pc, #3976]	; 26880 <dcngettext@plt+0x15858>
   258f4:	mov	r8, #0
   258f8:	str	r3, [sp, #72]	; 0x48
   258fc:	mov	r3, #5
   25900:	b	258a8 <dcngettext@plt+0x14880>
   25904:	mov	r3, #0
   25908:	str	r3, [sp, #40]	; 0x28
   2590c:	mov	r3, #1
   25910:	str	r3, [sp, #56]	; 0x38
   25914:	mov	r8, #0
   25918:	mov	r1, r3
   2591c:	ldr	r2, [sp, #176]	; 0xb0
   25920:	ldr	ip, [sp, #40]	; 0x28
   25924:	ldr	lr, [sp, #176]	; 0xb0
   25928:	b	25588 <dcngettext@plt+0x14560>
   2592c:	ldr	r3, [sp, #176]	; 0xb0
   25930:	cmp	r3, #10
   25934:	beq	25978 <dcngettext@plt+0x14950>
   25938:	mov	r2, #5
   2593c:	ldr	r1, [pc, #3904]	; 26884 <dcngettext@plt+0x1585c>
   25940:	mov	r0, #0
   25944:	bl	10e30 <dcgettext@plt>
   25948:	ldr	r2, [pc, #3892]	; 26884 <dcngettext@plt+0x1585c>
   2594c:	cmp	r0, r2
   25950:	str	r0, [sp, #188]	; 0xbc
   25954:	beq	26a10 <dcngettext@plt+0x159e8>
   25958:	mov	r2, #5
   2595c:	ldr	r1, [pc, #3864]	; 2687c <dcngettext@plt+0x15854>
   25960:	mov	r0, #0
   25964:	bl	10e30 <dcgettext@plt>
   25968:	ldr	r2, [pc, #3852]	; 2687c <dcngettext@plt+0x15854>
   2596c:	cmp	r0, r2
   25970:	str	r0, [sp, #192]	; 0xc0
   25974:	beq	26a00 <dcngettext@plt+0x159d8>
   25978:	ldr	r8, [sp, #40]	; 0x28
   2597c:	cmp	r8, #0
   25980:	movne	r8, #0
   25984:	bne	259b4 <dcngettext@plt+0x1498c>
   25988:	ldr	r3, [sp, #188]	; 0xbc
   2598c:	ldrb	r3, [r3]
   25990:	cmp	r3, #0
   25994:	beq	259b4 <dcngettext@plt+0x1498c>
   25998:	ldr	r2, [sp, #188]	; 0xbc
   2599c:	cmp	fp, r8
   259a0:	strbhi	r3, [r9, r8]
   259a4:	ldrb	r3, [r2, #1]!
   259a8:	add	r8, r8, #1
   259ac:	cmp	r3, #0
   259b0:	bne	2599c <dcngettext@plt+0x14974>
   259b4:	ldr	r0, [sp, #192]	; 0xc0
   259b8:	bl	10f14 <strlen@plt>
   259bc:	ldr	r3, [sp, #192]	; 0xc0
   259c0:	ldr	r2, [sp, #176]	; 0xb0
   259c4:	str	r3, [sp, #72]	; 0x48
   259c8:	mov	r3, #1
   259cc:	str	r3, [sp, #56]	; 0x38
   259d0:	mov	r1, r3
   259d4:	ldr	ip, [sp, #40]	; 0x28
   259d8:	ldr	lr, [sp, #176]	; 0xb0
   259dc:	str	r0, [sp, #68]	; 0x44
   259e0:	b	25588 <dcngettext@plt+0x14560>
   259e4:	ldr	r3, [sp, #40]	; 0x28
   259e8:	cmp	r3, #0
   259ec:	beq	26694 <dcngettext@plt+0x1566c>
   259f0:	mov	r3, #1
   259f4:	str	r3, [sp, #68]	; 0x44
   259f8:	ldr	r3, [pc, #3708]	; 2687c <dcngettext@plt+0x15854>
   259fc:	str	r3, [sp, #72]	; 0x48
   25a00:	mov	r8, #0
   25a04:	ldr	r1, [sp, #56]	; 0x38
   25a08:	ldr	r2, [sp, #176]	; 0xb0
   25a0c:	ldr	ip, [sp, #40]	; 0x28
   25a10:	ldr	lr, [sp, #176]	; 0xb0
   25a14:	b	25588 <dcngettext@plt+0x14560>
   25a18:	ldr	r3, [sp, #40]	; 0x28
   25a1c:	cmp	r3, #0
   25a20:	beq	26718 <dcngettext@plt+0x156f0>
   25a24:	str	r3, [sp, #56]	; 0x38
   25a28:	mov	r3, #1
   25a2c:	str	r3, [sp, #68]	; 0x44
   25a30:	ldr	r3, [pc, #3656]	; 26880 <dcngettext@plt+0x15858>
   25a34:	b	259fc <dcngettext@plt+0x149d4>
   25a38:	ldr	r3, [sp, #40]	; 0x28
   25a3c:	cmp	r3, #0
   25a40:	mov	r3, #1
   25a44:	streq	r3, [sp, #56]	; 0x38
   25a48:	beq	26694 <dcngettext@plt+0x1566c>
   25a4c:	str	r3, [sp, #68]	; 0x44
   25a50:	ldr	r3, [pc, #3620]	; 2687c <dcngettext@plt+0x15854>
   25a54:	mov	r8, #0
   25a58:	str	r3, [sp, #72]	; 0x48
   25a5c:	b	258a4 <dcngettext@plt+0x1487c>
   25a60:	ldr	r3, [sp, #24]
   25a64:	ldr	r6, [sp, #48]	; 0x30
   25a68:	cmn	r3, #1
   25a6c:	beq	260c8 <dcngettext@plt+0x150a0>
   25a70:	subs	r3, r3, #1
   25a74:	movne	r3, #1
   25a78:	cmp	r3, #0
   25a7c:	beq	25e48 <dcngettext@plt+0x14e20>
   25a80:	ldr	r1, [sp, #52]	; 0x34
   25a84:	mov	r7, r3
   25a88:	mov	r3, #0
   25a8c:	str	r3, [sp, #32]
   25a90:	ldr	r3, [sp, #60]	; 0x3c
   25a94:	orr	r2, r1, r3
   25a98:	ldr	r3, [sp, #40]	; 0x28
   25a9c:	eor	r2, r2, #1
   25aa0:	orr	r2, r3, r2
   25aa4:	tst	r2, #255	; 0xff
   25aa8:	bne	263cc <dcngettext@plt+0x153a4>
   25aac:	cmp	r6, #0
   25ab0:	bne	25c8c <dcngettext@plt+0x14c64>
   25ab4:	ldr	r3, [sp, #36]	; 0x24
   25ab8:	add	sl, sl, #1
   25abc:	and	r3, r3, r7
   25ac0:	uxtb	r6, r3
   25ac4:	cmp	r6, #0
   25ac8:	beq	25af4 <dcngettext@plt+0x14acc>
   25acc:	cmp	fp, r8
   25ad0:	movhi	r3, #39	; 0x27
   25ad4:	strbhi	r3, [r9, r8]
   25ad8:	add	r3, r8, #1
   25adc:	cmp	fp, r3
   25ae0:	movhi	r2, #39	; 0x27
   25ae4:	add	r8, r8, #2
   25ae8:	strbhi	r2, [r9, r3]
   25aec:	mov	r3, #0
   25af0:	str	r3, [sp, #36]	; 0x24
   25af4:	ldr	r2, [sp, #32]
   25af8:	cmp	r8, fp
   25afc:	ldr	r3, [sp, #28]
   25b00:	strbcc	r4, [r9, r8]
   25b04:	cmp	r2, #0
   25b08:	moveq	r3, #0
   25b0c:	str	r3, [sp, #28]
   25b10:	ldr	r3, [sp, #24]
   25b14:	add	r8, r8, #1
   25b18:	cmn	r3, #1
   25b1c:	bne	255f4 <dcngettext@plt+0x145cc>
   25b20:	ldr	r3, [sp, #44]	; 0x2c
   25b24:	ldrb	r3, [r3, sl]
   25b28:	adds	r7, r3, #0
   25b2c:	movne	r7, #1
   25b30:	cmp	r7, #0
   25b34:	bne	25604 <dcngettext@plt+0x145dc>
   25b38:	ldr	r3, [sp, #64]	; 0x40
   25b3c:	cmp	r8, #0
   25b40:	movne	r3, #0
   25b44:	andeq	r3, r3, #1
   25b48:	cmp	r3, #0
   25b4c:	str	r3, [sp, #64]	; 0x40
   25b50:	bne	265f4 <dcngettext@plt+0x155cc>
   25b54:	ldr	r3, [sp, #40]	; 0x28
   25b58:	ldr	r2, [sp, #52]	; 0x34
   25b5c:	eor	r3, r3, #1
   25b60:	ands	r2, r2, r3
   25b64:	beq	26a20 <dcngettext@plt+0x159f8>
   25b68:	ldr	r3, [sp, #76]	; 0x4c
   25b6c:	cmp	r3, #0
   25b70:	beq	269f0 <dcngettext@plt+0x159c8>
   25b74:	ldr	r3, [sp, #28]
   25b78:	cmp	r3, #0
   25b7c:	bne	269ac <dcngettext@plt+0x15984>
   25b80:	ldr	r2, [sp, #84]	; 0x54
   25b84:	clz	r3, fp
   25b88:	cmp	r2, #0
   25b8c:	lsr	r3, r3, #5
   25b90:	moveq	r3, #0
   25b94:	cmp	r3, #0
   25b98:	beq	2694c <dcngettext@plt+0x15924>
   25b9c:	mov	fp, r2
   25ba0:	str	r3, [sp, #76]	; 0x4c
   25ba4:	b	25530 <dcngettext@plt+0x14508>
   25ba8:	ldr	r3, [sp, #176]	; 0xb0
   25bac:	ldr	r6, [sp, #48]	; 0x30
   25bb0:	cmp	r3, #2
   25bb4:	beq	260ec <dcngettext@plt+0x150c4>
   25bb8:	ldr	r3, [sp, #88]	; 0x58
   25bbc:	cmp	r3, #0
   25bc0:	beq	26670 <dcngettext@plt+0x15648>
   25bc4:	mov	r3, #0
   25bc8:	add	sl, sl, #1
   25bcc:	ldr	r6, [sp, #36]	; 0x24
   25bd0:	str	r3, [sp, #32]
   25bd4:	mov	r4, #92	; 0x5c
   25bd8:	b	25ac4 <dcngettext@plt+0x14a9c>
   25bdc:	ldr	r3, [sp, #176]	; 0xb0
   25be0:	ldr	r6, [sp, #48]	; 0x30
   25be4:	cmp	r3, #2
   25be8:	beq	2611c <dcngettext@plt+0x150f4>
   25bec:	cmp	r3, #5
   25bf0:	bne	26680 <dcngettext@plt+0x15658>
   25bf4:	ldr	r3, [sp, #100]	; 0x64
   25bf8:	cmp	r3, #0
   25bfc:	beq	266e4 <dcngettext@plt+0x156bc>
   25c00:	ldr	r2, [sp, #24]
   25c04:	add	r3, sl, #2
   25c08:	cmp	r2, r3
   25c0c:	bls	25c1c <dcngettext@plt+0x14bf4>
   25c10:	ldrb	r4, [r5, #1]
   25c14:	cmp	r4, #63	; 0x3f
   25c18:	beq	2688c <dcngettext@plt+0x15864>
   25c1c:	mov	r1, #0
   25c20:	str	r1, [sp, #32]
   25c24:	mov	r4, #63	; 0x3f
   25c28:	b	25a90 <dcngettext@plt+0x14a68>
   25c2c:	ldr	r3, [sp, #176]	; 0xb0
   25c30:	ldr	r6, [sp, #48]	; 0x30
   25c34:	cmp	r3, #2
   25c38:	beq	26148 <dcngettext@plt+0x15120>
   25c3c:	str	r7, [sp, #32]
   25c40:	str	r7, [sp, #76]	; 0x4c
   25c44:	mov	r1, #0
   25c48:	mov	r4, #39	; 0x27
   25c4c:	b	25a90 <dcngettext@plt+0x14a68>
   25c50:	ldr	r6, [sp, #48]	; 0x30
   25c54:	ldr	r1, [sp, #52]	; 0x34
   25c58:	str	r7, [sp, #32]
   25c5c:	b	25a90 <dcngettext@plt+0x14a68>
   25c60:	ldr	r6, [sp, #48]	; 0x30
   25c64:	ldr	r1, [sp, #52]	; 0x34
   25c68:	mov	r4, #12
   25c6c:	mov	r3, #102	; 0x66
   25c70:	ldr	r2, [sp, #56]	; 0x38
   25c74:	cmp	r2, #0
   25c78:	streq	r2, [sp, #32]
   25c7c:	beq	25a90 <dcngettext@plt+0x14a68>
   25c80:	mov	r4, r3
   25c84:	mov	r3, #0
   25c88:	str	r3, [sp, #32]
   25c8c:	ldr	r3, [sp, #40]	; 0x28
   25c90:	cmp	r3, #0
   25c94:	bne	26404 <dcngettext@plt+0x153dc>
   25c98:	ldr	r3, [sp, #36]	; 0x24
   25c9c:	eor	r3, r3, #1
   25ca0:	and	r3, r3, r1
   25ca4:	ands	r3, r3, #255	; 0xff
   25ca8:	beq	25ce0 <dcngettext@plt+0x14cb8>
   25cac:	cmp	fp, r8
   25cb0:	movhi	r2, #39	; 0x27
   25cb4:	strbhi	r2, [r9, r8]
   25cb8:	add	r2, r8, #1
   25cbc:	cmp	fp, r2
   25cc0:	movhi	r1, #36	; 0x24
   25cc4:	strbhi	r1, [r9, r2]
   25cc8:	add	r2, r8, #2
   25ccc:	cmp	fp, r2
   25cd0:	add	r8, r8, #3
   25cd4:	movhi	r1, #39	; 0x27
   25cd8:	strbhi	r1, [r9, r2]
   25cdc:	str	r3, [sp, #36]	; 0x24
   25ce0:	cmp	fp, r8
   25ce4:	movhi	r3, #92	; 0x5c
   25ce8:	strbhi	r3, [r9, r8]
   25cec:	add	sl, sl, #1
   25cf0:	add	r8, r8, #1
   25cf4:	b	25af4 <dcngettext@plt+0x14acc>
   25cf8:	ldr	r6, [sp, #48]	; 0x30
   25cfc:	mov	r4, #10
   25d00:	mov	r3, #110	; 0x6e
   25d04:	ldr	r2, [sp, #64]	; 0x40
   25d08:	cmp	r2, #0
   25d0c:	bne	2678c <dcngettext@plt+0x15764>
   25d10:	ldr	r1, [sp, #52]	; 0x34
   25d14:	b	25c70 <dcngettext@plt+0x14c48>
   25d18:	ldr	r6, [sp, #48]	; 0x30
   25d1c:	ldr	r1, [sp, #52]	; 0x34
   25d20:	mov	r3, #116	; 0x74
   25d24:	b	25c70 <dcngettext@plt+0x14c48>
   25d28:	ldr	r6, [sp, #48]	; 0x30
   25d2c:	ldr	r1, [sp, #52]	; 0x34
   25d30:	mov	r4, #11
   25d34:	mov	r3, #118	; 0x76
   25d38:	b	25c70 <dcngettext@plt+0x14c48>
   25d3c:	ldr	r6, [sp, #48]	; 0x30
   25d40:	ldr	r1, [sp, #52]	; 0x34
   25d44:	mov	r4, #8
   25d48:	mov	r3, #98	; 0x62
   25d4c:	b	25c70 <dcngettext@plt+0x14c48>
   25d50:	ldr	r6, [sp, #48]	; 0x30
   25d54:	ldr	r1, [sp, #52]	; 0x34
   25d58:	mov	r4, #7
   25d5c:	mov	r3, #97	; 0x61
   25d60:	b	25c70 <dcngettext@plt+0x14c48>
   25d64:	ldr	r3, [sp, #56]	; 0x38
   25d68:	ldr	r6, [sp, #48]	; 0x30
   25d6c:	cmp	r3, #0
   25d70:	beq	26234 <dcngettext@plt+0x1520c>
   25d74:	ldr	r3, [sp, #40]	; 0x28
   25d78:	cmp	r3, #0
   25d7c:	bne	26868 <dcngettext@plt+0x15840>
   25d80:	ldr	r3, [sp, #36]	; 0x24
   25d84:	ldr	r2, [sp, #52]	; 0x34
   25d88:	eor	r3, r3, #1
   25d8c:	ands	r3, r2, r3
   25d90:	moveq	r2, r8
   25d94:	beq	25dcc <dcngettext@plt+0x14da4>
   25d98:	cmp	fp, r8
   25d9c:	movhi	r2, #39	; 0x27
   25da0:	strbhi	r2, [r9, r8]
   25da4:	add	r2, r8, #1
   25da8:	cmp	fp, r2
   25dac:	movhi	r1, #36	; 0x24
   25db0:	strbhi	r1, [r9, r2]
   25db4:	add	r2, r8, #2
   25db8:	cmp	fp, r2
   25dbc:	movhi	r1, #39	; 0x27
   25dc0:	strbhi	r1, [r9, r2]
   25dc4:	add	r2, r8, #3
   25dc8:	str	r3, [sp, #36]	; 0x24
   25dcc:	cmp	fp, r2
   25dd0:	movhi	r3, #92	; 0x5c
   25dd4:	strbhi	r3, [r9, r2]
   25dd8:	ldr	r3, [sp, #92]	; 0x5c
   25ddc:	add	r8, r2, #1
   25de0:	cmp	r3, #0
   25de4:	beq	26768 <dcngettext@plt+0x15740>
   25de8:	ldr	r1, [sp, #24]
   25dec:	add	r3, sl, #1
   25df0:	cmp	r1, r3
   25df4:	bls	25e2c <dcngettext@plt+0x14e04>
   25df8:	ldr	r1, [sp, #44]	; 0x2c
   25dfc:	ldrb	r3, [r1, r3]
   25e00:	sub	r3, r3, #48	; 0x30
   25e04:	cmp	r3, #9
   25e08:	bhi	25e2c <dcngettext@plt+0x14e04>
   25e0c:	cmp	fp, r8
   25e10:	movhi	r3, #48	; 0x30
   25e14:	strbhi	r3, [r9, r8]
   25e18:	add	r3, r2, #2
   25e1c:	cmp	fp, r3
   25e20:	add	r8, r2, #3
   25e24:	movhi	r1, #48	; 0x30
   25e28:	strbhi	r1, [r9, r3]
   25e2c:	ldr	r3, [sp, #40]	; 0x28
   25e30:	ldr	r1, [sp, #52]	; 0x34
   25e34:	mov	r7, r3
   25e38:	str	r3, [sp, #32]
   25e3c:	mov	r4, #48	; 0x30
   25e40:	b	25a90 <dcngettext@plt+0x14a68>
   25e44:	ldr	r6, [sp, #48]	; 0x30
   25e48:	cmp	sl, #0
   25e4c:	streq	r7, [sp, #32]
   25e50:	beq	25e70 <dcngettext@plt+0x14e48>
   25e54:	mov	r3, #0
   25e58:	ldr	r1, [sp, #52]	; 0x34
   25e5c:	str	r3, [sp, #32]
   25e60:	b	25a90 <dcngettext@plt+0x14a68>
   25e64:	ldr	r6, [sp, #48]	; 0x30
   25e68:	mov	r3, #0
   25e6c:	str	r3, [sp, #32]
   25e70:	ldr	r3, [sp, #64]	; 0x40
   25e74:	cmp	r3, #0
   25e78:	bne	265f4 <dcngettext@plt+0x155cc>
   25e7c:	ldr	r1, [sp, #52]	; 0x34
   25e80:	b	25a90 <dcngettext@plt+0x14a68>
   25e84:	ldr	r3, [sp, #48]	; 0x30
   25e88:	mov	r6, r3
   25e8c:	str	r3, [sp, #32]
   25e90:	b	25e70 <dcngettext@plt+0x14e48>
   25e94:	ldr	r6, [sp, #48]	; 0x30
   25e98:	mov	r4, #13
   25e9c:	mov	r3, #114	; 0x72
   25ea0:	b	25d04 <dcngettext@plt+0x14cdc>
   25ea4:	ldr	r3, [sp, #44]	; 0x2c
   25ea8:	add	r5, r3, sl
   25eac:	ldrb	r4, [r5]
   25eb0:	cmp	r4, #126	; 0x7e
   25eb4:	ldrls	pc, [pc, r4, lsl #2]
   25eb8:	b	26254 <dcngettext@plt+0x1522c>
   25ebc:	andeq	r6, r2, r4, lsr #4
   25ec0:	andeq	r6, r2, r4, asr r2
   25ec4:	andeq	r6, r2, r4, asr r2
   25ec8:	andeq	r6, r2, r4, asr r2
   25ecc:	andeq	r6, r2, r4, asr r2
   25ed0:	andeq	r6, r2, r4, asr r2
   25ed4:	andeq	r6, r2, r4, asr r2
   25ed8:	andeq	r6, r2, ip, lsl r2
   25edc:	andeq	r6, r2, r4, lsl r2
   25ee0:	andeq	r6, r2, r8, lsl #4
   25ee4:	andeq	r6, r2, r0, lsl #4
   25ee8:	strdeq	r6, [r2], -r8
   25eec:	strdeq	r6, [r2], -r0
   25ef0:	andeq	r6, r2, r8, ror #3
   25ef4:	andeq	r6, r2, r4, asr r2
   25ef8:	andeq	r6, r2, r4, asr r2
   25efc:	andeq	r6, r2, r4, asr r2
   25f00:	andeq	r6, r2, r4, asr r2
   25f04:	andeq	r6, r2, r4, asr r2
   25f08:	andeq	r6, r2, r4, asr r2
   25f0c:	andeq	r6, r2, r4, asr r2
   25f10:	andeq	r6, r2, r4, asr r2
   25f14:	andeq	r6, r2, r4, asr r2
   25f18:	andeq	r6, r2, r4, asr r2
   25f1c:	andeq	r6, r2, r4, asr r2
   25f20:	andeq	r6, r2, r4, asr r2
   25f24:	andeq	r6, r2, r4, asr r2
   25f28:	andeq	r6, r2, r4, asr r2
   25f2c:	andeq	r6, r2, r4, asr r2
   25f30:	andeq	r6, r2, r4, asr r2
   25f34:	andeq	r6, r2, r4, asr r2
   25f38:	andeq	r6, r2, r4, asr r2
   25f3c:	ldrdeq	r6, [r2], -ip
   25f40:	ldrdeq	r6, [r2], -r4
   25f44:	ldrdeq	r6, [r2], -r4
   25f48:	andeq	r6, r2, ip, asr #3
   25f4c:	ldrdeq	r6, [r2], -r4
   25f50:	andeq	r6, r2, r4, asr #3
   25f54:	ldrdeq	r6, [r2], -r4
   25f58:	andeq	r6, r2, r8, lsr r1
   25f5c:	ldrdeq	r6, [r2], -r4
   25f60:	ldrdeq	r6, [r2], -r4
   25f64:	ldrdeq	r6, [r2], -r4
   25f68:	andeq	r6, r2, r4, asr #3
   25f6c:	andeq	r6, r2, r4, asr #3
   25f70:	andeq	r6, r2, r4, asr #3
   25f74:	andeq	r6, r2, r4, asr #3
   25f78:	andeq	r6, r2, r4, asr #3
   25f7c:	andeq	r6, r2, r4, asr #3
   25f80:	andeq	r6, r2, r4, asr #3
   25f84:	andeq	r6, r2, r4, asr #3
   25f88:	andeq	r6, r2, r4, asr #3
   25f8c:	andeq	r6, r2, r4, asr #3
   25f90:	andeq	r6, r2, r4, asr #3
   25f94:	andeq	r6, r2, r4, asr #3
   25f98:	andeq	r6, r2, r4, asr #3
   25f9c:	andeq	r6, r2, r4, asr #3
   25fa0:	andeq	r6, r2, r4, asr #3
   25fa4:	andeq	r6, r2, r4, asr #3
   25fa8:	ldrdeq	r6, [r2], -r4
   25fac:	ldrdeq	r6, [r2], -r4
   25fb0:	ldrdeq	r6, [r2], -r4
   25fb4:	ldrdeq	r6, [r2], -r4
   25fb8:	andeq	r6, r2, ip, lsl #2
   25fbc:	andeq	r6, r2, r4, asr r2
   25fc0:	andeq	r6, r2, r4, asr #3
   25fc4:	andeq	r6, r2, r4, asr #3
   25fc8:	andeq	r6, r2, r4, asr #3
   25fcc:	andeq	r6, r2, r4, asr #3
   25fd0:	andeq	r6, r2, r4, asr #3
   25fd4:	andeq	r6, r2, r4, asr #3
   25fd8:	andeq	r6, r2, r4, asr #3
   25fdc:	andeq	r6, r2, r4, asr #3
   25fe0:	andeq	r6, r2, r4, asr #3
   25fe4:	andeq	r6, r2, r4, asr #3
   25fe8:	andeq	r6, r2, r4, asr #3
   25fec:	andeq	r6, r2, r4, asr #3
   25ff0:	andeq	r6, r2, r4, asr #3
   25ff4:	andeq	r6, r2, r4, asr #3
   25ff8:	andeq	r6, r2, r4, asr #3
   25ffc:	andeq	r6, r2, r4, asr #3
   26000:	andeq	r6, r2, r4, asr #3
   26004:	andeq	r6, r2, r4, asr #3
   26008:	andeq	r6, r2, r4, asr #3
   2600c:	andeq	r6, r2, r4, asr #3
   26010:	andeq	r6, r2, r4, asr #3
   26014:	andeq	r6, r2, r4, asr #3
   26018:	andeq	r6, r2, r4, asr #3
   2601c:	andeq	r6, r2, r4, asr #3
   26020:	andeq	r6, r2, r4, asr #3
   26024:	andeq	r6, r2, r4, asr #3
   26028:	ldrdeq	r6, [r2], -r4
   2602c:	ldrdeq	r6, [r2], -ip
   26030:	andeq	r6, r2, r4, asr #3
   26034:	ldrdeq	r6, [r2], -r4
   26038:	andeq	r6, r2, r4, asr #3
   2603c:	ldrdeq	r6, [r2], -r4
   26040:	andeq	r6, r2, r4, asr #3
   26044:	andeq	r6, r2, r4, asr #3
   26048:	andeq	r6, r2, r4, asr #3
   2604c:	andeq	r6, r2, r4, asr #3
   26050:	andeq	r6, r2, r4, asr #3
   26054:	andeq	r6, r2, r4, asr #3
   26058:	andeq	r6, r2, r4, asr #3
   2605c:	andeq	r6, r2, r4, asr #3
   26060:	andeq	r6, r2, r4, asr #3
   26064:	andeq	r6, r2, r4, asr #3
   26068:	andeq	r6, r2, r4, asr #3
   2606c:	andeq	r6, r2, r4, asr #3
   26070:	andeq	r6, r2, r4, asr #3
   26074:	andeq	r6, r2, r4, asr #3
   26078:	andeq	r6, r2, r4, asr #3
   2607c:	andeq	r6, r2, r4, asr #3
   26080:	andeq	r6, r2, r4, asr #3
   26084:	andeq	r6, r2, r4, asr #3
   26088:	andeq	r6, r2, r4, asr #3
   2608c:	andeq	r6, r2, r4, asr #3
   26090:	andeq	r6, r2, r4, asr #3
   26094:	andeq	r6, r2, r4, asr #3
   26098:	andeq	r6, r2, r4, asr #3
   2609c:	andeq	r6, r2, r4, asr #3
   260a0:	andeq	r6, r2, r4, asr #3
   260a4:	andeq	r6, r2, r4, asr #3
   260a8:	strheq	r6, [r2], -r8
   260ac:	ldrdeq	r6, [r2], -r4
   260b0:	strheq	r6, [r2], -r8
   260b4:	andeq	r6, r2, ip, asr #3
   260b8:	ldr	r3, [sp, #24]
   260bc:	mov	r6, #0
   260c0:	cmn	r3, #1
   260c4:	bne	25a70 <dcngettext@plt+0x14a48>
   260c8:	ldr	r3, [sp, #44]	; 0x2c
   260cc:	ldrb	r3, [r3, #1]
   260d0:	adds	r3, r3, #0
   260d4:	movne	r3, #1
   260d8:	b	25a78 <dcngettext@plt+0x14a50>
   260dc:	ldr	r3, [sp, #176]	; 0xb0
   260e0:	mov	r6, #0
   260e4:	cmp	r3, #2
   260e8:	bne	25bb8 <dcngettext@plt+0x14b90>
   260ec:	ldr	r3, [sp, #64]	; 0x40
   260f0:	cmp	r3, #0
   260f4:	bne	2692c <dcngettext@plt+0x15904>
   260f8:	add	sl, sl, #1
   260fc:	ldr	r6, [sp, #36]	; 0x24
   26100:	str	r3, [sp, #32]
   26104:	mov	r4, #92	; 0x5c
   26108:	b	25ac4 <dcngettext@plt+0x14a9c>
   2610c:	ldr	r3, [sp, #176]	; 0xb0
   26110:	mov	r6, #0
   26114:	cmp	r3, #2
   26118:	bne	25bec <dcngettext@plt+0x14bc4>
   2611c:	ldr	r3, [sp, #40]	; 0x28
   26120:	cmp	r3, #0
   26124:	bne	26408 <dcngettext@plt+0x153e0>
   26128:	mov	r1, r7
   2612c:	str	r3, [sp, #32]
   26130:	mov	r4, #63	; 0x3f
   26134:	b	25a90 <dcngettext@plt+0x14a68>
   26138:	ldr	r3, [sp, #176]	; 0xb0
   2613c:	mov	r6, #0
   26140:	cmp	r3, #2
   26144:	bne	25c3c <dcngettext@plt+0x14c14>
   26148:	ldr	r3, [sp, #64]	; 0x40
   2614c:	cmp	r3, #0
   26150:	bne	2692c <dcngettext@plt+0x15904>
   26154:	ldr	r2, [sp, #84]	; 0x54
   26158:	adds	r3, fp, #0
   2615c:	movne	r3, #1
   26160:	cmp	r2, #0
   26164:	movne	r3, #0
   26168:	cmp	r3, #0
   2616c:	strne	fp, [sp, #84]	; 0x54
   26170:	movne	fp, #0
   26174:	bne	261a4 <dcngettext@plt+0x1517c>
   26178:	cmp	fp, r8
   2617c:	movhi	r3, #39	; 0x27
   26180:	strbhi	r3, [r9, r8]
   26184:	add	r3, r8, #1
   26188:	cmp	fp, r3
   2618c:	movhi	r2, #92	; 0x5c
   26190:	strbhi	r2, [r9, r3]
   26194:	add	r3, r8, #2
   26198:	cmp	fp, r3
   2619c:	movhi	r2, #39	; 0x27
   261a0:	strbhi	r2, [r9, r3]
   261a4:	ldr	r3, [sp, #64]	; 0x40
   261a8:	add	r8, r8, #3
   261ac:	mov	r1, r7
   261b0:	str	r7, [sp, #32]
   261b4:	str	r7, [sp, #76]	; 0x4c
   261b8:	str	r3, [sp, #36]	; 0x24
   261bc:	mov	r4, #39	; 0x27
   261c0:	b	25a90 <dcngettext@plt+0x14a68>
   261c4:	mov	r6, #0
   261c8:	b	25c54 <dcngettext@plt+0x14c2c>
   261cc:	mov	r6, #0
   261d0:	b	25e48 <dcngettext@plt+0x14e20>
   261d4:	mov	r6, #0
   261d8:	b	25e68 <dcngettext@plt+0x14e40>
   261dc:	str	r7, [sp, #32]
   261e0:	mov	r6, #0
   261e4:	b	25e70 <dcngettext@plt+0x14e48>
   261e8:	mov	r6, #0
   261ec:	b	25e98 <dcngettext@plt+0x14e70>
   261f0:	mov	r6, #0
   261f4:	b	25c64 <dcngettext@plt+0x14c3c>
   261f8:	mov	r6, #0
   261fc:	b	25d2c <dcngettext@plt+0x14d04>
   26200:	mov	r6, #0
   26204:	b	25cfc <dcngettext@plt+0x14cd4>
   26208:	mov	r6, #0
   2620c:	mov	r3, #116	; 0x74
   26210:	b	25d04 <dcngettext@plt+0x14cdc>
   26214:	mov	r6, #0
   26218:	b	25d40 <dcngettext@plt+0x14d18>
   2621c:	mov	r6, #0
   26220:	b	25d54 <dcngettext@plt+0x14d2c>
   26224:	ldr	r3, [sp, #56]	; 0x38
   26228:	mov	r6, #0
   2622c:	cmp	r3, #0
   26230:	bne	25d74 <dcngettext@plt+0x14d4c>
   26234:	ldr	r3, [sp, #96]	; 0x60
   26238:	cmp	r3, #0
   2623c:	addne	sl, sl, #1
   26240:	bne	255e8 <dcngettext@plt+0x145c0>
   26244:	ldr	r1, [sp, #52]	; 0x34
   26248:	str	r3, [sp, #32]
   2624c:	mov	r4, r3
   26250:	b	25a90 <dcngettext@plt+0x14a68>
   26254:	mov	r6, #0
   26258:	ldr	r3, [sp, #80]	; 0x50
   2625c:	cmp	r3, #1
   26260:	bne	26450 <dcngettext@plt+0x15428>
   26264:	bl	10efc <__ctype_b_loc@plt>
   26268:	ldr	r2, [sp, #80]	; 0x50
   2626c:	sxth	r3, r4
   26270:	mov	r1, r2
   26274:	lsl	r3, r3, #1
   26278:	ldr	r2, [r0]
   2627c:	ldrh	r3, [r2, r3]
   26280:	and	r3, r3, #16384	; 0x4000
   26284:	cmp	r3, #0
   26288:	movne	r3, #1
   2628c:	moveq	r3, #0
   26290:	str	r3, [sp, #32]
   26294:	moveq	r3, #1
   26298:	movne	r3, #0
   2629c:	ldr	r2, [sp, #56]	; 0x38
   262a0:	and	r3, r3, r2
   262a4:	ands	r3, r3, #255	; 0xff
   262a8:	beq	25e7c <dcngettext@plt+0x14e54>
   262ac:	add	r1, sl, r1
   262b0:	mov	r0, #0
   262b4:	ldr	r7, [sp, #40]	; 0x28
   262b8:	ldr	r2, [sp, #36]	; 0x24
   262bc:	ldr	lr, [sp, #52]	; 0x34
   262c0:	b	26370 <dcngettext@plt+0x15348>
   262c4:	cmp	r7, #0
   262c8:	bne	266c4 <dcngettext@plt+0x1569c>
   262cc:	eor	r0, r2, #1
   262d0:	ands	r0, lr, r0
   262d4:	beq	2630c <dcngettext@plt+0x152e4>
   262d8:	cmp	fp, r8
   262dc:	movhi	r2, #39	; 0x27
   262e0:	strbhi	r2, [r9, r8]
   262e4:	add	r2, r8, #1
   262e8:	cmp	fp, r2
   262ec:	movhi	ip, #36	; 0x24
   262f0:	strbhi	ip, [r9, r2]
   262f4:	add	r2, r8, #2
   262f8:	cmp	fp, r2
   262fc:	movhi	ip, #39	; 0x27
   26300:	strbhi	ip, [r9, r2]
   26304:	add	r8, r8, #3
   26308:	mov	r2, r0
   2630c:	cmp	fp, r8
   26310:	movhi	r0, #92	; 0x5c
   26314:	strbhi	r0, [r9, r8]
   26318:	add	r0, r8, #1
   2631c:	cmp	fp, r0
   26320:	lsrhi	ip, r4, #6
   26324:	addhi	ip, ip, #48	; 0x30
   26328:	strbhi	ip, [r9, r0]
   2632c:	add	ip, r8, #2
   26330:	cmp	fp, ip
   26334:	lsrhi	r0, r4, #3
   26338:	andhi	r0, r0, #7
   2633c:	addhi	r0, r0, #48	; 0x30
   26340:	add	sl, sl, #1
   26344:	strbhi	r0, [r9, ip]
   26348:	and	r4, r4, #7
   2634c:	cmp	sl, r1
   26350:	add	r4, r4, #48	; 0x30
   26354:	add	r8, r8, #3
   26358:	bcs	266dc <dcngettext@plt+0x156b4>
   2635c:	mov	r0, r3
   26360:	cmp	fp, r8
   26364:	strbhi	r4, [r9, r8]
   26368:	ldrb	r4, [r5, #1]!
   2636c:	add	r8, r8, #1
   26370:	cmp	r3, #0
   26374:	bne	262c4 <dcngettext@plt+0x1529c>
   26378:	cmp	r6, #0
   2637c:	bne	26420 <dcngettext@plt+0x153f8>
   26380:	eor	r6, r0, #1
   26384:	and	r6, r6, r2
   26388:	add	sl, sl, #1
   2638c:	cmp	r1, sl
   26390:	uxtb	r6, r6
   26394:	bls	26448 <dcngettext@plt+0x15420>
   26398:	cmp	r6, #0
   2639c:	beq	26360 <dcngettext@plt+0x15338>
   263a0:	cmp	fp, r8
   263a4:	movhi	r2, #39	; 0x27
   263a8:	strbhi	r2, [r9, r8]
   263ac:	add	r2, r8, #1
   263b0:	cmp	fp, r2
   263b4:	movhi	ip, #39	; 0x27
   263b8:	strbhi	ip, [r9, r2]
   263bc:	add	r8, r8, #2
   263c0:	mov	r6, r3
   263c4:	mov	r2, r3
   263c8:	b	26360 <dcngettext@plt+0x15338>
   263cc:	ldr	r3, [sp, #184]	; 0xb8
   263d0:	cmp	r3, #0
   263d4:	beq	25aac <dcngettext@plt+0x14a84>
   263d8:	lsr	r2, r4, #5
   263dc:	mov	r0, r3
   263e0:	uxtb	r2, r2
   263e4:	and	r3, r4, #31
   263e8:	ldr	r2, [r0, r2, lsl #2]
   263ec:	lsr	r3, r2, r3
   263f0:	tst	r3, #1
   263f4:	beq	25aac <dcngettext@plt+0x14a84>
   263f8:	ldr	r3, [sp, #40]	; 0x28
   263fc:	cmp	r3, #0
   26400:	beq	25c98 <dcngettext@plt+0x14c70>
   26404:	mov	r3, r1
   26408:	str	r3, [sp, #64]	; 0x40
   2640c:	mov	sl, r9
   26410:	ldr	r3, [sp, #56]	; 0x38
   26414:	mov	r9, fp
   26418:	ldr	r2, [sp, #64]	; 0x40
   2641c:	b	2660c <dcngettext@plt+0x155e4>
   26420:	cmp	fp, r8
   26424:	eor	r6, r0, #1
   26428:	movhi	ip, #92	; 0x5c
   2642c:	and	r6, r6, r2
   26430:	add	sl, sl, #1
   26434:	strbhi	ip, [r9, r8]
   26438:	cmp	r1, sl
   2643c:	add	r8, r8, #1
   26440:	uxtb	r6, r6
   26444:	bhi	26398 <dcngettext@plt+0x15370>
   26448:	str	r2, [sp, #36]	; 0x24
   2644c:	b	25ac4 <dcngettext@plt+0x14a9c>
   26450:	ldr	r3, [sp, #24]
   26454:	cmn	r3, #1
   26458:	mov	r3, #0
   2645c:	str	r3, [sp, #128]	; 0x80
   26460:	str	r3, [sp, #132]	; 0x84
   26464:	beq	26758 <dcngettext@plt+0x15730>
   26468:	mov	r2, r7
   2646c:	mov	r3, #0
   26470:	str	r7, [sp, #104]	; 0x68
   26474:	str	r5, [sp, #116]	; 0x74
   26478:	mov	r7, r3
   2647c:	mov	r5, r2
   26480:	str	r4, [sp, #32]
   26484:	str	r6, [sp, #108]	; 0x6c
   26488:	str	r8, [sp, #112]	; 0x70
   2648c:	ldr	r3, [sp, #44]	; 0x2c
   26490:	add	r6, sl, r7
   26494:	add	r4, r3, r6
   26498:	ldr	r3, [sp, #24]
   2649c:	mov	r1, r4
   264a0:	sub	r2, r3, r6
   264a4:	add	r0, sp, #124	; 0x7c
   264a8:	add	r3, sp, #128	; 0x80
   264ac:	bl	2a758 <dcngettext@plt+0x19730>
   264b0:	subs	r8, r0, #0
   264b4:	beq	2683c <dcngettext@plt+0x15814>
   264b8:	cmn	r8, #1
   264bc:	beq	26814 <dcngettext@plt+0x157ec>
   264c0:	cmn	r8, #2
   264c4:	beq	267ac <dcngettext@plt+0x15784>
   264c8:	ldr	r3, [sp, #64]	; 0x40
   264cc:	cmp	r3, #0
   264d0:	beq	26590 <dcngettext@plt+0x15568>
   264d4:	cmp	r8, #1
   264d8:	beq	26590 <dcngettext@plt+0x15568>
   264dc:	sub	r3, r8, #1
   264e0:	add	r6, r3, r6
   264e4:	ldr	r3, [sp, #44]	; 0x2c
   264e8:	add	r6, r3, r6
   264ec:	ldrb	r3, [r4, #1]!
   264f0:	sub	r3, r3, #91	; 0x5b
   264f4:	cmp	r3, #33	; 0x21
   264f8:	ldrls	pc, [pc, r3, lsl #2]
   264fc:	b	26588 <dcngettext@plt+0x15560>
   26500:	strdeq	r6, [r2], -r4
   26504:	strdeq	r6, [r2], -r4
   26508:	andeq	r6, r2, r8, lsl #11
   2650c:	strdeq	r6, [r2], -r4
   26510:	andeq	r6, r2, r8, lsl #11
   26514:	strdeq	r6, [r2], -r4
   26518:	andeq	r6, r2, r8, lsl #11
   2651c:	andeq	r6, r2, r8, lsl #11
   26520:	andeq	r6, r2, r8, lsl #11
   26524:	andeq	r6, r2, r8, lsl #11
   26528:	andeq	r6, r2, r8, lsl #11
   2652c:	andeq	r6, r2, r8, lsl #11
   26530:	andeq	r6, r2, r8, lsl #11
   26534:	andeq	r6, r2, r8, lsl #11
   26538:	andeq	r6, r2, r8, lsl #11
   2653c:	andeq	r6, r2, r8, lsl #11
   26540:	andeq	r6, r2, r8, lsl #11
   26544:	andeq	r6, r2, r8, lsl #11
   26548:	andeq	r6, r2, r8, lsl #11
   2654c:	andeq	r6, r2, r8, lsl #11
   26550:	andeq	r6, r2, r8, lsl #11
   26554:	andeq	r6, r2, r8, lsl #11
   26558:	andeq	r6, r2, r8, lsl #11
   2655c:	andeq	r6, r2, r8, lsl #11
   26560:	andeq	r6, r2, r8, lsl #11
   26564:	andeq	r6, r2, r8, lsl #11
   26568:	andeq	r6, r2, r8, lsl #11
   2656c:	andeq	r6, r2, r8, lsl #11
   26570:	andeq	r6, r2, r8, lsl #11
   26574:	andeq	r6, r2, r8, lsl #11
   26578:	andeq	r6, r2, r8, lsl #11
   2657c:	andeq	r6, r2, r8, lsl #11
   26580:	andeq	r6, r2, r8, lsl #11
   26584:	strdeq	r6, [r2], -r4
   26588:	cmp	r6, r4
   2658c:	bne	264ec <dcngettext@plt+0x154c4>
   26590:	ldr	r0, [sp, #124]	; 0x7c
   26594:	bl	10e54 <iswprint@plt>
   26598:	add	r7, r7, r8
   2659c:	cmp	r0, #0
   265a0:	add	r0, sp, #128	; 0x80
   265a4:	moveq	r5, #0
   265a8:	bl	10e00 <mbsinit@plt>
   265ac:	cmp	r0, #0
   265b0:	beq	2648c <dcngettext@plt+0x15464>
   265b4:	ldr	r4, [sp, #32]
   265b8:	str	r5, [sp, #32]
   265bc:	ldr	r3, [sp, #32]
   265c0:	mov	r1, r7
   265c4:	eor	r3, r3, #1
   265c8:	ldr	r7, [sp, #104]	; 0x68
   265cc:	ldr	r6, [sp, #108]	; 0x6c
   265d0:	ldr	r8, [sp, #112]	; 0x70
   265d4:	ldr	r5, [sp, #116]	; 0x74
   265d8:	uxtb	r3, r3
   265dc:	cmp	r1, #1
   265e0:	bls	2629c <dcngettext@plt+0x15274>
   265e4:	ldr	r2, [sp, #56]	; 0x38
   265e8:	and	r3, r3, r2
   265ec:	uxtb	r3, r3
   265f0:	b	262ac <dcngettext@plt+0x15284>
   265f4:	mov	r3, #2
   265f8:	str	r3, [sp, #176]	; 0xb0
   265fc:	ldr	r2, [sp, #64]	; 0x40
   26600:	ldr	r3, [sp, #56]	; 0x38
   26604:	mov	sl, r9
   26608:	mov	r9, fp
   2660c:	and	r3, r3, r2
   26610:	tst	r3, #255	; 0xff
   26614:	ldr	r3, [sp, #176]	; 0xb0
   26618:	movne	r3, #4
   2661c:	str	r3, [sp, #176]	; 0xb0
   26620:	ldr	r3, [sp, #180]	; 0xb4
   26624:	mov	ip, #0
   26628:	bic	r3, r3, #2
   2662c:	str	r3, [sp, #4]
   26630:	ldr	r3, [sp, #192]	; 0xc0
   26634:	ldr	r2, [sp, #44]	; 0x2c
   26638:	str	r3, [sp, #16]
   2663c:	ldr	r3, [sp, #188]	; 0xbc
   26640:	mov	r1, r9
   26644:	str	r3, [sp, #12]
   26648:	ldr	r3, [sp, #176]	; 0xb0
   2664c:	mov	r0, sl
   26650:	str	r3, [sp]
   26654:	str	ip, [sp, #8]
   26658:	ldr	r3, [sp, #24]
   2665c:	bl	254bc <dcngettext@plt+0x14494>
   26660:	mov	fp, r0
   26664:	mov	r0, fp
   26668:	add	sp, sp, #140	; 0x8c
   2666c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26670:	mov	r4, #92	; 0x5c
   26674:	mov	r1, #0
   26678:	mov	r3, r4
   2667c:	b	25c70 <dcngettext@plt+0x14c48>
   26680:	mov	r3, #0
   26684:	ldr	r1, [sp, #52]	; 0x34
   26688:	str	r3, [sp, #32]
   2668c:	mov	r4, #63	; 0x3f
   26690:	b	25a90 <dcngettext@plt+0x14a68>
   26694:	cmp	fp, #0
   26698:	beq	266f4 <dcngettext@plt+0x156cc>
   2669c:	mov	r3, #39	; 0x27
   266a0:	strb	r3, [r9]
   266a4:	mov	r3, #0
   266a8:	str	r3, [sp, #40]	; 0x28
   266ac:	mov	r3, #1
   266b0:	str	r3, [sp, #68]	; 0x44
   266b4:	ldr	r3, [pc, #448]	; 2687c <dcngettext@plt+0x15854>
   266b8:	mov	r8, #1
   266bc:	str	r3, [sp, #72]	; 0x48
   266c0:	b	258a4 <dcngettext@plt+0x1487c>
   266c4:	ldr	r3, [sp, #40]	; 0x28
   266c8:	mov	sl, r9
   266cc:	str	r3, [sp, #56]	; 0x38
   266d0:	mov	r9, fp
   266d4:	ldr	r2, [sp, #64]	; 0x40
   266d8:	b	2660c <dcngettext@plt+0x155e4>
   266dc:	str	r2, [sp, #36]	; 0x24
   266e0:	b	25af4 <dcngettext@plt+0x14acc>
   266e4:	mov	r1, #0
   266e8:	str	r3, [sp, #32]
   266ec:	mov	r4, #63	; 0x3f
   266f0:	b	25a90 <dcngettext@plt+0x14a68>
   266f4:	ldr	r3, [pc, #384]	; 2687c <dcngettext@plt+0x15854>
   266f8:	str	r3, [sp, #72]	; 0x48
   266fc:	mov	r3, #0
   26700:	str	r3, [sp, #40]	; 0x28
   26704:	mov	r3, #1
   26708:	str	r3, [sp, #68]	; 0x44
   2670c:	mov	r8, r3
   26710:	b	258a4 <dcngettext@plt+0x1487c>
   26714:	bl	11010 <abort@plt>
   26718:	cmp	fp, #0
   2671c:	beq	2677c <dcngettext@plt+0x15754>
   26720:	mov	r2, #1
   26724:	mov	r3, #34	; 0x22
   26728:	strb	r3, [r9]
   2672c:	mov	r8, r2
   26730:	mov	r3, r2
   26734:	str	r2, [sp, #68]	; 0x44
   26738:	str	r3, [sp, #56]	; 0x38
   2673c:	ldr	r3, [pc, #316]	; 26880 <dcngettext@plt+0x15858>
   26740:	ldr	r1, [sp, #56]	; 0x38
   26744:	str	r3, [sp, #72]	; 0x48
   26748:	ldr	r2, [sp, #176]	; 0xb0
   2674c:	ldr	ip, [sp, #40]	; 0x28
   26750:	ldr	lr, [sp, #176]	; 0xb0
   26754:	b	25588 <dcngettext@plt+0x14560>
   26758:	ldr	r0, [sp, #44]	; 0x2c
   2675c:	bl	10f14 <strlen@plt>
   26760:	str	r0, [sp, #24]
   26764:	b	26468 <dcngettext@plt+0x15440>
   26768:	mov	r7, #0
   2676c:	ldr	r1, [sp, #52]	; 0x34
   26770:	str	r3, [sp, #32]
   26774:	mov	r4, #48	; 0x30
   26778:	b	25a90 <dcngettext@plt+0x14a68>
   2677c:	mov	r3, #1
   26780:	str	r3, [sp, #68]	; 0x44
   26784:	mov	r8, r3
   26788:	b	26738 <dcngettext@plt+0x15710>
   2678c:	mov	r3, #2
   26790:	mov	sl, r9
   26794:	str	r3, [sp, #176]	; 0xb0
   26798:	mov	r9, fp
   2679c:	ldr	r3, [sp, #56]	; 0x38
   267a0:	b	2660c <dcngettext@plt+0x155e4>
   267a4:	ldr	r6, [sp, #48]	; 0x30
   267a8:	b	26258 <dcngettext@plt+0x15230>
   267ac:	ldr	r0, [sp, #24]
   267b0:	mov	ip, r6
   267b4:	cmp	r0, ip
   267b8:	mov	r1, r7
   267bc:	mov	r2, r4
   267c0:	ldr	r7, [sp, #104]	; 0x68
   267c4:	ldr	r4, [sp, #32]
   267c8:	ldr	r6, [sp, #108]	; 0x6c
   267cc:	ldr	r8, [sp, #112]	; 0x70
   267d0:	ldr	r5, [sp, #116]	; 0x74
   267d4:	bls	26804 <dcngettext@plt+0x157dc>
   267d8:	ldrb	r3, [r2]
   267dc:	cmp	r3, #0
   267e0:	bne	267f4 <dcngettext@plt+0x157cc>
   267e4:	b	26914 <dcngettext@plt+0x158ec>
   267e8:	ldrb	r3, [r2, #1]!
   267ec:	cmp	r3, #0
   267f0:	beq	26914 <dcngettext@plt+0x158ec>
   267f4:	add	r1, r1, #1
   267f8:	add	r3, sl, r1
   267fc:	cmp	r0, r3
   26800:	bhi	267e8 <dcngettext@plt+0x157c0>
   26804:	mov	r2, #0
   26808:	mov	r3, r7
   2680c:	str	r2, [sp, #32]
   26810:	b	265dc <dcngettext@plt+0x155b4>
   26814:	mov	r1, r7
   26818:	ldr	r7, [sp, #104]	; 0x68
   2681c:	mov	r2, #0
   26820:	ldr	r4, [sp, #32]
   26824:	ldr	r6, [sp, #108]	; 0x6c
   26828:	ldr	r8, [sp, #112]	; 0x70
   2682c:	ldr	r5, [sp, #116]	; 0x74
   26830:	mov	r3, r7
   26834:	str	r2, [sp, #32]
   26838:	b	265dc <dcngettext@plt+0x155b4>
   2683c:	mov	r3, r5
   26840:	eor	r3, r3, #1
   26844:	ldr	r4, [sp, #32]
   26848:	mov	r1, r7
   2684c:	str	r5, [sp, #32]
   26850:	ldr	r7, [sp, #104]	; 0x68
   26854:	ldr	r6, [sp, #108]	; 0x6c
   26858:	ldr	r8, [sp, #112]	; 0x70
   2685c:	ldr	r5, [sp, #116]	; 0x74
   26860:	uxtb	r3, r3
   26864:	b	265dc <dcngettext@plt+0x155b4>
   26868:	mov	sl, r9
   2686c:	str	r3, [sp, #56]	; 0x38
   26870:	mov	r9, fp
   26874:	ldr	r2, [sp, #64]	; 0x40
   26878:	b	2660c <dcngettext@plt+0x155e4>
   2687c:			; <UNDEFINED> instruction: 0x0002bdbc
   26880:			; <UNDEFINED> instruction: 0x0002bdb8
   26884:	andeq	fp, r2, r0, asr #27
   26888:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   2688c:	ldr	r2, [sp, #44]	; 0x2c
   26890:	ldrb	r1, [r2, r3]
   26894:	sub	r2, r1, #33	; 0x21
   26898:	uxtb	r2, r2
   2689c:	cmp	r2, #29
   268a0:	bhi	26920 <dcngettext@plt+0x158f8>
   268a4:	ldr	r0, [pc, #-36]	; 26888 <dcngettext@plt+0x15860>
   268a8:	mov	ip, #1
   268ac:	ands	r2, r0, ip, lsl r2
   268b0:	beq	26940 <dcngettext@plt+0x15918>
   268b4:	ldr	r2, [sp, #40]	; 0x28
   268b8:	cmp	r2, #0
   268bc:	bne	26a34 <dcngettext@plt+0x15a0c>
   268c0:	add	r2, r8, #1
   268c4:	cmp	fp, r8
   268c8:	strbhi	r4, [r9, r8]
   268cc:	cmp	fp, r2
   268d0:	movhi	r0, #34	; 0x22
   268d4:	strbhi	r0, [r9, r2]
   268d8:	add	r2, r8, #2
   268dc:	cmp	fp, r2
   268e0:	movhi	r0, #34	; 0x22
   268e4:	strbhi	r0, [r9, r2]
   268e8:	add	r2, r8, #3
   268ec:	cmp	fp, r2
   268f0:	mov	sl, r3
   268f4:	ldr	r3, [sp, #40]	; 0x28
   268f8:	movhi	r0, #63	; 0x3f
   268fc:	mov	r4, r1
   26900:	strbhi	r0, [r9, r2]
   26904:	add	r8, r8, #4
   26908:	mov	r1, r3
   2690c:	str	r3, [sp, #32]
   26910:	b	25a90 <dcngettext@plt+0x14a68>
   26914:	str	r3, [sp, #32]
   26918:	mov	r3, r7
   2691c:	b	265dc <dcngettext@plt+0x155b4>
   26920:	mov	r1, #0
   26924:	str	r1, [sp, #32]
   26928:	b	25a90 <dcngettext@plt+0x14a68>
   2692c:	mov	sl, r9
   26930:	ldr	r3, [sp, #56]	; 0x38
   26934:	mov	r9, fp
   26938:	ldr	r2, [sp, #64]	; 0x40
   2693c:	b	2660c <dcngettext@plt+0x155e4>
   26940:	str	r2, [sp, #32]
   26944:	mov	r1, #0
   26948:	b	25a90 <dcngettext@plt+0x14a68>
   2694c:	ldr	r2, [sp, #76]	; 0x4c
   26950:	mov	sl, r9
   26954:	mov	r9, fp
   26958:	mov	fp, r8
   2695c:	ldr	r1, [sp, #72]	; 0x48
   26960:	cmp	r1, #0
   26964:	moveq	r3, #0
   26968:	andne	r3, r2, #1
   2696c:	cmp	r3, #0
   26970:	beq	2699c <dcngettext@plt+0x15974>
   26974:	ldrb	r3, [r1]
   26978:	cmp	r3, #0
   2697c:	beq	2699c <dcngettext@plt+0x15974>
   26980:	mov	r2, r1
   26984:	cmp	r9, fp
   26988:	strbhi	r3, [sl, fp]
   2698c:	ldrb	r3, [r2, #1]!
   26990:	add	fp, fp, #1
   26994:	cmp	r3, #0
   26998:	bne	26984 <dcngettext@plt+0x1595c>
   2699c:	cmp	r9, fp
   269a0:	movhi	r3, #0
   269a4:	strbhi	r3, [sl, fp]
   269a8:	b	26664 <dcngettext@plt+0x1563c>
   269ac:	ldr	r3, [sp, #192]	; 0xc0
   269b0:	mov	ip, #5
   269b4:	str	r3, [sp, #16]
   269b8:	ldr	r3, [sp, #188]	; 0xbc
   269bc:	ldr	r2, [sp, #44]	; 0x2c
   269c0:	str	r3, [sp, #12]
   269c4:	ldr	r3, [sp, #184]	; 0xb8
   269c8:	ldr	r1, [sp, #84]	; 0x54
   269cc:	str	r3, [sp, #8]
   269d0:	ldr	r3, [sp, #180]	; 0xb4
   269d4:	mov	r0, r9
   269d8:	str	r3, [sp, #4]
   269dc:	str	ip, [sp]
   269e0:	ldr	r3, [sp, #24]
   269e4:	bl	254bc <dcngettext@plt+0x14494>
   269e8:	mov	fp, r0
   269ec:	b	26664 <dcngettext@plt+0x1563c>
   269f0:	mov	sl, r9
   269f4:	mov	r9, fp
   269f8:	mov	fp, r8
   269fc:	b	2695c <dcngettext@plt+0x15934>
   26a00:	ldr	r1, [sp, #176]	; 0xb0
   26a04:	bl	2539c <dcngettext@plt+0x14374>
   26a08:	str	r0, [sp, #192]	; 0xc0
   26a0c:	b	25978 <dcngettext@plt+0x14950>
   26a10:	ldr	r1, [sp, #176]	; 0xb0
   26a14:	bl	2539c <dcngettext@plt+0x14374>
   26a18:	str	r0, [sp, #188]	; 0xbc
   26a1c:	b	25958 <dcngettext@plt+0x14930>
   26a20:	mov	sl, r9
   26a24:	mov	r2, r3
   26a28:	mov	r9, fp
   26a2c:	mov	fp, r8
   26a30:	b	2695c <dcngettext@plt+0x15934>
   26a34:	mov	sl, r9
   26a38:	mov	r9, fp
   26a3c:	b	26620 <dcngettext@plt+0x155f8>
   26a40:	push	{r4, r5, r6, lr}
   26a44:	mov	r5, r0
   26a48:	bl	10f2c <__errno_location@plt>
   26a4c:	cmp	r5, #0
   26a50:	mov	r1, #48	; 0x30
   26a54:	mov	r4, r0
   26a58:	ldr	r0, [pc, #16]	; 26a70 <dcngettext@plt+0x15a48>
   26a5c:	ldr	r6, [r4]
   26a60:	movne	r0, r5
   26a64:	bl	2a2e8 <dcngettext@plt+0x192c0>
   26a68:	str	r6, [r4]
   26a6c:	pop	{r4, r5, r6, pc}
   26a70:	muleq	r3, r0, r1
   26a74:	ldr	r3, [pc, #12]	; 26a88 <dcngettext@plt+0x15a60>
   26a78:	cmp	r0, #0
   26a7c:	moveq	r0, r3
   26a80:	ldr	r0, [r0]
   26a84:	bx	lr
   26a88:	muleq	r3, r0, r1
   26a8c:	ldr	r3, [pc, #12]	; 26aa0 <dcngettext@plt+0x15a78>
   26a90:	cmp	r0, #0
   26a94:	moveq	r0, r3
   26a98:	str	r1, [r0]
   26a9c:	bx	lr
   26aa0:	muleq	r3, r0, r1
   26aa4:	ldr	r3, [pc, #52]	; 26ae0 <dcngettext@plt+0x15ab8>
   26aa8:	cmp	r0, #0
   26aac:	moveq	r0, r3
   26ab0:	add	r3, r0, #8
   26ab4:	push	{lr}		; (str lr, [sp, #-4]!)
   26ab8:	lsr	lr, r1, #5
   26abc:	and	r1, r1, #31
   26ac0:	ldr	ip, [r3, lr, lsl #2]
   26ac4:	lsr	r0, ip, r1
   26ac8:	eor	r2, r2, r0
   26acc:	and	r2, r2, #1
   26ad0:	and	r0, r0, #1
   26ad4:	eor	r1, ip, r2, lsl r1
   26ad8:	str	r1, [r3, lr, lsl #2]
   26adc:	pop	{pc}		; (ldr pc, [sp], #4)
   26ae0:	muleq	r3, r0, r1
   26ae4:	ldr	r3, [pc, #16]	; 26afc <dcngettext@plt+0x15ad4>
   26ae8:	cmp	r0, #0
   26aec:	movne	r3, r0
   26af0:	ldr	r0, [r3, #4]
   26af4:	str	r1, [r3, #4]
   26af8:	bx	lr
   26afc:	muleq	r3, r0, r1
   26b00:	ldr	r3, [pc, #44]	; 26b34 <dcngettext@plt+0x15b0c>
   26b04:	cmp	r0, #0
   26b08:	moveq	r0, r3
   26b0c:	mov	ip, #10
   26b10:	cmp	r2, #0
   26b14:	cmpne	r1, #0
   26b18:	str	ip, [r0]
   26b1c:	beq	26b2c <dcngettext@plt+0x15b04>
   26b20:	str	r1, [r0, #40]	; 0x28
   26b24:	str	r2, [r0, #44]	; 0x2c
   26b28:	bx	lr
   26b2c:	push	{r4, lr}
   26b30:	bl	11010 <abort@plt>
   26b34:	muleq	r3, r0, r1
   26b38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26b3c:	sub	sp, sp, #24
   26b40:	ldr	ip, [pc, #108]	; 26bb4 <dcngettext@plt+0x15b8c>
   26b44:	ldr	r4, [sp, #56]	; 0x38
   26b48:	mov	r9, r2
   26b4c:	cmp	r4, #0
   26b50:	moveq	r4, ip
   26b54:	mov	sl, r3
   26b58:	mov	r7, r0
   26b5c:	mov	r8, r1
   26b60:	bl	10f2c <__errno_location@plt>
   26b64:	ldr	r3, [r4, #44]	; 0x2c
   26b68:	mov	r1, r8
   26b6c:	ldr	r6, [r0]
   26b70:	str	r3, [sp, #16]
   26b74:	ldr	r2, [r4, #40]	; 0x28
   26b78:	add	r3, r4, #8
   26b7c:	str	r3, [sp, #8]
   26b80:	str	r2, [sp, #12]
   26b84:	ldr	r2, [r4, #4]
   26b88:	mov	r5, r0
   26b8c:	str	r2, [sp, #4]
   26b90:	ldr	ip, [r4]
   26b94:	mov	r3, sl
   26b98:	mov	r2, r9
   26b9c:	mov	r0, r7
   26ba0:	str	ip, [sp]
   26ba4:	bl	254bc <dcngettext@plt+0x14494>
   26ba8:	str	r6, [r5]
   26bac:	add	sp, sp, #24
   26bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26bb4:	muleq	r3, r0, r1
   26bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26bbc:	cmp	r2, #0
   26bc0:	sub	sp, sp, #36	; 0x24
   26bc4:	ldr	r4, [pc, #164]	; 26c70 <dcngettext@plt+0x15c48>
   26bc8:	mov	r8, r1
   26bcc:	movne	r4, r2
   26bd0:	mov	r7, r0
   26bd4:	bl	10f2c <__errno_location@plt>
   26bd8:	ldr	r3, [r4, #44]	; 0x2c
   26bdc:	ldr	r5, [r4, #4]
   26be0:	add	r9, r4, #8
   26be4:	orr	r5, r5, #1
   26be8:	mov	r1, #0
   26bec:	mov	r2, r7
   26bf0:	ldr	fp, [r0]
   26bf4:	str	r3, [sp, #16]
   26bf8:	ldr	r3, [r4, #40]	; 0x28
   26bfc:	stmib	sp, {r5, r9}
   26c00:	str	r3, [sp, #12]
   26c04:	ldr	r3, [r4]
   26c08:	mov	r6, r0
   26c0c:	str	r3, [sp]
   26c10:	mov	r0, r1
   26c14:	mov	r3, r8
   26c18:	bl	254bc <dcngettext@plt+0x14494>
   26c1c:	add	r1, r0, #1
   26c20:	mov	r0, r1
   26c24:	str	r1, [sp, #28]
   26c28:	bl	29da4 <dcngettext@plt+0x18d7c>
   26c2c:	ldr	r3, [r4, #44]	; 0x2c
   26c30:	ldr	r1, [sp, #28]
   26c34:	str	r3, [sp, #16]
   26c38:	ldr	r3, [r4, #40]	; 0x28
   26c3c:	str	r5, [sp, #4]
   26c40:	str	r3, [sp, #12]
   26c44:	str	r9, [sp, #8]
   26c48:	ldr	ip, [r4]
   26c4c:	mov	r3, r8
   26c50:	mov	r2, r7
   26c54:	str	ip, [sp]
   26c58:	mov	sl, r0
   26c5c:	bl	254bc <dcngettext@plt+0x14494>
   26c60:	mov	r0, sl
   26c64:	str	fp, [r6]
   26c68:	add	sp, sp, #36	; 0x24
   26c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26c70:	muleq	r3, r0, r1
   26c74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26c78:	cmp	r3, #0
   26c7c:	sub	sp, sp, #44	; 0x2c
   26c80:	ldr	r4, [pc, #192]	; 26d48 <dcngettext@plt+0x15d20>
   26c84:	mov	r6, r2
   26c88:	movne	r4, r3
   26c8c:	mov	r9, r1
   26c90:	mov	r8, r0
   26c94:	bl	10f2c <__errno_location@plt>
   26c98:	ldr	r3, [r4, #44]	; 0x2c
   26c9c:	ldr	r5, [r4, #4]
   26ca0:	add	sl, r4, #8
   26ca4:	cmp	r6, #0
   26ca8:	orreq	r5, r5, #1
   26cac:	mov	r1, #0
   26cb0:	ldr	r2, [r0]
   26cb4:	str	r3, [sp, #16]
   26cb8:	ldr	r3, [r4, #40]	; 0x28
   26cbc:	stmib	sp, {r5, sl}
   26cc0:	str	r3, [sp, #12]
   26cc4:	ldr	r3, [r4]
   26cc8:	mov	r7, r0
   26ccc:	str	r2, [sp, #28]
   26cd0:	str	r3, [sp]
   26cd4:	mov	r2, r8
   26cd8:	mov	r3, r9
   26cdc:	mov	r0, r1
   26ce0:	bl	254bc <dcngettext@plt+0x14494>
   26ce4:	add	r1, r0, #1
   26ce8:	mov	fp, r0
   26cec:	mov	r0, r1
   26cf0:	str	r1, [sp, #36]	; 0x24
   26cf4:	bl	29da4 <dcngettext@plt+0x18d7c>
   26cf8:	ldr	r3, [r4, #44]	; 0x2c
   26cfc:	mov	r2, r8
   26d00:	str	r3, [sp, #16]
   26d04:	ldr	r3, [r4, #40]	; 0x28
   26d08:	str	r5, [sp, #4]
   26d0c:	str	r3, [sp, #12]
   26d10:	str	sl, [sp, #8]
   26d14:	ldr	ip, [r4]
   26d18:	ldr	r1, [sp, #36]	; 0x24
   26d1c:	mov	r3, r9
   26d20:	str	ip, [sp]
   26d24:	str	r0, [sp, #32]
   26d28:	bl	254bc <dcngettext@plt+0x14494>
   26d2c:	ldr	r2, [sp, #28]
   26d30:	cmp	r6, #0
   26d34:	str	r2, [r7]
   26d38:	ldr	r0, [sp, #32]
   26d3c:	strne	fp, [r6]
   26d40:	add	sp, sp, #44	; 0x2c
   26d44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26d48:	muleq	r3, r0, r1
   26d4c:	push	{r4, r5, r6, r7, r8, lr}
   26d50:	ldr	r6, [pc, #116]	; 26dcc <dcngettext@plt+0x15da4>
   26d54:	ldr	r3, [r6, #4]
   26d58:	ldr	r7, [r6]
   26d5c:	cmp	r3, #1
   26d60:	movgt	r5, r7
   26d64:	movgt	r4, #1
   26d68:	ble	26d88 <dcngettext@plt+0x15d60>
   26d6c:	ldr	r0, [r5, #12]
   26d70:	bl	251f0 <dcngettext@plt+0x141c8>
   26d74:	ldr	r3, [r6, #4]
   26d78:	add	r4, r4, #1
   26d7c:	cmp	r3, r4
   26d80:	add	r5, r5, #8
   26d84:	bgt	26d6c <dcngettext@plt+0x15d44>
   26d88:	ldr	r0, [r7, #4]
   26d8c:	ldr	r4, [pc, #60]	; 26dd0 <dcngettext@plt+0x15da8>
   26d90:	cmp	r0, r4
   26d94:	beq	26da8 <dcngettext@plt+0x15d80>
   26d98:	bl	251f0 <dcngettext@plt+0x141c8>
   26d9c:	mov	r3, #256	; 0x100
   26da0:	str	r4, [r6, #12]
   26da4:	str	r3, [r6, #8]
   26da8:	ldr	r4, [pc, #36]	; 26dd4 <dcngettext@plt+0x15dac>
   26dac:	cmp	r7, r4
   26db0:	beq	26dc0 <dcngettext@plt+0x15d98>
   26db4:	mov	r0, r7
   26db8:	bl	251f0 <dcngettext@plt+0x141c8>
   26dbc:	str	r4, [r6]
   26dc0:	mov	r3, #1
   26dc4:	str	r3, [r6, #4]
   26dc8:	pop	{r4, r5, r6, r7, r8, pc}
   26dcc:	andeq	sp, r3, r0, lsl r1
   26dd0:	andeq	sp, r3, r0, asr #3
   26dd4:	andeq	sp, r3, r8, lsl r1
   26dd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26ddc:	sub	sp, sp, #44	; 0x2c
   26de0:	mov	r5, r0
   26de4:	mov	sl, r1
   26de8:	bl	10f2c <__errno_location@plt>
   26dec:	ldr	r4, [pc, #400]	; 26f84 <dcngettext@plt+0x15f5c>
   26df0:	cmn	r5, #-2147483647	; 0x80000001
   26df4:	ldr	r6, [r4]
   26df8:	mov	r8, r0
   26dfc:	movne	r0, #0
   26e00:	moveq	r0, #1
   26e04:	ldr	r3, [r8]
   26e08:	orrs	r0, r0, r5, lsr #31
   26e0c:	str	r3, [sp, #24]
   26e10:	bne	26f80 <dcngettext@plt+0x15f58>
   26e14:	ldr	r2, [r4, #4]
   26e18:	cmp	r5, r2
   26e1c:	blt	26e7c <dcngettext@plt+0x15e54>
   26e20:	add	r7, r4, #8
   26e24:	cmp	r6, r7
   26e28:	str	r2, [sp, #36]	; 0x24
   26e2c:	beq	26f50 <dcngettext@plt+0x15f28>
   26e30:	mov	r3, #8
   26e34:	sub	r2, r5, r2
   26e38:	mov	r0, r6
   26e3c:	str	r3, [sp]
   26e40:	add	r2, r2, #1
   26e44:	mvn	r3, #-2147483648	; 0x80000000
   26e48:	add	r1, sp, #36	; 0x24
   26e4c:	bl	29fc0 <dcngettext@plt+0x18f98>
   26e50:	mov	r6, r0
   26e54:	str	r0, [r4]
   26e58:	ldr	r0, [r4, #4]
   26e5c:	ldr	r2, [sp, #36]	; 0x24
   26e60:	mov	r1, #0
   26e64:	sub	r2, r2, r0
   26e68:	add	r0, r6, r0, lsl #3
   26e6c:	lsl	r2, r2, #3
   26e70:	bl	10f50 <memset@plt>
   26e74:	ldr	r3, [sp, #36]	; 0x24
   26e78:	str	r3, [r4, #4]
   26e7c:	ldr	r4, [pc, #260]	; 26f88 <dcngettext@plt+0x15f60>
   26e80:	add	fp, r6, r5, lsl #3
   26e84:	ldr	r9, [r6, r5, lsl #3]
   26e88:	ldr	r0, [r4, #4]
   26e8c:	ldr	r3, [r4]
   26e90:	ldr	r7, [fp, #4]
   26e94:	ldr	r1, [r4, #44]	; 0x2c
   26e98:	ldr	r2, [r4, #40]	; 0x28
   26e9c:	orr	r0, r0, #1
   26ea0:	str	r3, [sp]
   26ea4:	add	r3, r4, #8
   26ea8:	str	r0, [sp, #28]
   26eac:	str	r0, [sp, #4]
   26eb0:	str	r1, [sp, #16]
   26eb4:	str	r2, [sp, #12]
   26eb8:	str	r3, [sp, #8]
   26ebc:	mov	r0, r7
   26ec0:	mov	r1, r9
   26ec4:	mvn	r3, #0
   26ec8:	mov	r2, sl
   26ecc:	bl	254bc <dcngettext@plt+0x14494>
   26ed0:	cmp	r9, r0
   26ed4:	bhi	26f3c <dcngettext@plt+0x15f14>
   26ed8:	add	r3, r4, #48	; 0x30
   26edc:	add	r9, r0, #1
   26ee0:	cmp	r7, r3
   26ee4:	str	r9, [r6, r5, lsl #3]
   26ee8:	beq	26ef4 <dcngettext@plt+0x15ecc>
   26eec:	mov	r0, r7
   26ef0:	bl	251f0 <dcngettext@plt+0x141c8>
   26ef4:	mov	r0, r9
   26ef8:	bl	29da4 <dcngettext@plt+0x18d7c>
   26efc:	ldr	ip, [r4, #44]	; 0x2c
   26f00:	ldr	r3, [r4]
   26f04:	ldr	lr, [r4, #40]	; 0x28
   26f08:	ldr	r4, [pc, #124]	; 26f8c <dcngettext@plt+0x15f64>
   26f0c:	mov	r2, sl
   26f10:	mov	r1, r9
   26f14:	str	r0, [fp, #4]
   26f18:	str	r4, [sp, #8]
   26f1c:	ldr	r4, [sp, #28]
   26f20:	str	r3, [sp]
   26f24:	str	r4, [sp, #4]
   26f28:	str	ip, [sp, #16]
   26f2c:	str	lr, [sp, #12]
   26f30:	mvn	r3, #0
   26f34:	mov	r7, r0
   26f38:	bl	254bc <dcngettext@plt+0x14494>
   26f3c:	ldr	r3, [sp, #24]
   26f40:	mov	r0, r7
   26f44:	str	r3, [r8]
   26f48:	add	sp, sp, #44	; 0x2c
   26f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26f50:	mov	r3, #8
   26f54:	sub	r2, r5, r2
   26f58:	str	r3, [sp]
   26f5c:	add	r1, sp, #36	; 0x24
   26f60:	add	r2, r2, #1
   26f64:	mvn	r3, #-2147483648	; 0x80000000
   26f68:	bl	29fc0 <dcngettext@plt+0x18f98>
   26f6c:	mov	r6, r0
   26f70:	ldm	r7, {r0, r1}
   26f74:	str	r6, [r4]
   26f78:	stm	r6, {r0, r1}
   26f7c:	b	26e58 <dcngettext@plt+0x15e30>
   26f80:	bl	11010 <abort@plt>
   26f84:	andeq	sp, r3, r0, lsl r1
   26f88:	muleq	r3, r0, r1
   26f8c:	muleq	r3, r8, r1
   26f90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26f94:	sub	sp, sp, #52	; 0x34
   26f98:	mov	r5, r0
   26f9c:	mov	sl, r1
   26fa0:	mov	fp, r2
   26fa4:	bl	10f2c <__errno_location@plt>
   26fa8:	ldr	r4, [pc, #408]	; 27148 <dcngettext@plt+0x16120>
   26fac:	cmn	r5, #-2147483647	; 0x80000001
   26fb0:	ldr	r6, [r4]
   26fb4:	mov	r8, r0
   26fb8:	movne	r0, #0
   26fbc:	moveq	r0, #1
   26fc0:	ldr	r3, [r8]
   26fc4:	orrs	r0, r0, r5, lsr #31
   26fc8:	str	r3, [sp, #28]
   26fcc:	bne	27144 <dcngettext@plt+0x1611c>
   26fd0:	ldr	r2, [r4, #4]
   26fd4:	cmp	r5, r2
   26fd8:	blt	27038 <dcngettext@plt+0x16010>
   26fdc:	add	r7, r4, #8
   26fe0:	cmp	r6, r7
   26fe4:	str	r2, [sp, #44]	; 0x2c
   26fe8:	beq	27114 <dcngettext@plt+0x160ec>
   26fec:	mov	r3, #8
   26ff0:	sub	r2, r5, r2
   26ff4:	mov	r0, r6
   26ff8:	str	r3, [sp]
   26ffc:	add	r2, r2, #1
   27000:	mvn	r3, #-2147483648	; 0x80000000
   27004:	add	r1, sp, #44	; 0x2c
   27008:	bl	29fc0 <dcngettext@plt+0x18f98>
   2700c:	mov	r6, r0
   27010:	str	r0, [r4]
   27014:	ldr	r0, [r4, #4]
   27018:	ldr	r2, [sp, #44]	; 0x2c
   2701c:	mov	r1, #0
   27020:	sub	r2, r2, r0
   27024:	add	r0, r6, r0, lsl #3
   27028:	lsl	r2, r2, #3
   2702c:	bl	10f50 <memset@plt>
   27030:	ldr	r3, [sp, #44]	; 0x2c
   27034:	str	r3, [r4, #4]
   27038:	ldr	r4, [pc, #268]	; 2714c <dcngettext@plt+0x16124>
   2703c:	add	r3, r6, r5, lsl #3
   27040:	str	r3, [sp, #32]
   27044:	ldr	r7, [r3, #4]
   27048:	ldr	r0, [r4, #4]
   2704c:	ldr	r3, [r4]
   27050:	ldr	r9, [r6, r5, lsl #3]
   27054:	ldr	r1, [r4, #44]	; 0x2c
   27058:	ldr	r2, [r4, #40]	; 0x28
   2705c:	orr	r0, r0, #1
   27060:	str	r3, [sp]
   27064:	add	r3, r4, #8
   27068:	str	r0, [sp, #36]	; 0x24
   2706c:	str	r0, [sp, #4]
   27070:	str	r1, [sp, #16]
   27074:	str	r2, [sp, #12]
   27078:	str	r3, [sp, #8]
   2707c:	mov	r0, r7
   27080:	mov	r1, r9
   27084:	mov	r3, fp
   27088:	mov	r2, sl
   2708c:	bl	254bc <dcngettext@plt+0x14494>
   27090:	cmp	r9, r0
   27094:	bhi	27100 <dcngettext@plt+0x160d8>
   27098:	add	r3, r4, #48	; 0x30
   2709c:	add	r9, r0, #1
   270a0:	cmp	r7, r3
   270a4:	str	r9, [r6, r5, lsl #3]
   270a8:	beq	270b4 <dcngettext@plt+0x1608c>
   270ac:	mov	r0, r7
   270b0:	bl	251f0 <dcngettext@plt+0x141c8>
   270b4:	mov	r0, r9
   270b8:	bl	29da4 <dcngettext@plt+0x18d7c>
   270bc:	ldr	ip, [sp, #32]
   270c0:	ldr	lr, [r4, #44]	; 0x2c
   270c4:	ldr	r5, [r4, #40]	; 0x28
   270c8:	mov	r3, fp
   270cc:	mov	r2, sl
   270d0:	mov	r1, r9
   270d4:	str	r0, [ip, #4]
   270d8:	ldr	ip, [r4]
   270dc:	ldr	r4, [pc, #108]	; 27150 <dcngettext@plt+0x16128>
   270e0:	str	lr, [sp, #16]
   270e4:	str	r4, [sp, #8]
   270e8:	ldr	r4, [sp, #36]	; 0x24
   270ec:	str	r5, [sp, #12]
   270f0:	str	r4, [sp, #4]
   270f4:	str	ip, [sp]
   270f8:	mov	r7, r0
   270fc:	bl	254bc <dcngettext@plt+0x14494>
   27100:	ldr	r3, [sp, #28]
   27104:	mov	r0, r7
   27108:	str	r3, [r8]
   2710c:	add	sp, sp, #52	; 0x34
   27110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27114:	mov	r3, #8
   27118:	sub	r2, r5, r2
   2711c:	str	r3, [sp]
   27120:	add	r1, sp, #44	; 0x2c
   27124:	add	r2, r2, #1
   27128:	mvn	r3, #-2147483648	; 0x80000000
   2712c:	bl	29fc0 <dcngettext@plt+0x18f98>
   27130:	mov	r6, r0
   27134:	ldm	r7, {r0, r1}
   27138:	str	r6, [r4]
   2713c:	stm	r6, {r0, r1}
   27140:	b	27014 <dcngettext@plt+0x15fec>
   27144:	bl	11010 <abort@plt>
   27148:	andeq	sp, r3, r0, lsl r1
   2714c:	muleq	r3, r0, r1
   27150:	muleq	r3, r8, r1
   27154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27158:	sub	sp, sp, #44	; 0x2c
   2715c:	mov	sl, r0
   27160:	bl	10f2c <__errno_location@plt>
   27164:	ldr	r4, [pc, #352]	; 272cc <dcngettext@plt+0x162a4>
   27168:	ldr	r2, [r4, #4]
   2716c:	ldr	r5, [r4]
   27170:	cmp	r2, #0
   27174:	ldr	r3, [r0]
   27178:	mov	r8, r0
   2717c:	str	r3, [sp, #28]
   27180:	bgt	271dc <dcngettext@plt+0x161b4>
   27184:	add	r6, r4, #8
   27188:	cmp	r5, r6
   2718c:	str	r2, [sp, #36]	; 0x24
   27190:	beq	2729c <dcngettext@plt+0x16274>
   27194:	mov	r3, #8
   27198:	mov	r0, r5
   2719c:	str	r3, [sp]
   271a0:	rsb	r2, r2, #1
   271a4:	mvn	r3, #-2147483648	; 0x80000000
   271a8:	add	r1, sp, #36	; 0x24
   271ac:	bl	29fc0 <dcngettext@plt+0x18f98>
   271b0:	mov	r5, r0
   271b4:	str	r0, [r4]
   271b8:	ldr	r0, [r4, #4]
   271bc:	ldr	r2, [sp, #36]	; 0x24
   271c0:	mov	r1, #0
   271c4:	sub	r2, r2, r0
   271c8:	add	r0, r5, r0, lsl #3
   271cc:	lsl	r2, r2, #3
   271d0:	bl	10f50 <memset@plt>
   271d4:	ldr	r3, [sp, #36]	; 0x24
   271d8:	str	r3, [r4, #4]
   271dc:	ldr	r4, [pc, #236]	; 272d0 <dcngettext@plt+0x162a8>
   271e0:	ldr	r9, [r5]
   271e4:	ldr	r6, [r5, #4]
   271e8:	ldr	r7, [r4, #4]
   271ec:	ldr	r1, [r4, #44]	; 0x2c
   271f0:	ldr	r2, [r4, #40]	; 0x28
   271f4:	ldr	r3, [r4]
   271f8:	orr	r7, r7, #1
   271fc:	add	fp, r4, #8
   27200:	str	r1, [sp, #16]
   27204:	str	r2, [sp, #12]
   27208:	str	r3, [sp]
   2720c:	str	r7, [sp, #4]
   27210:	str	fp, [sp, #8]
   27214:	mov	r1, r9
   27218:	mov	r0, r6
   2721c:	mvn	r3, #0
   27220:	mov	r2, sl
   27224:	bl	254bc <dcngettext@plt+0x14494>
   27228:	cmp	r9, r0
   2722c:	bhi	27288 <dcngettext@plt+0x16260>
   27230:	add	r3, r4, #48	; 0x30
   27234:	add	r9, r0, #1
   27238:	cmp	r6, r3
   2723c:	str	r9, [r5]
   27240:	beq	2724c <dcngettext@plt+0x16224>
   27244:	mov	r0, r6
   27248:	bl	251f0 <dcngettext@plt+0x141c8>
   2724c:	mov	r0, r9
   27250:	bl	29da4 <dcngettext@plt+0x18d7c>
   27254:	ldr	ip, [r4, #44]	; 0x2c
   27258:	ldr	r3, [r4]
   2725c:	ldr	lr, [r4, #40]	; 0x28
   27260:	mov	r2, sl
   27264:	mov	r1, r9
   27268:	str	r0, [r5, #4]
   2726c:	str	r3, [sp]
   27270:	stmib	sp, {r7, fp}
   27274:	str	ip, [sp, #16]
   27278:	str	lr, [sp, #12]
   2727c:	mvn	r3, #0
   27280:	mov	r6, r0
   27284:	bl	254bc <dcngettext@plt+0x14494>
   27288:	ldr	r3, [sp, #28]
   2728c:	mov	r0, r6
   27290:	str	r3, [r8]
   27294:	add	sp, sp, #44	; 0x2c
   27298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2729c:	mov	r3, #8
   272a0:	str	r3, [sp]
   272a4:	add	r1, sp, #36	; 0x24
   272a8:	rsb	r2, r2, #1
   272ac:	mvn	r3, #-2147483648	; 0x80000000
   272b0:	mov	r0, #0
   272b4:	bl	29fc0 <dcngettext@plt+0x18f98>
   272b8:	mov	r5, r0
   272bc:	ldm	r6, {r0, r1}
   272c0:	str	r5, [r4]
   272c4:	stm	r5, {r0, r1}
   272c8:	b	271b8 <dcngettext@plt+0x16190>
   272cc:	andeq	sp, r3, r0, lsl r1
   272d0:	muleq	r3, r0, r1
   272d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   272d8:	sub	sp, sp, #44	; 0x2c
   272dc:	mov	r9, r0
   272e0:	mov	sl, r1
   272e4:	bl	10f2c <__errno_location@plt>
   272e8:	ldr	r4, [pc, #364]	; 2745c <dcngettext@plt+0x16434>
   272ec:	ldr	r2, [r4, #4]
   272f0:	ldr	r5, [r4]
   272f4:	cmp	r2, #0
   272f8:	ldr	r3, [r0]
   272fc:	mov	r7, r0
   27300:	str	r3, [sp, #24]
   27304:	bgt	27360 <dcngettext@plt+0x16338>
   27308:	add	r6, r4, #8
   2730c:	cmp	r5, r6
   27310:	str	r2, [sp, #36]	; 0x24
   27314:	beq	2742c <dcngettext@plt+0x16404>
   27318:	mov	r3, #8
   2731c:	mov	r0, r5
   27320:	str	r3, [sp]
   27324:	rsb	r2, r2, #1
   27328:	mvn	r3, #-2147483648	; 0x80000000
   2732c:	add	r1, sp, #36	; 0x24
   27330:	bl	29fc0 <dcngettext@plt+0x18f98>
   27334:	mov	r5, r0
   27338:	str	r0, [r4]
   2733c:	ldr	r0, [r4, #4]
   27340:	ldr	r2, [sp, #36]	; 0x24
   27344:	mov	r1, #0
   27348:	sub	r2, r2, r0
   2734c:	add	r0, r5, r0, lsl #3
   27350:	lsl	r2, r2, #3
   27354:	bl	10f50 <memset@plt>
   27358:	ldr	r3, [sp, #36]	; 0x24
   2735c:	str	r3, [r4, #4]
   27360:	ldr	r4, [pc, #248]	; 27460 <dcngettext@plt+0x16438>
   27364:	ldr	r8, [r5]
   27368:	ldr	r6, [r5, #4]
   2736c:	ldr	r0, [r4, #4]
   27370:	ldr	r1, [r4, #44]	; 0x2c
   27374:	ldr	r2, [r4, #40]	; 0x28
   27378:	ldr	r3, [r4]
   2737c:	orr	r0, r0, #1
   27380:	add	fp, r4, #8
   27384:	str	r0, [sp, #28]
   27388:	str	r0, [sp, #4]
   2738c:	str	r1, [sp, #16]
   27390:	str	r2, [sp, #12]
   27394:	str	r3, [sp]
   27398:	str	fp, [sp, #8]
   2739c:	mov	r1, r8
   273a0:	mov	r0, r6
   273a4:	mov	r3, sl
   273a8:	mov	r2, r9
   273ac:	bl	254bc <dcngettext@plt+0x14494>
   273b0:	cmp	r8, r0
   273b4:	bhi	27418 <dcngettext@plt+0x163f0>
   273b8:	add	r3, r4, #48	; 0x30
   273bc:	add	r8, r0, #1
   273c0:	cmp	r6, r3
   273c4:	str	r8, [r5]
   273c8:	beq	273d4 <dcngettext@plt+0x163ac>
   273cc:	mov	r0, r6
   273d0:	bl	251f0 <dcngettext@plt+0x141c8>
   273d4:	mov	r0, r8
   273d8:	bl	29da4 <dcngettext@plt+0x18d7c>
   273dc:	ldr	lr, [r4, #44]	; 0x2c
   273e0:	ldr	ip, [r4]
   273e4:	mov	r3, sl
   273e8:	mov	r2, r9
   273ec:	mov	r1, r8
   273f0:	str	r0, [r5, #4]
   273f4:	ldr	r5, [r4, #40]	; 0x28
   273f8:	ldr	r4, [sp, #28]
   273fc:	str	fp, [sp, #8]
   27400:	str	r4, [sp, #4]
   27404:	str	lr, [sp, #16]
   27408:	str	r5, [sp, #12]
   2740c:	str	ip, [sp]
   27410:	mov	r6, r0
   27414:	bl	254bc <dcngettext@plt+0x14494>
   27418:	ldr	r3, [sp, #24]
   2741c:	mov	r0, r6
   27420:	str	r3, [r7]
   27424:	add	sp, sp, #44	; 0x2c
   27428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2742c:	mov	r3, #8
   27430:	str	r3, [sp]
   27434:	add	r1, sp, #36	; 0x24
   27438:	rsb	r2, r2, #1
   2743c:	mvn	r3, #-2147483648	; 0x80000000
   27440:	mov	r0, #0
   27444:	bl	29fc0 <dcngettext@plt+0x18f98>
   27448:	mov	r5, r0
   2744c:	ldm	r6, {r0, r1}
   27450:	str	r5, [r4]
   27454:	stm	r5, {r0, r1}
   27458:	b	2733c <dcngettext@plt+0x16314>
   2745c:	andeq	sp, r3, r0, lsl r1
   27460:	muleq	r3, r0, r1
   27464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27468:	sub	sp, sp, #132	; 0x84
   2746c:	mov	r5, r1
   27470:	mov	r4, r0
   27474:	mov	r9, r2
   27478:	add	r0, sp, #80	; 0x50
   2747c:	mov	r2, #48	; 0x30
   27480:	mov	r1, #0
   27484:	bl	10f50 <memset@plt>
   27488:	cmp	r5, #10
   2748c:	beq	27644 <dcngettext@plt+0x1661c>
   27490:	add	lr, sp, #80	; 0x50
   27494:	str	r5, [sp, #80]	; 0x50
   27498:	ldm	lr!, {r0, r1, r2, r3}
   2749c:	add	ip, sp, #32
   274a0:	ldr	r6, [pc, #416]	; 27648 <dcngettext@plt+0x16620>
   274a4:	stmia	ip!, {r0, r1, r2, r3}
   274a8:	ldm	lr!, {r0, r1, r2, r3}
   274ac:	stmia	ip!, {r0, r1, r2, r3}
   274b0:	ldm	lr, {r0, r1, r2, r3}
   274b4:	stm	ip, {r0, r1, r2, r3}
   274b8:	bl	10f2c <__errno_location@plt>
   274bc:	cmn	r4, #-2147483647	; 0x80000001
   274c0:	ldr	r5, [r6]
   274c4:	mov	r7, r0
   274c8:	movne	r0, #0
   274cc:	moveq	r0, #1
   274d0:	ldr	r3, [r7]
   274d4:	orrs	r0, r0, r4, lsr #31
   274d8:	str	r3, [sp, #24]
   274dc:	bne	27644 <dcngettext@plt+0x1661c>
   274e0:	ldr	r2, [r6, #4]
   274e4:	cmp	r4, r2
   274e8:	blt	27548 <dcngettext@plt+0x16520>
   274ec:	add	r8, r6, #8
   274f0:	cmp	r5, r8
   274f4:	str	r2, [sp, #80]	; 0x50
   274f8:	beq	27614 <dcngettext@plt+0x165ec>
   274fc:	mov	r3, #8
   27500:	sub	r2, r4, r2
   27504:	mov	r0, r5
   27508:	str	r3, [sp]
   2750c:	add	r2, r2, #1
   27510:	add	r1, sp, #80	; 0x50
   27514:	mvn	r3, #-2147483648	; 0x80000000
   27518:	bl	29fc0 <dcngettext@plt+0x18f98>
   2751c:	mov	r5, r0
   27520:	str	r0, [r6]
   27524:	ldr	r0, [r6, #4]
   27528:	ldr	r2, [sp, #80]	; 0x50
   2752c:	mov	r1, #0
   27530:	sub	r2, r2, r0
   27534:	add	r0, r5, r0, lsl #3
   27538:	lsl	r2, r2, #3
   2753c:	bl	10f50 <memset@plt>
   27540:	ldr	r3, [sp, #80]	; 0x50
   27544:	str	r3, [r6, #4]
   27548:	add	fp, r5, r4, lsl #3
   2754c:	ldr	r1, [sp, #36]	; 0x24
   27550:	ldr	r8, [r5, r4, lsl #3]
   27554:	ldr	r6, [fp, #4]
   27558:	ldr	r2, [sp, #72]	; 0x48
   2755c:	ldr	r3, [sp, #32]
   27560:	ldr	ip, [sp, #76]	; 0x4c
   27564:	orr	r1, r1, #1
   27568:	add	sl, sp, #40	; 0x28
   2756c:	str	r1, [sp, #28]
   27570:	str	r1, [sp, #4]
   27574:	str	r2, [sp, #12]
   27578:	str	r3, [sp]
   2757c:	mov	r0, r6
   27580:	mov	r1, r8
   27584:	str	ip, [sp, #16]
   27588:	str	sl, [sp, #8]
   2758c:	mvn	r3, #0
   27590:	mov	r2, r9
   27594:	bl	254bc <dcngettext@plt+0x14494>
   27598:	cmp	r8, r0
   2759c:	bhi	27600 <dcngettext@plt+0x165d8>
   275a0:	ldr	r3, [pc, #164]	; 2764c <dcngettext@plt+0x16624>
   275a4:	add	r8, r0, #1
   275a8:	cmp	r6, r3
   275ac:	str	r8, [r5, r4, lsl #3]
   275b0:	beq	275bc <dcngettext@plt+0x16594>
   275b4:	mov	r0, r6
   275b8:	bl	251f0 <dcngettext@plt+0x141c8>
   275bc:	mov	r0, r8
   275c0:	bl	29da4 <dcngettext@plt+0x18d7c>
   275c4:	ldr	lr, [sp, #76]	; 0x4c
   275c8:	ldr	r3, [sp, #32]
   275cc:	ldr	ip, [sp, #72]	; 0x48
   275d0:	ldr	r4, [sp, #28]
   275d4:	mov	r2, r9
   275d8:	mov	r1, r8
   275dc:	str	r0, [fp, #4]
   275e0:	str	r3, [sp]
   275e4:	str	sl, [sp, #8]
   275e8:	str	r4, [sp, #4]
   275ec:	str	lr, [sp, #16]
   275f0:	str	ip, [sp, #12]
   275f4:	mvn	r3, #0
   275f8:	mov	r6, r0
   275fc:	bl	254bc <dcngettext@plt+0x14494>
   27600:	ldr	r3, [sp, #24]
   27604:	mov	r0, r6
   27608:	str	r3, [r7]
   2760c:	add	sp, sp, #132	; 0x84
   27610:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27614:	mov	r3, #8
   27618:	sub	r2, r4, r2
   2761c:	add	r1, sp, #80	; 0x50
   27620:	str	r3, [sp]
   27624:	add	r2, r2, #1
   27628:	mvn	r3, #-2147483648	; 0x80000000
   2762c:	bl	29fc0 <dcngettext@plt+0x18f98>
   27630:	mov	r5, r0
   27634:	ldm	r8, {r0, r1}
   27638:	str	r5, [r6]
   2763c:	stm	r5, {r0, r1}
   27640:	b	27524 <dcngettext@plt+0x164fc>
   27644:	bl	11010 <abort@plt>
   27648:	andeq	sp, r3, r0, lsl r1
   2764c:	andeq	sp, r3, r0, asr #3
   27650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27654:	sub	sp, sp, #132	; 0x84
   27658:	mov	r5, r1
   2765c:	mov	r4, r0
   27660:	mov	r9, r2
   27664:	add	r0, sp, #80	; 0x50
   27668:	mov	r2, #48	; 0x30
   2766c:	mov	r1, #0
   27670:	mov	sl, r3
   27674:	bl	10f50 <memset@plt>
   27678:	cmp	r5, #10
   2767c:	beq	27838 <dcngettext@plt+0x16810>
   27680:	add	lr, sp, #80	; 0x50
   27684:	str	r5, [sp, #80]	; 0x50
   27688:	ldm	lr!, {r0, r1, r2, r3}
   2768c:	add	ip, sp, #32
   27690:	ldr	r6, [pc, #420]	; 2783c <dcngettext@plt+0x16814>
   27694:	stmia	ip!, {r0, r1, r2, r3}
   27698:	ldm	lr!, {r0, r1, r2, r3}
   2769c:	stmia	ip!, {r0, r1, r2, r3}
   276a0:	ldm	lr, {r0, r1, r2, r3}
   276a4:	stm	ip, {r0, r1, r2, r3}
   276a8:	bl	10f2c <__errno_location@plt>
   276ac:	cmn	r4, #-2147483647	; 0x80000001
   276b0:	ldr	r5, [r6]
   276b4:	mov	r7, r0
   276b8:	movne	r0, #0
   276bc:	moveq	r0, #1
   276c0:	ldr	r3, [r7]
   276c4:	orrs	r0, r0, r4, lsr #31
   276c8:	str	r3, [sp, #24]
   276cc:	bne	27838 <dcngettext@plt+0x16810>
   276d0:	ldr	r2, [r6, #4]
   276d4:	cmp	r4, r2
   276d8:	blt	27738 <dcngettext@plt+0x16710>
   276dc:	add	r8, r6, #8
   276e0:	cmp	r5, r8
   276e4:	str	r2, [sp, #80]	; 0x50
   276e8:	beq	27808 <dcngettext@plt+0x167e0>
   276ec:	mov	r3, #8
   276f0:	sub	r2, r4, r2
   276f4:	mov	r0, r5
   276f8:	str	r3, [sp]
   276fc:	add	r2, r2, #1
   27700:	add	r1, sp, #80	; 0x50
   27704:	mvn	r3, #-2147483648	; 0x80000000
   27708:	bl	29fc0 <dcngettext@plt+0x18f98>
   2770c:	mov	r5, r0
   27710:	str	r0, [r6]
   27714:	ldr	r0, [r6, #4]
   27718:	ldr	r2, [sp, #80]	; 0x50
   2771c:	mov	r1, #0
   27720:	sub	r2, r2, r0
   27724:	add	r0, r5, r0, lsl #3
   27728:	lsl	r2, r2, #3
   2772c:	bl	10f50 <memset@plt>
   27730:	ldr	r3, [sp, #80]	; 0x50
   27734:	str	r3, [r6, #4]
   27738:	add	fp, r5, r4, lsl #3
   2773c:	ldr	r3, [sp, #32]
   27740:	ldr	r1, [sp, #36]	; 0x24
   27744:	ldr	r8, [r5, r4, lsl #3]
   27748:	ldr	r6, [fp, #4]
   2774c:	ldr	r2, [sp, #72]	; 0x48
   27750:	ldr	ip, [sp, #76]	; 0x4c
   27754:	orr	r1, r1, #1
   27758:	str	r3, [sp]
   2775c:	add	r3, sp, #40	; 0x28
   27760:	str	r1, [sp, #28]
   27764:	str	r1, [sp, #4]
   27768:	str	r2, [sp, #12]
   2776c:	str	r3, [sp, #8]
   27770:	mov	r0, r6
   27774:	mov	r1, r8
   27778:	str	ip, [sp, #16]
   2777c:	mov	r3, sl
   27780:	mov	r2, r9
   27784:	bl	254bc <dcngettext@plt+0x14494>
   27788:	cmp	r8, r0
   2778c:	bhi	277f4 <dcngettext@plt+0x167cc>
   27790:	ldr	r3, [pc, #168]	; 27840 <dcngettext@plt+0x16818>
   27794:	add	r8, r0, #1
   27798:	cmp	r6, r3
   2779c:	str	r8, [r5, r4, lsl #3]
   277a0:	beq	277ac <dcngettext@plt+0x16784>
   277a4:	mov	r0, r6
   277a8:	bl	251f0 <dcngettext@plt+0x141c8>
   277ac:	mov	r0, r8
   277b0:	bl	29da4 <dcngettext@plt+0x18d7c>
   277b4:	add	lr, sp, #40	; 0x28
   277b8:	ldr	ip, [sp, #76]	; 0x4c
   277bc:	ldr	r4, [sp, #72]	; 0x48
   277c0:	ldr	r5, [sp, #28]
   277c4:	mov	r3, sl
   277c8:	mov	r2, r9
   277cc:	mov	r1, r8
   277d0:	str	r0, [fp, #4]
   277d4:	str	lr, [sp, #8]
   277d8:	ldr	lr, [sp, #32]
   277dc:	str	r5, [sp, #4]
   277e0:	str	ip, [sp, #16]
   277e4:	str	r4, [sp, #12]
   277e8:	str	lr, [sp]
   277ec:	mov	r6, r0
   277f0:	bl	254bc <dcngettext@plt+0x14494>
   277f4:	ldr	r3, [sp, #24]
   277f8:	mov	r0, r6
   277fc:	str	r3, [r7]
   27800:	add	sp, sp, #132	; 0x84
   27804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27808:	mov	r3, #8
   2780c:	sub	r2, r4, r2
   27810:	add	r1, sp, #80	; 0x50
   27814:	str	r3, [sp]
   27818:	add	r2, r2, #1
   2781c:	mvn	r3, #-2147483648	; 0x80000000
   27820:	bl	29fc0 <dcngettext@plt+0x18f98>
   27824:	mov	r5, r0
   27828:	ldm	r8, {r0, r1}
   2782c:	str	r5, [r6]
   27830:	stm	r5, {r0, r1}
   27834:	b	27714 <dcngettext@plt+0x166ec>
   27838:	bl	11010 <abort@plt>
   2783c:	andeq	sp, r3, r0, lsl r1
   27840:	andeq	sp, r3, r0, asr #3
   27844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27848:	sub	sp, sp, #124	; 0x7c
   2784c:	mov	r4, r0
   27850:	mov	r9, r1
   27854:	add	r0, sp, #72	; 0x48
   27858:	mov	r2, #48	; 0x30
   2785c:	mov	r1, #0
   27860:	bl	10f50 <memset@plt>
   27864:	cmp	r4, #10
   27868:	beq	279f4 <dcngettext@plt+0x169cc>
   2786c:	add	lr, sp, #72	; 0x48
   27870:	str	r4, [sp, #72]	; 0x48
   27874:	ldm	lr!, {r0, r1, r2, r3}
   27878:	add	ip, sp, #24
   2787c:	ldr	r5, [pc, #372]	; 279f8 <dcngettext@plt+0x169d0>
   27880:	stmia	ip!, {r0, r1, r2, r3}
   27884:	ldm	lr!, {r0, r1, r2, r3}
   27888:	stmia	ip!, {r0, r1, r2, r3}
   2788c:	ldm	lr, {r0, r1, r2, r3}
   27890:	stm	ip, {r0, r1, r2, r3}
   27894:	bl	10f2c <__errno_location@plt>
   27898:	ldr	r2, [r5, #4]
   2789c:	ldr	r4, [r5]
   278a0:	cmp	r2, #0
   278a4:	mov	r7, r0
   278a8:	ldr	fp, [r0]
   278ac:	bgt	27908 <dcngettext@plt+0x168e0>
   278b0:	add	r6, r5, #8
   278b4:	cmp	r4, r6
   278b8:	str	r2, [sp, #72]	; 0x48
   278bc:	beq	279c4 <dcngettext@plt+0x1699c>
   278c0:	mov	r3, #8
   278c4:	mov	r0, r4
   278c8:	str	r3, [sp]
   278cc:	rsb	r2, r2, #1
   278d0:	add	r1, sp, #72	; 0x48
   278d4:	mvn	r3, #-2147483648	; 0x80000000
   278d8:	bl	29fc0 <dcngettext@plt+0x18f98>
   278dc:	mov	r4, r0
   278e0:	str	r0, [r5]
   278e4:	ldr	r0, [r5, #4]
   278e8:	ldr	r2, [sp, #72]	; 0x48
   278ec:	mov	r1, #0
   278f0:	sub	r2, r2, r0
   278f4:	add	r0, r4, r0, lsl #3
   278f8:	lsl	r2, r2, #3
   278fc:	bl	10f50 <memset@plt>
   27900:	ldr	r3, [sp, #72]	; 0x48
   27904:	str	r3, [r5, #4]
   27908:	ldr	r6, [sp, #28]
   2790c:	ldr	r8, [r4]
   27910:	ldr	r5, [r4, #4]
   27914:	ldr	r2, [sp, #64]	; 0x40
   27918:	ldr	r3, [sp, #24]
   2791c:	ldr	ip, [sp, #68]	; 0x44
   27920:	orr	r6, r6, #1
   27924:	add	sl, sp, #32
   27928:	str	r2, [sp, #12]
   2792c:	str	r3, [sp]
   27930:	str	r6, [sp, #4]
   27934:	mov	r1, r8
   27938:	mov	r0, r5
   2793c:	str	ip, [sp, #16]
   27940:	str	sl, [sp, #8]
   27944:	mvn	r3, #0
   27948:	mov	r2, r9
   2794c:	bl	254bc <dcngettext@plt+0x14494>
   27950:	cmp	r8, r0
   27954:	bhi	279b4 <dcngettext@plt+0x1698c>
   27958:	ldr	r3, [pc, #156]	; 279fc <dcngettext@plt+0x169d4>
   2795c:	add	r8, r0, #1
   27960:	cmp	r5, r3
   27964:	str	r8, [r4]
   27968:	beq	27974 <dcngettext@plt+0x1694c>
   2796c:	mov	r0, r5
   27970:	bl	251f0 <dcngettext@plt+0x141c8>
   27974:	mov	r0, r8
   27978:	bl	29da4 <dcngettext@plt+0x18d7c>
   2797c:	ldr	lr, [sp, #68]	; 0x44
   27980:	ldr	r3, [sp, #24]
   27984:	ldr	ip, [sp, #64]	; 0x40
   27988:	mov	r2, r9
   2798c:	mov	r1, r8
   27990:	str	r0, [r4, #4]
   27994:	str	r3, [sp]
   27998:	str	sl, [sp, #8]
   2799c:	str	r6, [sp, #4]
   279a0:	str	lr, [sp, #16]
   279a4:	str	ip, [sp, #12]
   279a8:	mvn	r3, #0
   279ac:	mov	r5, r0
   279b0:	bl	254bc <dcngettext@plt+0x14494>
   279b4:	mov	r0, r5
   279b8:	str	fp, [r7]
   279bc:	add	sp, sp, #124	; 0x7c
   279c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   279c4:	mov	r3, #8
   279c8:	add	r1, sp, #72	; 0x48
   279cc:	str	r3, [sp]
   279d0:	rsb	r2, r2, #1
   279d4:	mvn	r3, #-2147483648	; 0x80000000
   279d8:	mov	r0, #0
   279dc:	bl	29fc0 <dcngettext@plt+0x18f98>
   279e0:	mov	r4, r0
   279e4:	ldm	r6, {r0, r1}
   279e8:	str	r4, [r5]
   279ec:	stm	r4, {r0, r1}
   279f0:	b	278e4 <dcngettext@plt+0x168bc>
   279f4:	bl	11010 <abort@plt>
   279f8:	andeq	sp, r3, r0, lsl r1
   279fc:	andeq	sp, r3, r0, asr #3
   27a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27a04:	sub	sp, sp, #132	; 0x84
   27a08:	mov	r4, r0
   27a0c:	mov	r9, r1
   27a10:	mov	sl, r2
   27a14:	add	r0, sp, #80	; 0x50
   27a18:	mov	r2, #48	; 0x30
   27a1c:	mov	r1, #0
   27a20:	bl	10f50 <memset@plt>
   27a24:	cmp	r4, #10
   27a28:	beq	27bbc <dcngettext@plt+0x16b94>
   27a2c:	add	lr, sp, #80	; 0x50
   27a30:	str	r4, [sp, #80]	; 0x50
   27a34:	ldm	lr!, {r0, r1, r2, r3}
   27a38:	add	ip, sp, #32
   27a3c:	ldr	r5, [pc, #380]	; 27bc0 <dcngettext@plt+0x16b98>
   27a40:	stmia	ip!, {r0, r1, r2, r3}
   27a44:	ldm	lr!, {r0, r1, r2, r3}
   27a48:	stmia	ip!, {r0, r1, r2, r3}
   27a4c:	ldm	lr, {r0, r1, r2, r3}
   27a50:	stm	ip, {r0, r1, r2, r3}
   27a54:	bl	10f2c <__errno_location@plt>
   27a58:	ldr	r2, [r5, #4]
   27a5c:	ldr	r4, [r5]
   27a60:	cmp	r2, #0
   27a64:	ldr	r3, [r0]
   27a68:	mov	r7, r0
   27a6c:	str	r3, [sp, #28]
   27a70:	bgt	27acc <dcngettext@plt+0x16aa4>
   27a74:	add	r6, r5, #8
   27a78:	cmp	r4, r6
   27a7c:	str	r2, [sp, #80]	; 0x50
   27a80:	beq	27b8c <dcngettext@plt+0x16b64>
   27a84:	mov	r3, #8
   27a88:	mov	r0, r4
   27a8c:	str	r3, [sp]
   27a90:	rsb	r2, r2, #1
   27a94:	add	r1, sp, #80	; 0x50
   27a98:	mvn	r3, #-2147483648	; 0x80000000
   27a9c:	bl	29fc0 <dcngettext@plt+0x18f98>
   27aa0:	mov	r4, r0
   27aa4:	str	r0, [r5]
   27aa8:	ldr	r0, [r5, #4]
   27aac:	ldr	r2, [sp, #80]	; 0x50
   27ab0:	mov	r1, #0
   27ab4:	sub	r2, r2, r0
   27ab8:	add	r0, r4, r0, lsl #3
   27abc:	lsl	r2, r2, #3
   27ac0:	bl	10f50 <memset@plt>
   27ac4:	ldr	r3, [sp, #80]	; 0x50
   27ac8:	str	r3, [r5, #4]
   27acc:	ldr	r6, [sp, #36]	; 0x24
   27ad0:	ldr	r8, [r4]
   27ad4:	ldr	r5, [r4, #4]
   27ad8:	ldr	r2, [sp, #72]	; 0x48
   27adc:	ldr	r3, [sp, #32]
   27ae0:	ldr	ip, [sp, #76]	; 0x4c
   27ae4:	orr	r6, r6, #1
   27ae8:	add	fp, sp, #40	; 0x28
   27aec:	str	r2, [sp, #12]
   27af0:	str	r3, [sp]
   27af4:	str	r6, [sp, #4]
   27af8:	mov	r1, r8
   27afc:	mov	r0, r5
   27b00:	str	ip, [sp, #16]
   27b04:	str	fp, [sp, #8]
   27b08:	mov	r3, sl
   27b0c:	mov	r2, r9
   27b10:	bl	254bc <dcngettext@plt+0x14494>
   27b14:	cmp	r8, r0
   27b18:	bhi	27b78 <dcngettext@plt+0x16b50>
   27b1c:	ldr	r3, [pc, #160]	; 27bc4 <dcngettext@plt+0x16b9c>
   27b20:	add	r8, r0, #1
   27b24:	cmp	r5, r3
   27b28:	str	r8, [r4]
   27b2c:	beq	27b38 <dcngettext@plt+0x16b10>
   27b30:	mov	r0, r5
   27b34:	bl	251f0 <dcngettext@plt+0x141c8>
   27b38:	mov	r0, r8
   27b3c:	bl	29da4 <dcngettext@plt+0x18d7c>
   27b40:	ldr	ip, [sp, #76]	; 0x4c
   27b44:	ldr	lr, [sp, #32]
   27b48:	mov	r3, sl
   27b4c:	mov	r2, r9
   27b50:	mov	r1, r8
   27b54:	str	r0, [r4, #4]
   27b58:	ldr	r4, [sp, #72]	; 0x48
   27b5c:	str	fp, [sp, #8]
   27b60:	str	r6, [sp, #4]
   27b64:	str	ip, [sp, #16]
   27b68:	str	r4, [sp, #12]
   27b6c:	str	lr, [sp]
   27b70:	mov	r5, r0
   27b74:	bl	254bc <dcngettext@plt+0x14494>
   27b78:	ldr	r3, [sp, #28]
   27b7c:	mov	r0, r5
   27b80:	str	r3, [r7]
   27b84:	add	sp, sp, #132	; 0x84
   27b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27b8c:	mov	r3, #8
   27b90:	add	r1, sp, #80	; 0x50
   27b94:	str	r3, [sp]
   27b98:	rsb	r2, r2, #1
   27b9c:	mvn	r3, #-2147483648	; 0x80000000
   27ba0:	mov	r0, #0
   27ba4:	bl	29fc0 <dcngettext@plt+0x18f98>
   27ba8:	mov	r4, r0
   27bac:	ldm	r6, {r0, r1}
   27bb0:	str	r4, [r5]
   27bb4:	stm	r4, {r0, r1}
   27bb8:	b	27aa8 <dcngettext@plt+0x16a80>
   27bbc:	bl	11010 <abort@plt>
   27bc0:	andeq	sp, r3, r0, lsl r1
   27bc4:	andeq	sp, r3, r0, asr #3
   27bc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27bcc:	mov	r4, r2
   27bd0:	ldr	lr, [pc, #432]	; 27d88 <dcngettext@plt+0x16d60>
   27bd4:	mov	sl, r0
   27bd8:	mov	fp, r1
   27bdc:	ldm	lr!, {r0, r1, r2, r3}
   27be0:	sub	sp, sp, #92	; 0x5c
   27be4:	add	ip, sp, #40	; 0x28
   27be8:	lsr	r7, r4, #5
   27bec:	stmia	ip!, {r0, r1, r2, r3}
   27bf0:	add	r6, sp, #48	; 0x30
   27bf4:	ldm	lr!, {r0, r1, r2, r3}
   27bf8:	and	r4, r4, #31
   27bfc:	ldr	r5, [pc, #392]	; 27d8c <dcngettext@plt+0x16d64>
   27c00:	stmia	ip!, {r0, r1, r2, r3}
   27c04:	ldm	lr, {r0, r1, r2, r3}
   27c08:	stm	ip, {r0, r1, r2, r3}
   27c0c:	ldr	r2, [r6, r7, lsl #2]
   27c10:	lsr	r3, r2, r4
   27c14:	eor	r3, r3, #1
   27c18:	and	r3, r3, #1
   27c1c:	eor	r4, r2, r3, lsl r4
   27c20:	str	r4, [r6, r7, lsl #2]
   27c24:	bl	10f2c <__errno_location@plt>
   27c28:	ldr	r2, [r5, #4]
   27c2c:	ldr	r4, [r5]
   27c30:	cmp	r2, #0
   27c34:	ldr	r3, [r0]
   27c38:	mov	r8, r0
   27c3c:	str	r3, [sp, #28]
   27c40:	bgt	27c9c <dcngettext@plt+0x16c74>
   27c44:	add	r7, r5, #8
   27c48:	cmp	r4, r7
   27c4c:	str	r2, [sp, #36]	; 0x24
   27c50:	beq	27d58 <dcngettext@plt+0x16d30>
   27c54:	mov	r3, #8
   27c58:	mov	r0, r4
   27c5c:	str	r3, [sp]
   27c60:	rsb	r2, r2, #1
   27c64:	mvn	r3, #-2147483648	; 0x80000000
   27c68:	add	r1, sp, #36	; 0x24
   27c6c:	bl	29fc0 <dcngettext@plt+0x18f98>
   27c70:	mov	r4, r0
   27c74:	str	r0, [r5]
   27c78:	ldr	r0, [r5, #4]
   27c7c:	ldr	r2, [sp, #36]	; 0x24
   27c80:	mov	r1, #0
   27c84:	sub	r2, r2, r0
   27c88:	add	r0, r4, r0, lsl #3
   27c8c:	lsl	r2, r2, #3
   27c90:	bl	10f50 <memset@plt>
   27c94:	ldr	r3, [sp, #36]	; 0x24
   27c98:	str	r3, [r5, #4]
   27c9c:	ldr	r7, [sp, #44]	; 0x2c
   27ca0:	ldr	r9, [r4]
   27ca4:	ldr	r5, [r4, #4]
   27ca8:	ldr	r2, [sp, #80]	; 0x50
   27cac:	ldr	r3, [sp, #40]	; 0x28
   27cb0:	ldr	ip, [sp, #84]	; 0x54
   27cb4:	orr	r7, r7, #1
   27cb8:	str	r2, [sp, #12]
   27cbc:	str	r3, [sp]
   27cc0:	str	r7, [sp, #4]
   27cc4:	str	r6, [sp, #8]
   27cc8:	mov	r1, r9
   27ccc:	mov	r0, r5
   27cd0:	str	ip, [sp, #16]
   27cd4:	mov	r3, fp
   27cd8:	mov	r2, sl
   27cdc:	bl	254bc <dcngettext@plt+0x14494>
   27ce0:	cmp	r9, r0
   27ce4:	bhi	27d44 <dcngettext@plt+0x16d1c>
   27ce8:	ldr	r3, [pc, #160]	; 27d90 <dcngettext@plt+0x16d68>
   27cec:	add	r9, r0, #1
   27cf0:	cmp	r5, r3
   27cf4:	str	r9, [r4]
   27cf8:	beq	27d04 <dcngettext@plt+0x16cdc>
   27cfc:	mov	r0, r5
   27d00:	bl	251f0 <dcngettext@plt+0x141c8>
   27d04:	mov	r0, r9
   27d08:	bl	29da4 <dcngettext@plt+0x18d7c>
   27d0c:	ldr	ip, [sp, #84]	; 0x54
   27d10:	ldr	lr, [sp, #40]	; 0x28
   27d14:	mov	r3, fp
   27d18:	mov	r2, sl
   27d1c:	mov	r1, r9
   27d20:	str	r0, [r4, #4]
   27d24:	ldr	r4, [sp, #80]	; 0x50
   27d28:	str	r6, [sp, #8]
   27d2c:	str	r7, [sp, #4]
   27d30:	str	ip, [sp, #16]
   27d34:	str	r4, [sp, #12]
   27d38:	str	lr, [sp]
   27d3c:	mov	r5, r0
   27d40:	bl	254bc <dcngettext@plt+0x14494>
   27d44:	ldr	r3, [sp, #28]
   27d48:	mov	r0, r5
   27d4c:	str	r3, [r8]
   27d50:	add	sp, sp, #92	; 0x5c
   27d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27d58:	mov	r3, #8
   27d5c:	str	r3, [sp]
   27d60:	add	r1, sp, #36	; 0x24
   27d64:	rsb	r2, r2, #1
   27d68:	mvn	r3, #-2147483648	; 0x80000000
   27d6c:	mov	r0, #0
   27d70:	bl	29fc0 <dcngettext@plt+0x18f98>
   27d74:	mov	r4, r0
   27d78:	ldm	r7, {r0, r1}
   27d7c:	str	r4, [r5]
   27d80:	stm	r4, {r0, r1}
   27d84:	b	27c78 <dcngettext@plt+0x16c50>
   27d88:	muleq	r3, r0, r1
   27d8c:	andeq	sp, r3, r0, lsl r1
   27d90:	andeq	sp, r3, r0, asr #3
   27d94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27d98:	mov	r4, r1
   27d9c:	ldr	lr, [pc, #420]	; 27f48 <dcngettext@plt+0x16f20>
   27da0:	mov	r6, r0
   27da4:	sub	sp, sp, #84	; 0x54
   27da8:	ldm	lr!, {r0, r1, r2, r3}
   27dac:	add	ip, sp, #32
   27db0:	lsr	r8, r4, #5
   27db4:	add	r5, sp, #40	; 0x28
   27db8:	stmia	ip!, {r0, r1, r2, r3}
   27dbc:	and	r4, r4, #31
   27dc0:	ldm	lr!, {r0, r1, r2, r3}
   27dc4:	ldr	r7, [pc, #384]	; 27f4c <dcngettext@plt+0x16f24>
   27dc8:	stmia	ip!, {r0, r1, r2, r3}
   27dcc:	ldm	lr, {r0, r1, r2, r3}
   27dd0:	stm	ip, {r0, r1, r2, r3}
   27dd4:	ldr	r2, [r5, r8, lsl #2]
   27dd8:	lsr	r3, r2, r4
   27ddc:	eor	r3, r3, #1
   27de0:	and	r3, r3, #1
   27de4:	eor	r4, r2, r3, lsl r4
   27de8:	str	r4, [r5, r8, lsl #2]
   27dec:	bl	10f2c <__errno_location@plt>
   27df0:	ldr	r2, [r7, #4]
   27df4:	ldr	r4, [r7]
   27df8:	cmp	r2, #0
   27dfc:	mov	r9, r0
   27e00:	ldr	sl, [r0]
   27e04:	bgt	27e60 <dcngettext@plt+0x16e38>
   27e08:	add	r8, r7, #8
   27e0c:	cmp	r4, r8
   27e10:	str	r2, [sp, #28]
   27e14:	beq	27f18 <dcngettext@plt+0x16ef0>
   27e18:	mov	r3, #8
   27e1c:	mov	r0, r4
   27e20:	str	r3, [sp]
   27e24:	rsb	r2, r2, #1
   27e28:	mvn	r3, #-2147483648	; 0x80000000
   27e2c:	add	r1, sp, #28
   27e30:	bl	29fc0 <dcngettext@plt+0x18f98>
   27e34:	mov	r4, r0
   27e38:	str	r0, [r7]
   27e3c:	ldr	r0, [r7, #4]
   27e40:	ldr	r2, [sp, #28]
   27e44:	mov	r1, #0
   27e48:	sub	r2, r2, r0
   27e4c:	add	r0, r4, r0, lsl #3
   27e50:	lsl	r2, r2, #3
   27e54:	bl	10f50 <memset@plt>
   27e58:	ldr	r3, [sp, #28]
   27e5c:	str	r3, [r7, #4]
   27e60:	ldr	r8, [sp, #36]	; 0x24
   27e64:	ldr	fp, [r4]
   27e68:	ldr	r7, [r4, #4]
   27e6c:	ldr	r2, [sp, #72]	; 0x48
   27e70:	ldr	r3, [sp, #32]
   27e74:	ldr	ip, [sp, #76]	; 0x4c
   27e78:	orr	r8, r8, #1
   27e7c:	str	r2, [sp, #12]
   27e80:	str	r3, [sp]
   27e84:	str	r8, [sp, #4]
   27e88:	str	r5, [sp, #8]
   27e8c:	mov	r1, fp
   27e90:	mov	r0, r7
   27e94:	str	ip, [sp, #16]
   27e98:	mvn	r3, #0
   27e9c:	mov	r2, r6
   27ea0:	bl	254bc <dcngettext@plt+0x14494>
   27ea4:	cmp	fp, r0
   27ea8:	bhi	27f08 <dcngettext@plt+0x16ee0>
   27eac:	ldr	r3, [pc, #156]	; 27f50 <dcngettext@plt+0x16f28>
   27eb0:	add	fp, r0, #1
   27eb4:	cmp	r7, r3
   27eb8:	str	fp, [r4]
   27ebc:	beq	27ec8 <dcngettext@plt+0x16ea0>
   27ec0:	mov	r0, r7
   27ec4:	bl	251f0 <dcngettext@plt+0x141c8>
   27ec8:	mov	r0, fp
   27ecc:	bl	29da4 <dcngettext@plt+0x18d7c>
   27ed0:	ldr	lr, [sp, #76]	; 0x4c
   27ed4:	ldr	r3, [sp, #32]
   27ed8:	ldr	ip, [sp, #72]	; 0x48
   27edc:	mov	r2, r6
   27ee0:	mov	r1, fp
   27ee4:	str	r0, [r4, #4]
   27ee8:	str	r3, [sp]
   27eec:	str	r5, [sp, #8]
   27ef0:	str	r8, [sp, #4]
   27ef4:	str	lr, [sp, #16]
   27ef8:	str	ip, [sp, #12]
   27efc:	mvn	r3, #0
   27f00:	mov	r7, r0
   27f04:	bl	254bc <dcngettext@plt+0x14494>
   27f08:	mov	r0, r7
   27f0c:	str	sl, [r9]
   27f10:	add	sp, sp, #84	; 0x54
   27f14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27f18:	mov	r3, #8
   27f1c:	str	r3, [sp]
   27f20:	add	r1, sp, #28
   27f24:	rsb	r2, r2, #1
   27f28:	mvn	r3, #-2147483648	; 0x80000000
   27f2c:	mov	r0, #0
   27f30:	bl	29fc0 <dcngettext@plt+0x18f98>
   27f34:	mov	r4, r0
   27f38:	ldm	r8, {r0, r1}
   27f3c:	str	r4, [r7]
   27f40:	stm	r4, {r0, r1}
   27f44:	b	27e3c <dcngettext@plt+0x16e14>
   27f48:	muleq	r3, r0, r1
   27f4c:	andeq	sp, r3, r0, lsl r1
   27f50:	andeq	sp, r3, r0, asr #3
   27f54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27f58:	mov	r6, r0
   27f5c:	ldr	lr, [pc, #404]	; 280f8 <dcngettext@plt+0x170d0>
   27f60:	sub	sp, sp, #84	; 0x54
   27f64:	add	ip, sp, #32
   27f68:	ldm	lr!, {r0, r1, r2, r3}
   27f6c:	ldr	r5, [pc, #392]	; 280fc <dcngettext@plt+0x170d4>
   27f70:	stmia	ip!, {r0, r1, r2, r3}
   27f74:	ldm	lr!, {r0, r1, r2, r3}
   27f78:	ldr	r4, [sp, #44]	; 0x2c
   27f7c:	stmia	ip!, {r0, r1, r2, r3}
   27f80:	ldm	lr, {r0, r1, r2, r3}
   27f84:	mvn	lr, r4
   27f88:	and	lr, lr, #67108864	; 0x4000000
   27f8c:	eor	lr, lr, r4
   27f90:	stm	ip, {r0, r1, r2, r3}
   27f94:	str	lr, [sp, #44]	; 0x2c
   27f98:	bl	10f2c <__errno_location@plt>
   27f9c:	ldr	r2, [r5, #4]
   27fa0:	ldr	r4, [r5]
   27fa4:	cmp	r2, #0
   27fa8:	mov	r8, r0
   27fac:	ldr	sl, [r0]
   27fb0:	bgt	2800c <dcngettext@plt+0x16fe4>
   27fb4:	add	r7, r5, #8
   27fb8:	cmp	r4, r7
   27fbc:	str	r2, [sp, #28]
   27fc0:	beq	280c8 <dcngettext@plt+0x170a0>
   27fc4:	mov	r3, #8
   27fc8:	mov	r0, r4
   27fcc:	str	r3, [sp]
   27fd0:	rsb	r2, r2, #1
   27fd4:	mvn	r3, #-2147483648	; 0x80000000
   27fd8:	add	r1, sp, #28
   27fdc:	bl	29fc0 <dcngettext@plt+0x18f98>
   27fe0:	mov	r4, r0
   27fe4:	str	r0, [r5]
   27fe8:	ldr	r0, [r5, #4]
   27fec:	ldr	r2, [sp, #28]
   27ff0:	mov	r1, #0
   27ff4:	sub	r2, r2, r0
   27ff8:	add	r0, r4, r0, lsl #3
   27ffc:	lsl	r2, r2, #3
   28000:	bl	10f50 <memset@plt>
   28004:	ldr	r3, [sp, #28]
   28008:	str	r3, [r5, #4]
   2800c:	ldr	r7, [sp, #36]	; 0x24
   28010:	ldr	r9, [r4]
   28014:	ldr	r5, [r4, #4]
   28018:	ldr	r2, [sp, #72]	; 0x48
   2801c:	ldr	r3, [sp, #32]
   28020:	ldr	ip, [sp, #76]	; 0x4c
   28024:	orr	r7, r7, #1
   28028:	add	fp, sp, #40	; 0x28
   2802c:	str	r2, [sp, #12]
   28030:	str	r3, [sp]
   28034:	str	r7, [sp, #4]
   28038:	mov	r1, r9
   2803c:	mov	r0, r5
   28040:	str	ip, [sp, #16]
   28044:	str	fp, [sp, #8]
   28048:	mvn	r3, #0
   2804c:	mov	r2, r6
   28050:	bl	254bc <dcngettext@plt+0x14494>
   28054:	cmp	r9, r0
   28058:	bhi	280b8 <dcngettext@plt+0x17090>
   2805c:	ldr	r3, [pc, #156]	; 28100 <dcngettext@plt+0x170d8>
   28060:	add	r9, r0, #1
   28064:	cmp	r5, r3
   28068:	str	r9, [r4]
   2806c:	beq	28078 <dcngettext@plt+0x17050>
   28070:	mov	r0, r5
   28074:	bl	251f0 <dcngettext@plt+0x141c8>
   28078:	mov	r0, r9
   2807c:	bl	29da4 <dcngettext@plt+0x18d7c>
   28080:	ldr	lr, [sp, #76]	; 0x4c
   28084:	ldr	r3, [sp, #32]
   28088:	ldr	ip, [sp, #72]	; 0x48
   2808c:	mov	r2, r6
   28090:	mov	r1, r9
   28094:	str	r0, [r4, #4]
   28098:	str	r3, [sp]
   2809c:	str	fp, [sp, #8]
   280a0:	str	r7, [sp, #4]
   280a4:	str	lr, [sp, #16]
   280a8:	str	ip, [sp, #12]
   280ac:	mvn	r3, #0
   280b0:	mov	r5, r0
   280b4:	bl	254bc <dcngettext@plt+0x14494>
   280b8:	mov	r0, r5
   280bc:	str	sl, [r8]
   280c0:	add	sp, sp, #84	; 0x54
   280c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   280c8:	mov	r3, #8
   280cc:	str	r3, [sp]
   280d0:	add	r1, sp, #28
   280d4:	rsb	r2, r2, #1
   280d8:	mvn	r3, #-2147483648	; 0x80000000
   280dc:	mov	r0, #0
   280e0:	bl	29fc0 <dcngettext@plt+0x18f98>
   280e4:	mov	r4, r0
   280e8:	ldm	r7, {r0, r1}
   280ec:	str	r4, [r5]
   280f0:	stm	r4, {r0, r1}
   280f4:	b	27fe8 <dcngettext@plt+0x16fc0>
   280f8:	muleq	r3, r0, r1
   280fc:	andeq	sp, r3, r0, lsl r1
   28100:	andeq	sp, r3, r0, asr #3
   28104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28108:	mov	r9, r0
   2810c:	ldr	lr, [pc, #416]	; 282b4 <dcngettext@plt+0x1728c>
   28110:	mov	sl, r1
   28114:	sub	sp, sp, #92	; 0x5c
   28118:	ldm	lr!, {r0, r1, r2, r3}
   2811c:	add	ip, sp, #40	; 0x28
   28120:	ldr	r5, [pc, #400]	; 282b8 <dcngettext@plt+0x17290>
   28124:	stmia	ip!, {r0, r1, r2, r3}
   28128:	ldm	lr!, {r0, r1, r2, r3}
   2812c:	ldr	r4, [sp, #52]	; 0x34
   28130:	stmia	ip!, {r0, r1, r2, r3}
   28134:	ldm	lr, {r0, r1, r2, r3}
   28138:	mvn	lr, r4
   2813c:	and	lr, lr, #67108864	; 0x4000000
   28140:	eor	lr, lr, r4
   28144:	stm	ip, {r0, r1, r2, r3}
   28148:	str	lr, [sp, #52]	; 0x34
   2814c:	bl	10f2c <__errno_location@plt>
   28150:	ldr	r2, [r5, #4]
   28154:	ldr	r4, [r5]
   28158:	cmp	r2, #0
   2815c:	ldr	r3, [r0]
   28160:	mov	r7, r0
   28164:	str	r3, [sp, #28]
   28168:	bgt	281c4 <dcngettext@plt+0x1719c>
   2816c:	add	r6, r5, #8
   28170:	cmp	r4, r6
   28174:	str	r2, [sp, #36]	; 0x24
   28178:	beq	28284 <dcngettext@plt+0x1725c>
   2817c:	mov	r3, #8
   28180:	mov	r0, r4
   28184:	str	r3, [sp]
   28188:	rsb	r2, r2, #1
   2818c:	mvn	r3, #-2147483648	; 0x80000000
   28190:	add	r1, sp, #36	; 0x24
   28194:	bl	29fc0 <dcngettext@plt+0x18f98>
   28198:	mov	r4, r0
   2819c:	str	r0, [r5]
   281a0:	ldr	r0, [r5, #4]
   281a4:	ldr	r2, [sp, #36]	; 0x24
   281a8:	mov	r1, #0
   281ac:	sub	r2, r2, r0
   281b0:	add	r0, r4, r0, lsl #3
   281b4:	lsl	r2, r2, #3
   281b8:	bl	10f50 <memset@plt>
   281bc:	ldr	r3, [sp, #36]	; 0x24
   281c0:	str	r3, [r5, #4]
   281c4:	ldr	r6, [sp, #44]	; 0x2c
   281c8:	ldr	r8, [r4]
   281cc:	ldr	r5, [r4, #4]
   281d0:	ldr	r2, [sp, #80]	; 0x50
   281d4:	ldr	r3, [sp, #40]	; 0x28
   281d8:	ldr	ip, [sp, #84]	; 0x54
   281dc:	orr	r6, r6, #1
   281e0:	add	fp, sp, #48	; 0x30
   281e4:	str	r2, [sp, #12]
   281e8:	str	r3, [sp]
   281ec:	str	r6, [sp, #4]
   281f0:	mov	r1, r8
   281f4:	mov	r0, r5
   281f8:	str	ip, [sp, #16]
   281fc:	str	fp, [sp, #8]
   28200:	mov	r3, sl
   28204:	mov	r2, r9
   28208:	bl	254bc <dcngettext@plt+0x14494>
   2820c:	cmp	r8, r0
   28210:	bhi	28270 <dcngettext@plt+0x17248>
   28214:	ldr	r3, [pc, #160]	; 282bc <dcngettext@plt+0x17294>
   28218:	add	r8, r0, #1
   2821c:	cmp	r5, r3
   28220:	str	r8, [r4]
   28224:	beq	28230 <dcngettext@plt+0x17208>
   28228:	mov	r0, r5
   2822c:	bl	251f0 <dcngettext@plt+0x141c8>
   28230:	mov	r0, r8
   28234:	bl	29da4 <dcngettext@plt+0x18d7c>
   28238:	ldr	ip, [sp, #84]	; 0x54
   2823c:	ldr	lr, [sp, #40]	; 0x28
   28240:	mov	r3, sl
   28244:	mov	r2, r9
   28248:	mov	r1, r8
   2824c:	str	r0, [r4, #4]
   28250:	ldr	r4, [sp, #80]	; 0x50
   28254:	str	fp, [sp, #8]
   28258:	str	r6, [sp, #4]
   2825c:	str	ip, [sp, #16]
   28260:	str	r4, [sp, #12]
   28264:	str	lr, [sp]
   28268:	mov	r5, r0
   2826c:	bl	254bc <dcngettext@plt+0x14494>
   28270:	ldr	r3, [sp, #28]
   28274:	mov	r0, r5
   28278:	str	r3, [r7]
   2827c:	add	sp, sp, #92	; 0x5c
   28280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28284:	mov	r3, #8
   28288:	str	r3, [sp]
   2828c:	add	r1, sp, #36	; 0x24
   28290:	rsb	r2, r2, #1
   28294:	mvn	r3, #-2147483648	; 0x80000000
   28298:	mov	r0, #0
   2829c:	bl	29fc0 <dcngettext@plt+0x18f98>
   282a0:	mov	r4, r0
   282a4:	ldm	r6, {r0, r1}
   282a8:	str	r4, [r5]
   282ac:	stm	r4, {r0, r1}
   282b0:	b	281a0 <dcngettext@plt+0x17178>
   282b4:	muleq	r3, r0, r1
   282b8:	andeq	sp, r3, r0, lsl r1
   282bc:	andeq	sp, r3, r0, asr #3
   282c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   282c4:	sub	sp, sp, #180	; 0xb4
   282c8:	mov	r6, r1
   282cc:	mov	r4, r0
   282d0:	mov	r9, r2
   282d4:	add	r0, sp, #80	; 0x50
   282d8:	mov	r2, #48	; 0x30
   282dc:	mov	r1, #0
   282e0:	bl	10f50 <memset@plt>
   282e4:	cmp	r6, #10
   282e8:	beq	284c8 <dcngettext@plt+0x174a0>
   282ec:	add	r5, sp, #80	; 0x50
   282f0:	str	r6, [sp, #80]	; 0x50
   282f4:	ldm	r5!, {r0, r1, r2, r3}
   282f8:	add	ip, sp, #128	; 0x80
   282fc:	mov	r7, ip
   28300:	add	lr, sp, #32
   28304:	stmia	ip!, {r0, r1, r2, r3}
   28308:	mov	r8, #67108864	; 0x4000000
   2830c:	ldm	r5!, {r0, r1, r2, r3}
   28310:	ldr	r6, [pc, #436]	; 284cc <dcngettext@plt+0x174a4>
   28314:	stmia	ip!, {r0, r1, r2, r3}
   28318:	ldm	r5, {r0, r1, r2, r3}
   2831c:	stm	ip, {r0, r1, r2, r3}
   28320:	ldm	r7!, {r0, r1, r2, r3}
   28324:	stmia	lr!, {r0, r1, r2, r3}
   28328:	ldm	r7!, {r0, r1, r2, r3}
   2832c:	str	r8, [sp, #44]	; 0x2c
   28330:	stmia	lr!, {r0, r1, r2, r3}
   28334:	ldm	ip, {r0, r1, r2, r3}
   28338:	stm	lr, {r0, r1, r2, r3}
   2833c:	bl	10f2c <__errno_location@plt>
   28340:	cmn	r4, #-2147483647	; 0x80000001
   28344:	ldr	r5, [r6]
   28348:	mov	r7, r0
   2834c:	movne	r0, #0
   28350:	moveq	r0, #1
   28354:	ldr	r3, [r7]
   28358:	orrs	r0, r0, r4, lsr #31
   2835c:	str	r3, [sp, #24]
   28360:	bne	284c8 <dcngettext@plt+0x174a0>
   28364:	ldr	r2, [r6, #4]
   28368:	cmp	r4, r2
   2836c:	blt	283cc <dcngettext@plt+0x173a4>
   28370:	add	r8, r6, #8
   28374:	cmp	r5, r8
   28378:	str	r2, [sp, #80]	; 0x50
   2837c:	beq	28498 <dcngettext@plt+0x17470>
   28380:	mov	r3, #8
   28384:	sub	r2, r4, r2
   28388:	mov	r0, r5
   2838c:	str	r3, [sp]
   28390:	add	r2, r2, #1
   28394:	add	r1, sp, #80	; 0x50
   28398:	mvn	r3, #-2147483648	; 0x80000000
   2839c:	bl	29fc0 <dcngettext@plt+0x18f98>
   283a0:	mov	r5, r0
   283a4:	str	r0, [r6]
   283a8:	ldr	r0, [r6, #4]
   283ac:	ldr	r2, [sp, #80]	; 0x50
   283b0:	mov	r1, #0
   283b4:	sub	r2, r2, r0
   283b8:	add	r0, r5, r0, lsl #3
   283bc:	lsl	r2, r2, #3
   283c0:	bl	10f50 <memset@plt>
   283c4:	ldr	r3, [sp, #80]	; 0x50
   283c8:	str	r3, [r6, #4]
   283cc:	add	fp, r5, r4, lsl #3
   283d0:	ldr	r1, [sp, #36]	; 0x24
   283d4:	ldr	r8, [r5, r4, lsl #3]
   283d8:	ldr	r6, [fp, #4]
   283dc:	ldr	r2, [sp, #72]	; 0x48
   283e0:	ldr	r3, [sp, #32]
   283e4:	ldr	ip, [sp, #76]	; 0x4c
   283e8:	orr	r1, r1, #1
   283ec:	add	sl, sp, #40	; 0x28
   283f0:	str	r1, [sp, #28]
   283f4:	str	r1, [sp, #4]
   283f8:	str	r2, [sp, #12]
   283fc:	str	r3, [sp]
   28400:	mov	r0, r6
   28404:	mov	r1, r8
   28408:	str	ip, [sp, #16]
   2840c:	str	sl, [sp, #8]
   28410:	mvn	r3, #0
   28414:	mov	r2, r9
   28418:	bl	254bc <dcngettext@plt+0x14494>
   2841c:	cmp	r8, r0
   28420:	bhi	28484 <dcngettext@plt+0x1745c>
   28424:	ldr	r3, [pc, #164]	; 284d0 <dcngettext@plt+0x174a8>
   28428:	add	r8, r0, #1
   2842c:	cmp	r6, r3
   28430:	str	r8, [r5, r4, lsl #3]
   28434:	beq	28440 <dcngettext@plt+0x17418>
   28438:	mov	r0, r6
   2843c:	bl	251f0 <dcngettext@plt+0x141c8>
   28440:	mov	r0, r8
   28444:	bl	29da4 <dcngettext@plt+0x18d7c>
   28448:	ldr	lr, [sp, #76]	; 0x4c
   2844c:	ldr	r3, [sp, #32]
   28450:	ldr	ip, [sp, #72]	; 0x48
   28454:	ldr	r4, [sp, #28]
   28458:	mov	r2, r9
   2845c:	mov	r1, r8
   28460:	str	r0, [fp, #4]
   28464:	str	r3, [sp]
   28468:	str	sl, [sp, #8]
   2846c:	str	r4, [sp, #4]
   28470:	str	lr, [sp, #16]
   28474:	str	ip, [sp, #12]
   28478:	mvn	r3, #0
   2847c:	mov	r6, r0
   28480:	bl	254bc <dcngettext@plt+0x14494>
   28484:	ldr	r3, [sp, #24]
   28488:	mov	r0, r6
   2848c:	str	r3, [r7]
   28490:	add	sp, sp, #180	; 0xb4
   28494:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28498:	mov	r3, #8
   2849c:	sub	r2, r4, r2
   284a0:	add	r1, sp, #80	; 0x50
   284a4:	str	r3, [sp]
   284a8:	add	r2, r2, #1
   284ac:	mvn	r3, #-2147483648	; 0x80000000
   284b0:	bl	29fc0 <dcngettext@plt+0x18f98>
   284b4:	mov	r5, r0
   284b8:	ldm	r8, {r0, r1}
   284bc:	str	r5, [r6]
   284c0:	stm	r5, {r0, r1}
   284c4:	b	283a8 <dcngettext@plt+0x17380>
   284c8:	bl	11010 <abort@plt>
   284cc:	andeq	sp, r3, r0, lsl r1
   284d0:	andeq	sp, r3, r0, asr #3
   284d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   284d8:	mov	r7, r1
   284dc:	ldr	lr, [pc, #492]	; 286d0 <dcngettext@plt+0x176a8>
   284e0:	mov	r8, r2
   284e4:	mov	r4, r0
   284e8:	mov	fp, r3
   284ec:	ldm	lr!, {r0, r1, r2, r3}
   284f0:	sub	sp, sp, #100	; 0x64
   284f4:	add	ip, sp, #48	; 0x30
   284f8:	mov	sl, #10
   284fc:	stmia	ip!, {r0, r1, r2, r3}
   28500:	cmp	r8, #0
   28504:	cmpne	r7, #0
   28508:	ldm	lr!, {r0, r1, r2, r3}
   2850c:	str	sl, [sp, #48]	; 0x30
   28510:	stmia	ip!, {r0, r1, r2, r3}
   28514:	ldm	lr, {r0, r1, r2, r3}
   28518:	stm	ip, {r0, r1, r2, r3}
   2851c:	beq	286cc <dcngettext@plt+0x176a4>
   28520:	str	r7, [sp, #88]	; 0x58
   28524:	str	r8, [sp, #92]	; 0x5c
   28528:	bl	10f2c <__errno_location@plt>
   2852c:	ldr	r6, [pc, #416]	; 286d4 <dcngettext@plt+0x176ac>
   28530:	cmn	r4, #-2147483647	; 0x80000001
   28534:	ldr	r5, [r6]
   28538:	mov	r9, r0
   2853c:	movne	r0, #0
   28540:	moveq	r0, #1
   28544:	ldr	r3, [r9]
   28548:	orrs	r0, r0, r4, lsr #31
   2854c:	str	r3, [sp, #28]
   28550:	bne	286cc <dcngettext@plt+0x176a4>
   28554:	ldr	r2, [r6, #4]
   28558:	cmp	r4, r2
   2855c:	movlt	r3, sl
   28560:	blt	285cc <dcngettext@plt+0x175a4>
   28564:	add	r7, r6, #8
   28568:	cmp	r5, r7
   2856c:	str	r2, [sp, #44]	; 0x2c
   28570:	beq	2869c <dcngettext@plt+0x17674>
   28574:	mov	r3, #8
   28578:	sub	r2, r4, r2
   2857c:	mov	r0, r5
   28580:	str	r3, [sp]
   28584:	add	r2, r2, #1
   28588:	mvn	r3, #-2147483648	; 0x80000000
   2858c:	add	r1, sp, #44	; 0x2c
   28590:	bl	29fc0 <dcngettext@plt+0x18f98>
   28594:	mov	r5, r0
   28598:	str	r0, [r6]
   2859c:	ldr	r0, [r6, #4]
   285a0:	ldr	r2, [sp, #44]	; 0x2c
   285a4:	mov	r1, #0
   285a8:	sub	r2, r2, r0
   285ac:	add	r0, r5, r0, lsl #3
   285b0:	lsl	r2, r2, #3
   285b4:	bl	10f50 <memset@plt>
   285b8:	ldr	r3, [sp, #48]	; 0x30
   285bc:	ldr	r7, [sp, #88]	; 0x58
   285c0:	ldr	r8, [sp, #92]	; 0x5c
   285c4:	ldr	r2, [sp, #44]	; 0x2c
   285c8:	str	r2, [r6, #4]
   285cc:	add	r2, r5, r4, lsl #3
   285d0:	mov	r1, r2
   285d4:	str	r2, [sp, #32]
   285d8:	ldr	r2, [sp, #52]	; 0x34
   285dc:	ldr	r6, [r1, #4]
   285e0:	ldr	sl, [r5, r4, lsl #3]
   285e4:	orr	r2, r2, #1
   285e8:	str	r3, [sp]
   285ec:	add	r3, sp, #56	; 0x38
   285f0:	str	r2, [sp, #36]	; 0x24
   285f4:	str	r2, [sp, #4]
   285f8:	str	r3, [sp, #8]
   285fc:	mov	r0, r6
   28600:	str	r8, [sp, #16]
   28604:	str	r7, [sp, #12]
   28608:	mov	r1, sl
   2860c:	mvn	r3, #0
   28610:	mov	r2, fp
   28614:	bl	254bc <dcngettext@plt+0x14494>
   28618:	cmp	sl, r0
   2861c:	bhi	28688 <dcngettext@plt+0x17660>
   28620:	ldr	r3, [pc, #176]	; 286d8 <dcngettext@plt+0x176b0>
   28624:	add	r7, r0, #1
   28628:	cmp	r6, r3
   2862c:	str	r7, [r5, r4, lsl #3]
   28630:	beq	2863c <dcngettext@plt+0x17614>
   28634:	mov	r0, r6
   28638:	bl	251f0 <dcngettext@plt+0x141c8>
   2863c:	mov	r0, r7
   28640:	bl	29da4 <dcngettext@plt+0x18d7c>
   28644:	ldr	r3, [sp, #32]
   28648:	ldr	lr, [sp, #92]	; 0x5c
   2864c:	ldr	ip, [sp, #88]	; 0x58
   28650:	ldr	r4, [sp, #36]	; 0x24
   28654:	mov	r2, fp
   28658:	mov	r1, r7
   2865c:	str	r0, [r3, #4]
   28660:	add	r3, sp, #56	; 0x38
   28664:	str	r3, [sp, #8]
   28668:	ldr	r3, [sp, #48]	; 0x30
   2866c:	str	r4, [sp, #4]
   28670:	str	r3, [sp]
   28674:	str	lr, [sp, #16]
   28678:	str	ip, [sp, #12]
   2867c:	mvn	r3, #0
   28680:	mov	r6, r0
   28684:	bl	254bc <dcngettext@plt+0x14494>
   28688:	ldr	r3, [sp, #28]
   2868c:	mov	r0, r6
   28690:	str	r3, [r9]
   28694:	add	sp, sp, #100	; 0x64
   28698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2869c:	mov	r3, #8
   286a0:	sub	r2, r4, r2
   286a4:	str	r3, [sp]
   286a8:	add	r1, sp, #44	; 0x2c
   286ac:	add	r2, r2, #1
   286b0:	mvn	r3, #-2147483648	; 0x80000000
   286b4:	bl	29fc0 <dcngettext@plt+0x18f98>
   286b8:	mov	r5, r0
   286bc:	ldm	r7, {r0, r1}
   286c0:	str	r5, [r6]
   286c4:	stm	r5, {r0, r1}
   286c8:	b	2859c <dcngettext@plt+0x17574>
   286cc:	bl	11010 <abort@plt>
   286d0:	muleq	r3, r0, r1
   286d4:	andeq	sp, r3, r0, lsl r1
   286d8:	andeq	sp, r3, r0, asr #3
   286dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   286e0:	mov	r7, r1
   286e4:	ldr	lr, [pc, #492]	; 288d8 <dcngettext@plt+0x178b0>
   286e8:	mov	r8, r2
   286ec:	mov	r4, r0
   286f0:	mov	fp, r3
   286f4:	ldm	lr!, {r0, r1, r2, r3}
   286f8:	sub	sp, sp, #100	; 0x64
   286fc:	add	ip, sp, #48	; 0x30
   28700:	mov	sl, #10
   28704:	stmia	ip!, {r0, r1, r2, r3}
   28708:	cmp	r8, #0
   2870c:	cmpne	r7, #0
   28710:	ldm	lr!, {r0, r1, r2, r3}
   28714:	str	sl, [sp, #48]	; 0x30
   28718:	stmia	ip!, {r0, r1, r2, r3}
   2871c:	ldm	lr, {r0, r1, r2, r3}
   28720:	stm	ip, {r0, r1, r2, r3}
   28724:	beq	288d4 <dcngettext@plt+0x178ac>
   28728:	str	r7, [sp, #88]	; 0x58
   2872c:	str	r8, [sp, #92]	; 0x5c
   28730:	bl	10f2c <__errno_location@plt>
   28734:	ldr	r6, [pc, #416]	; 288dc <dcngettext@plt+0x178b4>
   28738:	cmn	r4, #-2147483647	; 0x80000001
   2873c:	ldr	r5, [r6]
   28740:	mov	r9, r0
   28744:	movne	r0, #0
   28748:	moveq	r0, #1
   2874c:	ldr	r3, [r9]
   28750:	orrs	r0, r0, r4, lsr #31
   28754:	str	r3, [sp, #28]
   28758:	bne	288d4 <dcngettext@plt+0x178ac>
   2875c:	ldr	r2, [r6, #4]
   28760:	cmp	r4, r2
   28764:	movlt	r3, sl
   28768:	blt	287d4 <dcngettext@plt+0x177ac>
   2876c:	add	r7, r6, #8
   28770:	cmp	r5, r7
   28774:	str	r2, [sp, #44]	; 0x2c
   28778:	beq	288a4 <dcngettext@plt+0x1787c>
   2877c:	mov	r3, #8
   28780:	sub	r2, r4, r2
   28784:	mov	r0, r5
   28788:	str	r3, [sp]
   2878c:	add	r2, r2, #1
   28790:	mvn	r3, #-2147483648	; 0x80000000
   28794:	add	r1, sp, #44	; 0x2c
   28798:	bl	29fc0 <dcngettext@plt+0x18f98>
   2879c:	mov	r5, r0
   287a0:	str	r0, [r6]
   287a4:	ldr	r0, [r6, #4]
   287a8:	ldr	r2, [sp, #44]	; 0x2c
   287ac:	mov	r1, #0
   287b0:	sub	r2, r2, r0
   287b4:	add	r0, r5, r0, lsl #3
   287b8:	lsl	r2, r2, #3
   287bc:	bl	10f50 <memset@plt>
   287c0:	ldr	r3, [sp, #48]	; 0x30
   287c4:	ldr	r7, [sp, #88]	; 0x58
   287c8:	ldr	r8, [sp, #92]	; 0x5c
   287cc:	ldr	r2, [sp, #44]	; 0x2c
   287d0:	str	r2, [r6, #4]
   287d4:	add	r2, r5, r4, lsl #3
   287d8:	mov	r1, r2
   287dc:	str	r2, [sp, #32]
   287e0:	ldr	r2, [sp, #52]	; 0x34
   287e4:	ldr	r6, [r1, #4]
   287e8:	ldr	sl, [r5, r4, lsl #3]
   287ec:	orr	r2, r2, #1
   287f0:	str	r3, [sp]
   287f4:	add	r3, sp, #56	; 0x38
   287f8:	str	r2, [sp, #36]	; 0x24
   287fc:	str	r2, [sp, #4]
   28800:	str	r3, [sp, #8]
   28804:	mov	r0, r6
   28808:	str	r8, [sp, #16]
   2880c:	str	r7, [sp, #12]
   28810:	mov	r1, sl
   28814:	ldr	r3, [sp, #136]	; 0x88
   28818:	mov	r2, fp
   2881c:	bl	254bc <dcngettext@plt+0x14494>
   28820:	cmp	sl, r0
   28824:	bhi	28890 <dcngettext@plt+0x17868>
   28828:	ldr	r3, [pc, #176]	; 288e0 <dcngettext@plt+0x178b8>
   2882c:	add	r7, r0, #1
   28830:	cmp	r6, r3
   28834:	str	r7, [r5, r4, lsl #3]
   28838:	beq	28844 <dcngettext@plt+0x1781c>
   2883c:	mov	r0, r6
   28840:	bl	251f0 <dcngettext@plt+0x141c8>
   28844:	mov	r0, r7
   28848:	bl	29da4 <dcngettext@plt+0x18d7c>
   2884c:	ldr	r3, [sp, #32]
   28850:	ldr	lr, [sp, #92]	; 0x5c
   28854:	ldr	ip, [sp, #88]	; 0x58
   28858:	ldr	r4, [sp, #36]	; 0x24
   2885c:	mov	r2, fp
   28860:	mov	r1, r7
   28864:	str	r0, [r3, #4]
   28868:	add	r3, sp, #56	; 0x38
   2886c:	str	r3, [sp, #8]
   28870:	ldr	r3, [sp, #48]	; 0x30
   28874:	str	r4, [sp, #4]
   28878:	str	r3, [sp]
   2887c:	str	lr, [sp, #16]
   28880:	str	ip, [sp, #12]
   28884:	ldr	r3, [sp, #136]	; 0x88
   28888:	mov	r6, r0
   2888c:	bl	254bc <dcngettext@plt+0x14494>
   28890:	ldr	r3, [sp, #28]
   28894:	mov	r0, r6
   28898:	str	r3, [r9]
   2889c:	add	sp, sp, #100	; 0x64
   288a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   288a4:	mov	r3, #8
   288a8:	sub	r2, r4, r2
   288ac:	str	r3, [sp]
   288b0:	add	r1, sp, #44	; 0x2c
   288b4:	add	r2, r2, #1
   288b8:	mvn	r3, #-2147483648	; 0x80000000
   288bc:	bl	29fc0 <dcngettext@plt+0x18f98>
   288c0:	mov	r5, r0
   288c4:	ldm	r7, {r0, r1}
   288c8:	str	r5, [r6]
   288cc:	stm	r5, {r0, r1}
   288d0:	b	287a4 <dcngettext@plt+0x1777c>
   288d4:	bl	11010 <abort@plt>
   288d8:	muleq	r3, r0, r1
   288dc:	andeq	sp, r3, r0, lsl r1
   288e0:	andeq	sp, r3, r0, asr #3
   288e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   288e8:	mov	r5, r0
   288ec:	ldr	lr, [pc, #452]	; 28ab8 <dcngettext@plt+0x17a90>
   288f0:	mov	r6, r1
   288f4:	mov	sl, r2
   288f8:	ldm	lr!, {r0, r1, r2, r3}
   288fc:	sub	sp, sp, #92	; 0x5c
   28900:	add	ip, sp, #40	; 0x28
   28904:	cmp	r6, #0
   28908:	cmpne	r5, #0
   2890c:	stmia	ip!, {r0, r1, r2, r3}
   28910:	mov	r9, #10
   28914:	ldm	lr!, {r0, r1, r2, r3}
   28918:	moveq	fp, #1
   2891c:	movne	fp, #0
   28920:	str	r9, [sp, #40]	; 0x28
   28924:	stmia	ip!, {r0, r1, r2, r3}
   28928:	ldm	lr, {r0, r1, r2, r3}
   2892c:	stm	ip, {r0, r1, r2, r3}
   28930:	beq	28ab4 <dcngettext@plt+0x17a8c>
   28934:	str	r5, [sp, #80]	; 0x50
   28938:	str	r6, [sp, #84]	; 0x54
   2893c:	bl	10f2c <__errno_location@plt>
   28940:	ldr	r7, [pc, #372]	; 28abc <dcngettext@plt+0x17a94>
   28944:	ldr	r2, [r7, #4]
   28948:	ldr	r4, [r7]
   2894c:	cmp	r2, #0
   28950:	ldr	r3, [r0]
   28954:	mov	r8, r0
   28958:	str	r3, [sp, #24]
   2895c:	movgt	r3, r9
   28960:	bgt	289c8 <dcngettext@plt+0x179a0>
   28964:	add	r5, r7, #8
   28968:	cmp	r4, r5
   2896c:	str	r2, [sp, #36]	; 0x24
   28970:	beq	28a84 <dcngettext@plt+0x17a5c>
   28974:	mov	r3, #8
   28978:	mov	r0, r4
   2897c:	str	r3, [sp]
   28980:	rsb	r2, r2, #1
   28984:	mvn	r3, #-2147483648	; 0x80000000
   28988:	add	r1, sp, #36	; 0x24
   2898c:	bl	29fc0 <dcngettext@plt+0x18f98>
   28990:	mov	r4, r0
   28994:	str	r0, [r7]
   28998:	ldr	r0, [r7, #4]
   2899c:	ldr	r2, [sp, #36]	; 0x24
   289a0:	mov	r1, #0
   289a4:	sub	r2, r2, r0
   289a8:	add	r0, r4, r0, lsl #3
   289ac:	lsl	r2, r2, #3
   289b0:	bl	10f50 <memset@plt>
   289b4:	ldr	r3, [sp, #40]	; 0x28
   289b8:	ldr	r5, [sp, #80]	; 0x50
   289bc:	ldr	r6, [sp, #84]	; 0x54
   289c0:	ldr	r2, [sp, #36]	; 0x24
   289c4:	str	r2, [r7, #4]
   289c8:	ldr	r2, [sp, #44]	; 0x2c
   289cc:	ldr	r9, [r4]
   289d0:	ldr	r7, [r4, #4]
   289d4:	orr	r2, r2, #1
   289d8:	add	fp, sp, #48	; 0x30
   289dc:	str	r2, [sp, #28]
   289e0:	str	r2, [sp, #4]
   289e4:	str	r3, [sp]
   289e8:	str	r6, [sp, #16]
   289ec:	str	r5, [sp, #12]
   289f0:	mov	r1, r9
   289f4:	mov	r0, r7
   289f8:	str	fp, [sp, #8]
   289fc:	mvn	r3, #0
   28a00:	mov	r2, sl
   28a04:	bl	254bc <dcngettext@plt+0x14494>
   28a08:	cmp	r9, r0
   28a0c:	bhi	28a70 <dcngettext@plt+0x17a48>
   28a10:	ldr	r3, [pc, #168]	; 28ac0 <dcngettext@plt+0x17a98>
   28a14:	add	r5, r0, #1
   28a18:	cmp	r7, r3
   28a1c:	str	r5, [r4]
   28a20:	beq	28a2c <dcngettext@plt+0x17a04>
   28a24:	mov	r0, r7
   28a28:	bl	251f0 <dcngettext@plt+0x141c8>
   28a2c:	mov	r0, r5
   28a30:	bl	29da4 <dcngettext@plt+0x18d7c>
   28a34:	ldr	lr, [sp, #84]	; 0x54
   28a38:	ldr	r3, [sp, #40]	; 0x28
   28a3c:	ldr	ip, [sp, #80]	; 0x50
   28a40:	mov	r2, sl
   28a44:	mov	r1, r5
   28a48:	str	r0, [r4, #4]
   28a4c:	ldr	r4, [sp, #28]
   28a50:	str	r3, [sp]
   28a54:	str	fp, [sp, #8]
   28a58:	str	r4, [sp, #4]
   28a5c:	str	lr, [sp, #16]
   28a60:	str	ip, [sp, #12]
   28a64:	mvn	r3, #0
   28a68:	mov	r7, r0
   28a6c:	bl	254bc <dcngettext@plt+0x14494>
   28a70:	ldr	r3, [sp, #24]
   28a74:	mov	r0, r7
   28a78:	str	r3, [r8]
   28a7c:	add	sp, sp, #92	; 0x5c
   28a80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28a84:	mov	r3, #8
   28a88:	str	r3, [sp]
   28a8c:	add	r1, sp, #36	; 0x24
   28a90:	rsb	r2, r2, #1
   28a94:	mov	r0, fp
   28a98:	mvn	r3, #-2147483648	; 0x80000000
   28a9c:	bl	29fc0 <dcngettext@plt+0x18f98>
   28aa0:	mov	r4, r0
   28aa4:	ldm	r5, {r0, r1}
   28aa8:	str	r4, [r7]
   28aac:	stm	r4, {r0, r1}
   28ab0:	b	28998 <dcngettext@plt+0x17970>
   28ab4:	bl	11010 <abort@plt>
   28ab8:	muleq	r3, r0, r1
   28abc:	andeq	sp, r3, r0, lsl r1
   28ac0:	andeq	sp, r3, r0, asr #3
   28ac4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28ac8:	mov	r5, r0
   28acc:	ldr	lr, [pc, #464]	; 28ca4 <dcngettext@plt+0x17c7c>
   28ad0:	mov	r6, r1
   28ad4:	mov	sl, r2
   28ad8:	mov	fp, r3
   28adc:	ldm	lr!, {r0, r1, r2, r3}
   28ae0:	sub	sp, sp, #92	; 0x5c
   28ae4:	add	ip, sp, #40	; 0x28
   28ae8:	cmp	r6, #0
   28aec:	cmpne	r5, #0
   28af0:	stmia	ip!, {r0, r1, r2, r3}
   28af4:	moveq	r4, #1
   28af8:	ldm	lr!, {r0, r1, r2, r3}
   28afc:	movne	r4, #0
   28b00:	mov	r9, #10
   28b04:	str	r4, [sp, #28]
   28b08:	stmia	ip!, {r0, r1, r2, r3}
   28b0c:	ldm	lr, {r0, r1, r2, r3}
   28b10:	str	r9, [sp, #40]	; 0x28
   28b14:	stm	ip, {r0, r1, r2, r3}
   28b18:	beq	28ca0 <dcngettext@plt+0x17c78>
   28b1c:	str	r5, [sp, #80]	; 0x50
   28b20:	str	r6, [sp, #84]	; 0x54
   28b24:	bl	10f2c <__errno_location@plt>
   28b28:	ldr	r7, [pc, #376]	; 28ca8 <dcngettext@plt+0x17c80>
   28b2c:	ldr	r2, [r7, #4]
   28b30:	ldr	r4, [r7]
   28b34:	cmp	r2, #0
   28b38:	ldr	r3, [r0]
   28b3c:	mov	r8, r0
   28b40:	str	r3, [sp, #24]
   28b44:	movgt	r3, r9
   28b48:	bgt	28bb0 <dcngettext@plt+0x17b88>
   28b4c:	add	r5, r7, #8
   28b50:	cmp	r4, r5
   28b54:	str	r2, [sp, #36]	; 0x24
   28b58:	beq	28c70 <dcngettext@plt+0x17c48>
   28b5c:	mov	r3, #8
   28b60:	mov	r0, r4
   28b64:	str	r3, [sp]
   28b68:	rsb	r2, r2, #1
   28b6c:	mvn	r3, #-2147483648	; 0x80000000
   28b70:	add	r1, sp, #36	; 0x24
   28b74:	bl	29fc0 <dcngettext@plt+0x18f98>
   28b78:	mov	r4, r0
   28b7c:	str	r0, [r7]
   28b80:	ldr	r0, [r7, #4]
   28b84:	ldr	r2, [sp, #36]	; 0x24
   28b88:	mov	r1, #0
   28b8c:	sub	r2, r2, r0
   28b90:	add	r0, r4, r0, lsl #3
   28b94:	lsl	r2, r2, #3
   28b98:	bl	10f50 <memset@plt>
   28b9c:	ldr	r3, [sp, #40]	; 0x28
   28ba0:	ldr	r5, [sp, #80]	; 0x50
   28ba4:	ldr	r6, [sp, #84]	; 0x54
   28ba8:	ldr	r2, [sp, #36]	; 0x24
   28bac:	str	r2, [r7, #4]
   28bb0:	ldr	r2, [sp, #44]	; 0x2c
   28bb4:	ldr	r9, [r4]
   28bb8:	ldr	r7, [r4, #4]
   28bbc:	orr	r2, r2, #1
   28bc0:	str	r3, [sp]
   28bc4:	add	r3, sp, #48	; 0x30
   28bc8:	str	r2, [sp, #28]
   28bcc:	str	r2, [sp, #4]
   28bd0:	str	r3, [sp, #8]
   28bd4:	str	r6, [sp, #16]
   28bd8:	str	r5, [sp, #12]
   28bdc:	mov	r1, r9
   28be0:	mov	r0, r7
   28be4:	mov	r3, fp
   28be8:	mov	r2, sl
   28bec:	bl	254bc <dcngettext@plt+0x14494>
   28bf0:	cmp	r9, r0
   28bf4:	bhi	28c5c <dcngettext@plt+0x17c34>
   28bf8:	ldr	r3, [pc, #172]	; 28cac <dcngettext@plt+0x17c84>
   28bfc:	add	r5, r0, #1
   28c00:	cmp	r7, r3
   28c04:	str	r5, [r4]
   28c08:	beq	28c14 <dcngettext@plt+0x17bec>
   28c0c:	mov	r0, r7
   28c10:	bl	251f0 <dcngettext@plt+0x141c8>
   28c14:	mov	r0, r5
   28c18:	bl	29da4 <dcngettext@plt+0x18d7c>
   28c1c:	add	lr, sp, #48	; 0x30
   28c20:	ldr	ip, [sp, #84]	; 0x54
   28c24:	mov	r1, r5
   28c28:	ldr	r5, [sp, #28]
   28c2c:	mov	r3, fp
   28c30:	mov	r2, sl
   28c34:	str	r0, [r4, #4]
   28c38:	ldr	r4, [sp, #80]	; 0x50
   28c3c:	str	lr, [sp, #8]
   28c40:	ldr	lr, [sp, #40]	; 0x28
   28c44:	str	r5, [sp, #4]
   28c48:	str	ip, [sp, #16]
   28c4c:	str	r4, [sp, #12]
   28c50:	str	lr, [sp]
   28c54:	mov	r7, r0
   28c58:	bl	254bc <dcngettext@plt+0x14494>
   28c5c:	ldr	r3, [sp, #24]
   28c60:	mov	r0, r7
   28c64:	str	r3, [r8]
   28c68:	add	sp, sp, #92	; 0x5c
   28c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28c70:	mov	r3, #8
   28c74:	str	r3, [sp]
   28c78:	add	r1, sp, #36	; 0x24
   28c7c:	rsb	r2, r2, #1
   28c80:	ldr	r0, [sp, #28]
   28c84:	mvn	r3, #-2147483648	; 0x80000000
   28c88:	bl	29fc0 <dcngettext@plt+0x18f98>
   28c8c:	mov	r4, r0
   28c90:	ldm	r5, {r0, r1}
   28c94:	str	r4, [r7]
   28c98:	stm	r4, {r0, r1}
   28c9c:	b	28b80 <dcngettext@plt+0x17b58>
   28ca0:	bl	11010 <abort@plt>
   28ca4:	muleq	r3, r0, r1
   28ca8:	andeq	sp, r3, r0, lsl r1
   28cac:	andeq	sp, r3, r0, asr #3
   28cb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28cb4:	sub	sp, sp, #52	; 0x34
   28cb8:	mov	r5, r0
   28cbc:	mov	sl, r1
   28cc0:	mov	fp, r2
   28cc4:	bl	10f2c <__errno_location@plt>
   28cc8:	ldr	r4, [pc, #404]	; 28e64 <dcngettext@plt+0x17e3c>
   28ccc:	cmn	r5, #-2147483647	; 0x80000001
   28cd0:	ldr	r6, [r4]
   28cd4:	mov	r8, r0
   28cd8:	movne	r0, #0
   28cdc:	moveq	r0, #1
   28ce0:	ldr	r3, [r8]
   28ce4:	orrs	r0, r0, r5, lsr #31
   28ce8:	str	r3, [sp, #28]
   28cec:	bne	28e60 <dcngettext@plt+0x17e38>
   28cf0:	ldr	r2, [r4, #4]
   28cf4:	cmp	r5, r2
   28cf8:	blt	28d58 <dcngettext@plt+0x17d30>
   28cfc:	add	r7, r4, #8
   28d00:	cmp	r6, r7
   28d04:	str	r2, [sp, #44]	; 0x2c
   28d08:	beq	28e30 <dcngettext@plt+0x17e08>
   28d0c:	mov	r3, #8
   28d10:	sub	r2, r5, r2
   28d14:	mov	r0, r6
   28d18:	str	r3, [sp]
   28d1c:	add	r2, r2, #1
   28d20:	mvn	r3, #-2147483648	; 0x80000000
   28d24:	add	r1, sp, #44	; 0x2c
   28d28:	bl	29fc0 <dcngettext@plt+0x18f98>
   28d2c:	mov	r6, r0
   28d30:	str	r0, [r4]
   28d34:	ldr	r0, [r4, #4]
   28d38:	ldr	r2, [sp, #44]	; 0x2c
   28d3c:	mov	r1, #0
   28d40:	sub	r2, r2, r0
   28d44:	add	r0, r6, r0, lsl #3
   28d48:	lsl	r2, r2, #3
   28d4c:	bl	10f50 <memset@plt>
   28d50:	ldr	r3, [sp, #44]	; 0x2c
   28d54:	str	r3, [r4, #4]
   28d58:	ldr	r2, [r4, #56]	; 0x38
   28d5c:	add	r3, r6, r5, lsl #3
   28d60:	ldr	r1, [r4, #20]
   28d64:	ldr	r7, [r3, #4]
   28d68:	ldr	r9, [r6, r5, lsl #3]
   28d6c:	ldr	ip, [r4, #60]	; 0x3c
   28d70:	str	r3, [sp, #32]
   28d74:	ldr	r3, [r4, #16]
   28d78:	str	r2, [sp, #12]
   28d7c:	ldr	r2, [pc, #228]	; 28e68 <dcngettext@plt+0x17e40>
   28d80:	orr	r1, r1, #1
   28d84:	str	r1, [sp, #36]	; 0x24
   28d88:	str	r1, [sp, #4]
   28d8c:	str	r2, [sp, #8]
   28d90:	str	r3, [sp]
   28d94:	mov	r0, r7
   28d98:	mov	r1, r9
   28d9c:	str	ip, [sp, #16]
   28da0:	mov	r3, fp
   28da4:	mov	r2, sl
   28da8:	bl	254bc <dcngettext@plt+0x14494>
   28dac:	cmp	r9, r0
   28db0:	bhi	28e1c <dcngettext@plt+0x17df4>
   28db4:	ldr	r3, [pc, #176]	; 28e6c <dcngettext@plt+0x17e44>
   28db8:	add	r9, r0, #1
   28dbc:	cmp	r7, r3
   28dc0:	str	r9, [r6, r5, lsl #3]
   28dc4:	beq	28dd0 <dcngettext@plt+0x17da8>
   28dc8:	mov	r0, r7
   28dcc:	bl	251f0 <dcngettext@plt+0x141c8>
   28dd0:	mov	r0, r9
   28dd4:	bl	29da4 <dcngettext@plt+0x18d7c>
   28dd8:	ldr	ip, [sp, #32]
   28ddc:	ldr	lr, [r4, #60]	; 0x3c
   28de0:	ldr	r5, [r4, #56]	; 0x38
   28de4:	mov	r3, fp
   28de8:	mov	r2, sl
   28dec:	mov	r1, r9
   28df0:	str	r0, [ip, #4]
   28df4:	ldr	ip, [r4, #16]
   28df8:	ldr	r4, [pc, #104]	; 28e68 <dcngettext@plt+0x17e40>
   28dfc:	str	lr, [sp, #16]
   28e00:	str	r4, [sp, #8]
   28e04:	ldr	r4, [sp, #36]	; 0x24
   28e08:	str	r5, [sp, #12]
   28e0c:	str	r4, [sp, #4]
   28e10:	str	ip, [sp]
   28e14:	mov	r7, r0
   28e18:	bl	254bc <dcngettext@plt+0x14494>
   28e1c:	ldr	r3, [sp, #28]
   28e20:	mov	r0, r7
   28e24:	str	r3, [r8]
   28e28:	add	sp, sp, #52	; 0x34
   28e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28e30:	mov	r3, #8
   28e34:	sub	r2, r5, r2
   28e38:	str	r3, [sp]
   28e3c:	add	r1, sp, #44	; 0x2c
   28e40:	add	r2, r2, #1
   28e44:	mvn	r3, #-2147483648	; 0x80000000
   28e48:	bl	29fc0 <dcngettext@plt+0x18f98>
   28e4c:	mov	r6, r0
   28e50:	ldm	r7, {r0, r1}
   28e54:	str	r6, [r4]
   28e58:	stm	r6, {r0, r1}
   28e5c:	b	28d34 <dcngettext@plt+0x17d0c>
   28e60:	bl	11010 <abort@plt>
   28e64:	andeq	sp, r3, r0, lsl r1
   28e68:	andeq	sp, r3, r8, lsr #2
   28e6c:	andeq	sp, r3, r0, asr #3
   28e70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28e74:	sub	sp, sp, #44	; 0x2c
   28e78:	mov	r9, r0
   28e7c:	mov	sl, r1
   28e80:	bl	10f2c <__errno_location@plt>
   28e84:	ldr	r4, [pc, #360]	; 28ff4 <dcngettext@plt+0x17fcc>
   28e88:	ldr	r2, [r4, #4]
   28e8c:	ldr	r5, [r4]
   28e90:	cmp	r2, #0
   28e94:	ldr	r3, [r0]
   28e98:	mov	r7, r0
   28e9c:	str	r3, [sp, #24]
   28ea0:	bgt	28efc <dcngettext@plt+0x17ed4>
   28ea4:	add	r6, r4, #8
   28ea8:	cmp	r5, r6
   28eac:	str	r2, [sp, #36]	; 0x24
   28eb0:	beq	28fc4 <dcngettext@plt+0x17f9c>
   28eb4:	mov	r3, #8
   28eb8:	mov	r0, r5
   28ebc:	str	r3, [sp]
   28ec0:	rsb	r2, r2, #1
   28ec4:	mvn	r3, #-2147483648	; 0x80000000
   28ec8:	add	r1, sp, #36	; 0x24
   28ecc:	bl	29fc0 <dcngettext@plt+0x18f98>
   28ed0:	mov	r5, r0
   28ed4:	str	r0, [r4]
   28ed8:	ldr	r0, [r4, #4]
   28edc:	ldr	r2, [sp, #36]	; 0x24
   28ee0:	mov	r1, #0
   28ee4:	sub	r2, r2, r0
   28ee8:	add	r0, r5, r0, lsl #3
   28eec:	lsl	r2, r2, #3
   28ef0:	bl	10f50 <memset@plt>
   28ef4:	ldr	r3, [sp, #36]	; 0x24
   28ef8:	str	r3, [r4, #4]
   28efc:	ldr	r1, [r4, #20]
   28f00:	ldr	r8, [r5]
   28f04:	ldr	r6, [r5, #4]
   28f08:	ldr	r2, [r4, #56]	; 0x38
   28f0c:	ldr	r3, [r4, #16]
   28f10:	ldr	ip, [r4, #60]	; 0x3c
   28f14:	ldr	fp, [pc, #220]	; 28ff8 <dcngettext@plt+0x17fd0>
   28f18:	orr	r1, r1, #1
   28f1c:	str	r1, [sp, #28]
   28f20:	str	r1, [sp, #4]
   28f24:	str	r2, [sp, #12]
   28f28:	str	r3, [sp]
   28f2c:	mov	r1, r8
   28f30:	mov	r0, r6
   28f34:	str	ip, [sp, #16]
   28f38:	str	fp, [sp, #8]
   28f3c:	mov	r3, sl
   28f40:	mov	r2, r9
   28f44:	bl	254bc <dcngettext@plt+0x14494>
   28f48:	cmp	r8, r0
   28f4c:	bhi	28fb0 <dcngettext@plt+0x17f88>
   28f50:	ldr	r3, [pc, #164]	; 28ffc <dcngettext@plt+0x17fd4>
   28f54:	add	r8, r0, #1
   28f58:	cmp	r6, r3
   28f5c:	str	r8, [r5]
   28f60:	beq	28f6c <dcngettext@plt+0x17f44>
   28f64:	mov	r0, r6
   28f68:	bl	251f0 <dcngettext@plt+0x141c8>
   28f6c:	mov	r0, r8
   28f70:	bl	29da4 <dcngettext@plt+0x18d7c>
   28f74:	ldr	lr, [r4, #60]	; 0x3c
   28f78:	ldr	ip, [r4, #16]
   28f7c:	mov	r3, sl
   28f80:	mov	r2, r9
   28f84:	mov	r1, r8
   28f88:	str	r0, [r5, #4]
   28f8c:	ldr	r5, [r4, #56]	; 0x38
   28f90:	ldr	r4, [sp, #28]
   28f94:	str	fp, [sp, #8]
   28f98:	str	r4, [sp, #4]
   28f9c:	str	lr, [sp, #16]
   28fa0:	str	r5, [sp, #12]
   28fa4:	str	ip, [sp]
   28fa8:	mov	r6, r0
   28fac:	bl	254bc <dcngettext@plt+0x14494>
   28fb0:	ldr	r3, [sp, #24]
   28fb4:	mov	r0, r6
   28fb8:	str	r3, [r7]
   28fbc:	add	sp, sp, #44	; 0x2c
   28fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28fc4:	mov	r3, #8
   28fc8:	str	r3, [sp]
   28fcc:	add	r1, sp, #36	; 0x24
   28fd0:	rsb	r2, r2, #1
   28fd4:	mvn	r3, #-2147483648	; 0x80000000
   28fd8:	mov	r0, #0
   28fdc:	bl	29fc0 <dcngettext@plt+0x18f98>
   28fe0:	mov	r5, r0
   28fe4:	ldm	r6, {r0, r1}
   28fe8:	str	r5, [r4]
   28fec:	stm	r5, {r0, r1}
   28ff0:	b	28ed8 <dcngettext@plt+0x17eb0>
   28ff4:	andeq	sp, r3, r0, lsl r1
   28ff8:	andeq	sp, r3, r8, lsr #2
   28ffc:	andeq	sp, r3, r0, asr #3
   29000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29004:	sub	sp, sp, #44	; 0x2c
   29008:	mov	r5, r0
   2900c:	mov	sl, r1
   29010:	bl	10f2c <__errno_location@plt>
   29014:	ldr	r4, [pc, #396]	; 291a8 <dcngettext@plt+0x18180>
   29018:	cmn	r5, #-2147483647	; 0x80000001
   2901c:	ldr	r6, [r4]
   29020:	mov	r8, r0
   29024:	movne	r0, #0
   29028:	moveq	r0, #1
   2902c:	ldr	r3, [r8]
   29030:	orrs	r0, r0, r5, lsr #31
   29034:	str	r3, [sp, #24]
   29038:	bne	291a4 <dcngettext@plt+0x1817c>
   2903c:	ldr	r2, [r4, #4]
   29040:	cmp	r5, r2
   29044:	blt	290a4 <dcngettext@plt+0x1807c>
   29048:	add	r7, r4, #8
   2904c:	cmp	r6, r7
   29050:	str	r2, [sp, #36]	; 0x24
   29054:	beq	29174 <dcngettext@plt+0x1814c>
   29058:	mov	r3, #8
   2905c:	sub	r2, r5, r2
   29060:	mov	r0, r6
   29064:	str	r3, [sp]
   29068:	add	r2, r2, #1
   2906c:	mvn	r3, #-2147483648	; 0x80000000
   29070:	add	r1, sp, #36	; 0x24
   29074:	bl	29fc0 <dcngettext@plt+0x18f98>
   29078:	mov	r6, r0
   2907c:	str	r0, [r4]
   29080:	ldr	r0, [r4, #4]
   29084:	ldr	r2, [sp, #36]	; 0x24
   29088:	mov	r1, #0
   2908c:	sub	r2, r2, r0
   29090:	add	r0, r6, r0, lsl #3
   29094:	lsl	r2, r2, #3
   29098:	bl	10f50 <memset@plt>
   2909c:	ldr	r3, [sp, #36]	; 0x24
   290a0:	str	r3, [r4, #4]
   290a4:	ldr	r2, [r4, #56]	; 0x38
   290a8:	add	fp, r6, r5, lsl #3
   290ac:	ldr	r1, [r4, #20]
   290b0:	ldr	r9, [r6, r5, lsl #3]
   290b4:	ldr	r7, [fp, #4]
   290b8:	ldr	r3, [r4, #16]
   290bc:	ldr	ip, [r4, #60]	; 0x3c
   290c0:	str	r2, [sp, #12]
   290c4:	ldr	r2, [pc, #224]	; 291ac <dcngettext@plt+0x18184>
   290c8:	orr	r1, r1, #1
   290cc:	str	r1, [sp, #28]
   290d0:	str	r1, [sp, #4]
   290d4:	str	r2, [sp, #8]
   290d8:	str	r3, [sp]
   290dc:	mov	r0, r7
   290e0:	mov	r1, r9
   290e4:	str	ip, [sp, #16]
   290e8:	mvn	r3, #0
   290ec:	mov	r2, sl
   290f0:	bl	254bc <dcngettext@plt+0x14494>
   290f4:	cmp	r9, r0
   290f8:	bhi	29160 <dcngettext@plt+0x18138>
   290fc:	ldr	r3, [pc, #172]	; 291b0 <dcngettext@plt+0x18188>
   29100:	add	r9, r0, #1
   29104:	cmp	r7, r3
   29108:	str	r9, [r6, r5, lsl #3]
   2910c:	beq	29118 <dcngettext@plt+0x180f0>
   29110:	mov	r0, r7
   29114:	bl	251f0 <dcngettext@plt+0x141c8>
   29118:	mov	r0, r9
   2911c:	bl	29da4 <dcngettext@plt+0x18d7c>
   29120:	ldr	ip, [r4, #60]	; 0x3c
   29124:	ldr	r3, [r4, #16]
   29128:	ldr	lr, [r4, #56]	; 0x38
   2912c:	ldr	r4, [pc, #120]	; 291ac <dcngettext@plt+0x18184>
   29130:	mov	r2, sl
   29134:	mov	r1, r9
   29138:	str	r0, [fp, #4]
   2913c:	str	r4, [sp, #8]
   29140:	ldr	r4, [sp, #28]
   29144:	str	r3, [sp]
   29148:	str	r4, [sp, #4]
   2914c:	str	ip, [sp, #16]
   29150:	str	lr, [sp, #12]
   29154:	mvn	r3, #0
   29158:	mov	r7, r0
   2915c:	bl	254bc <dcngettext@plt+0x14494>
   29160:	ldr	r3, [sp, #24]
   29164:	mov	r0, r7
   29168:	str	r3, [r8]
   2916c:	add	sp, sp, #44	; 0x2c
   29170:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29174:	mov	r3, #8
   29178:	sub	r2, r5, r2
   2917c:	str	r3, [sp]
   29180:	add	r1, sp, #36	; 0x24
   29184:	add	r2, r2, #1
   29188:	mvn	r3, #-2147483648	; 0x80000000
   2918c:	bl	29fc0 <dcngettext@plt+0x18f98>
   29190:	mov	r6, r0
   29194:	ldm	r7, {r0, r1}
   29198:	str	r6, [r4]
   2919c:	stm	r6, {r0, r1}
   291a0:	b	29080 <dcngettext@plt+0x18058>
   291a4:	bl	11010 <abort@plt>
   291a8:	andeq	sp, r3, r0, lsl r1
   291ac:	andeq	sp, r3, r8, lsr #2
   291b0:	andeq	sp, r3, r0, asr #3
   291b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   291b8:	sub	sp, sp, #44	; 0x2c
   291bc:	mov	sl, r0
   291c0:	bl	10f2c <__errno_location@plt>
   291c4:	ldr	r4, [pc, #348]	; 29328 <dcngettext@plt+0x18300>
   291c8:	ldr	r2, [r4, #4]
   291cc:	ldr	r5, [r4]
   291d0:	cmp	r2, #0
   291d4:	ldr	r3, [r0]
   291d8:	mov	r8, r0
   291dc:	str	r3, [sp, #28]
   291e0:	bgt	2923c <dcngettext@plt+0x18214>
   291e4:	add	r6, r4, #8
   291e8:	cmp	r5, r6
   291ec:	str	r2, [sp, #36]	; 0x24
   291f0:	beq	292f8 <dcngettext@plt+0x182d0>
   291f4:	mov	r3, #8
   291f8:	mov	r0, r5
   291fc:	str	r3, [sp]
   29200:	rsb	r2, r2, #1
   29204:	mvn	r3, #-2147483648	; 0x80000000
   29208:	add	r1, sp, #36	; 0x24
   2920c:	bl	29fc0 <dcngettext@plt+0x18f98>
   29210:	mov	r5, r0
   29214:	str	r0, [r4]
   29218:	ldr	r0, [r4, #4]
   2921c:	ldr	r2, [sp, #36]	; 0x24
   29220:	mov	r1, #0
   29224:	sub	r2, r2, r0
   29228:	add	r0, r5, r0, lsl #3
   2922c:	lsl	r2, r2, #3
   29230:	bl	10f50 <memset@plt>
   29234:	ldr	r3, [sp, #36]	; 0x24
   29238:	str	r3, [r4, #4]
   2923c:	ldr	r7, [r4, #20]
   29240:	ldr	r9, [r5]
   29244:	ldr	r6, [r5, #4]
   29248:	ldr	r2, [r4, #56]	; 0x38
   2924c:	ldr	r3, [r4, #16]
   29250:	ldr	ip, [r4, #60]	; 0x3c
   29254:	ldr	fp, [pc, #208]	; 2932c <dcngettext@plt+0x18304>
   29258:	orr	r7, r7, #1
   2925c:	str	r2, [sp, #12]
   29260:	str	r3, [sp]
   29264:	str	r7, [sp, #4]
   29268:	mov	r1, r9
   2926c:	mov	r0, r6
   29270:	str	ip, [sp, #16]
   29274:	str	fp, [sp, #8]
   29278:	mvn	r3, #0
   2927c:	mov	r2, sl
   29280:	bl	254bc <dcngettext@plt+0x14494>
   29284:	cmp	r9, r0
   29288:	bhi	292e4 <dcngettext@plt+0x182bc>
   2928c:	ldr	r3, [pc, #156]	; 29330 <dcngettext@plt+0x18308>
   29290:	add	r9, r0, #1
   29294:	cmp	r6, r3
   29298:	str	r9, [r5]
   2929c:	beq	292a8 <dcngettext@plt+0x18280>
   292a0:	mov	r0, r6
   292a4:	bl	251f0 <dcngettext@plt+0x141c8>
   292a8:	mov	r0, r9
   292ac:	bl	29da4 <dcngettext@plt+0x18d7c>
   292b0:	ldr	ip, [r4, #60]	; 0x3c
   292b4:	ldr	r3, [r4, #16]
   292b8:	ldr	lr, [r4, #56]	; 0x38
   292bc:	mov	r2, sl
   292c0:	mov	r1, r9
   292c4:	str	r0, [r5, #4]
   292c8:	str	r3, [sp]
   292cc:	stmib	sp, {r7, fp}
   292d0:	str	ip, [sp, #16]
   292d4:	str	lr, [sp, #12]
   292d8:	mvn	r3, #0
   292dc:	mov	r6, r0
   292e0:	bl	254bc <dcngettext@plt+0x14494>
   292e4:	ldr	r3, [sp, #28]
   292e8:	mov	r0, r6
   292ec:	str	r3, [r8]
   292f0:	add	sp, sp, #44	; 0x2c
   292f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   292f8:	mov	r3, #8
   292fc:	str	r3, [sp]
   29300:	add	r1, sp, #36	; 0x24
   29304:	rsb	r2, r2, #1
   29308:	mvn	r3, #-2147483648	; 0x80000000
   2930c:	mov	r0, #0
   29310:	bl	29fc0 <dcngettext@plt+0x18f98>
   29314:	mov	r5, r0
   29318:	ldm	r6, {r0, r1}
   2931c:	str	r5, [r4]
   29320:	stm	r5, {r0, r1}
   29324:	b	29218 <dcngettext@plt+0x181f0>
   29328:	andeq	sp, r3, r0, lsl r1
   2932c:	andeq	sp, r3, r8, lsr #2
   29330:	andeq	sp, r3, r0, asr #3
   29334:	mov	r2, #3
   29338:	mov	r1, #0
   2933c:	b	2a550 <dcngettext@plt+0x19528>
   29340:	push	{r4, r5, r6, lr}
   29344:	sub	sp, sp, #32
   29348:	cmp	r1, #0
   2934c:	mov	r4, r0
   29350:	ldr	r5, [sp, #48]	; 0x30
   29354:	ldr	r6, [sp, #52]	; 0x34
   29358:	beq	29670 <dcngettext@plt+0x18648>
   2935c:	stm	sp, {r2, r3}
   29360:	mov	r3, r1
   29364:	ldr	r2, [pc, #808]	; 29694 <dcngettext@plt+0x1866c>
   29368:	mov	r1, #1
   2936c:	bl	10f74 <__fprintf_chk@plt>
   29370:	mov	r2, #5
   29374:	ldr	r1, [pc, #796]	; 29698 <dcngettext@plt+0x18670>
   29378:	mov	r0, #0
   2937c:	bl	10e30 <dcgettext@plt>
   29380:	ldr	r3, [pc, #788]	; 2969c <dcngettext@plt+0x18674>
   29384:	ldr	r2, [pc, #788]	; 296a0 <dcngettext@plt+0x18678>
   29388:	str	r3, [sp]
   2938c:	mov	r1, #1
   29390:	mov	r3, r0
   29394:	mov	r0, r4
   29398:	bl	10f74 <__fprintf_chk@plt>
   2939c:	mov	r1, r4
   293a0:	mov	r0, #10
   293a4:	bl	10e24 <fputc_unlocked@plt>
   293a8:	mov	r2, #5
   293ac:	ldr	r1, [pc, #752]	; 296a4 <dcngettext@plt+0x1867c>
   293b0:	mov	r0, #0
   293b4:	bl	10e30 <dcgettext@plt>
   293b8:	mov	r1, #1
   293bc:	ldr	r3, [pc, #740]	; 296a8 <dcngettext@plt+0x18680>
   293c0:	mov	r2, r0
   293c4:	mov	r0, r4
   293c8:	bl	10f74 <__fprintf_chk@plt>
   293cc:	mov	r1, r4
   293d0:	mov	r0, #10
   293d4:	bl	10e24 <fputc_unlocked@plt>
   293d8:	cmp	r6, #9
   293dc:	ldrls	pc, [pc, r6, lsl #2]
   293e0:	b	29688 <dcngettext@plt+0x18660>
   293e4:	andeq	r9, r2, r8, ror #8
   293e8:	andeq	r9, r2, r0, ror r4
   293ec:	muleq	r2, ip, r4
   293f0:	ldrdeq	r9, [r2], -r0
   293f4:	andeq	r9, r2, ip, lsl #10
   293f8:	andeq	r9, r2, r8, asr #10
   293fc:	andeq	r9, r2, r4, lsl #11
   29400:	andeq	r9, r2, r8, asr #11
   29404:	andeq	r9, r2, r8, lsl r6
   29408:	andeq	r9, r2, ip, lsl #8
   2940c:	ldr	r1, [pc, #664]	; 296ac <dcngettext@plt+0x18684>
   29410:	mov	r2, #5
   29414:	mov	r0, #0
   29418:	bl	10e30 <dcgettext@plt>
   2941c:	ldr	ip, [r5, #32]
   29420:	ldr	r1, [r5, #28]
   29424:	ldr	r2, [r5, #24]
   29428:	ldr	r3, [r5]
   2942c:	ldr	r6, [r5, #20]
   29430:	str	ip, [sp, #28]
   29434:	ldr	lr, [r5, #16]
   29438:	str	r1, [sp, #24]
   2943c:	ldr	ip, [r5, #12]
   29440:	str	r2, [sp, #20]
   29444:	ldr	r1, [r5, #8]
   29448:	ldr	r2, [r5, #4]
   2944c:	str	r6, [sp, #16]
   29450:	stmib	sp, {r1, ip, lr}
   29454:	mov	r1, #1
   29458:	str	r2, [sp]
   2945c:	mov	r2, r0
   29460:	mov	r0, r4
   29464:	bl	10f74 <__fprintf_chk@plt>
   29468:	add	sp, sp, #32
   2946c:	pop	{r4, r5, r6, pc}
   29470:	mov	r2, #5
   29474:	ldr	r1, [pc, #564]	; 296b0 <dcngettext@plt+0x18688>
   29478:	mov	r0, #0
   2947c:	bl	10e30 <dcgettext@plt>
   29480:	ldr	r3, [r5]
   29484:	mov	r1, #1
   29488:	mov	r2, r0
   2948c:	mov	r0, r4
   29490:	add	sp, sp, #32
   29494:	pop	{r4, r5, r6, lr}
   29498:	b	10f74 <__fprintf_chk@plt>
   2949c:	mov	r2, #5
   294a0:	ldr	r1, [pc, #524]	; 296b4 <dcngettext@plt+0x1868c>
   294a4:	mov	r0, #0
   294a8:	bl	10e30 <dcgettext@plt>
   294ac:	ldr	r2, [r5, #4]
   294b0:	ldr	r3, [r5]
   294b4:	mov	r1, #1
   294b8:	str	r2, [sp, #48]	; 0x30
   294bc:	mov	r2, r0
   294c0:	mov	r0, r4
   294c4:	add	sp, sp, #32
   294c8:	pop	{r4, r5, r6, lr}
   294cc:	b	10f74 <__fprintf_chk@plt>
   294d0:	mov	r2, #5
   294d4:	ldr	r1, [pc, #476]	; 296b8 <dcngettext@plt+0x18690>
   294d8:	mov	r0, #0
   294dc:	bl	10e30 <dcgettext@plt>
   294e0:	ldr	r1, [r5, #8]
   294e4:	ldr	r2, [r5, #4]
   294e8:	ldr	r3, [r5]
   294ec:	str	r1, [sp, #52]	; 0x34
   294f0:	str	r2, [sp, #48]	; 0x30
   294f4:	mov	r1, #1
   294f8:	mov	r2, r0
   294fc:	mov	r0, r4
   29500:	add	sp, sp, #32
   29504:	pop	{r4, r5, r6, lr}
   29508:	b	10f74 <__fprintf_chk@plt>
   2950c:	mov	r2, #5
   29510:	ldr	r1, [pc, #420]	; 296bc <dcngettext@plt+0x18694>
   29514:	mov	r0, #0
   29518:	bl	10e30 <dcgettext@plt>
   2951c:	ldr	r1, [r5, #8]
   29520:	ldr	ip, [r5, #12]
   29524:	ldr	r2, [r5, #4]
   29528:	ldr	r3, [r5]
   2952c:	stmib	sp, {r1, ip}
   29530:	str	r2, [sp]
   29534:	mov	r1, #1
   29538:	mov	r2, r0
   2953c:	mov	r0, r4
   29540:	bl	10f74 <__fprintf_chk@plt>
   29544:	b	29468 <dcngettext@plt+0x18440>
   29548:	mov	r2, #5
   2954c:	ldr	r1, [pc, #364]	; 296c0 <dcngettext@plt+0x18698>
   29550:	mov	r0, #0
   29554:	bl	10e30 <dcgettext@plt>
   29558:	add	r1, r5, #8
   2955c:	ldr	r2, [r5, #4]
   29560:	ldm	r1, {r1, ip, lr}
   29564:	ldr	r3, [r5]
   29568:	str	r2, [sp]
   2956c:	stmib	sp, {r1, ip, lr}
   29570:	mov	r1, #1
   29574:	mov	r2, r0
   29578:	mov	r0, r4
   2957c:	bl	10f74 <__fprintf_chk@plt>
   29580:	b	29468 <dcngettext@plt+0x18440>
   29584:	mov	r2, #5
   29588:	ldr	r1, [pc, #308]	; 296c4 <dcngettext@plt+0x1869c>
   2958c:	mov	r0, #0
   29590:	bl	10e30 <dcgettext@plt>
   29594:	add	r1, r5, #8
   29598:	ldr	r2, [r5, #4]
   2959c:	ldm	r1, {r1, ip, lr}
   295a0:	ldr	r6, [r5, #20]
   295a4:	ldr	r3, [r5]
   295a8:	stmib	sp, {r1, ip, lr}
   295ac:	mov	r1, #1
   295b0:	str	r2, [sp]
   295b4:	str	r6, [sp, #16]
   295b8:	mov	r2, r0
   295bc:	mov	r0, r4
   295c0:	bl	10f74 <__fprintf_chk@plt>
   295c4:	b	29468 <dcngettext@plt+0x18440>
   295c8:	mov	r2, #5
   295cc:	ldr	r1, [pc, #244]	; 296c8 <dcngettext@plt+0x186a0>
   295d0:	mov	r0, #0
   295d4:	bl	10e30 <dcgettext@plt>
   295d8:	ldr	r2, [r5, #24]
   295dc:	ldr	r3, [r5]
   295e0:	ldr	r6, [r5, #20]
   295e4:	ldr	lr, [r5, #16]
   295e8:	ldr	ip, [r5, #12]
   295ec:	str	r2, [sp, #20]
   295f0:	ldr	r1, [r5, #8]
   295f4:	ldr	r2, [r5, #4]
   295f8:	str	r6, [sp, #16]
   295fc:	stmib	sp, {r1, ip, lr}
   29600:	mov	r1, #1
   29604:	str	r2, [sp]
   29608:	mov	r2, r0
   2960c:	mov	r0, r4
   29610:	bl	10f74 <__fprintf_chk@plt>
   29614:	b	29468 <dcngettext@plt+0x18440>
   29618:	mov	r2, #5
   2961c:	ldr	r1, [pc, #168]	; 296cc <dcngettext@plt+0x186a4>
   29620:	mov	r0, #0
   29624:	bl	10e30 <dcgettext@plt>
   29628:	ldr	r1, [r5, #28]
   2962c:	ldr	r2, [r5, #24]
   29630:	ldr	r3, [r5]
   29634:	ldr	r6, [r5, #20]
   29638:	ldr	lr, [r5, #16]
   2963c:	str	r1, [sp, #24]
   29640:	ldr	ip, [r5, #12]
   29644:	str	r2, [sp, #20]
   29648:	ldr	r1, [r5, #8]
   2964c:	ldr	r2, [r5, #4]
   29650:	str	r6, [sp, #16]
   29654:	stmib	sp, {r1, ip, lr}
   29658:	mov	r1, #1
   2965c:	str	r2, [sp]
   29660:	mov	r2, r0
   29664:	mov	r0, r4
   29668:	bl	10f74 <__fprintf_chk@plt>
   2966c:	b	29468 <dcngettext@plt+0x18440>
   29670:	str	r3, [sp]
   29674:	mov	r1, #1
   29678:	mov	r3, r2
   2967c:	ldr	r2, [pc, #76]	; 296d0 <dcngettext@plt+0x186a8>
   29680:	bl	10f74 <__fprintf_chk@plt>
   29684:	b	29370 <dcngettext@plt+0x18348>
   29688:	mov	r2, #5
   2968c:	ldr	r1, [pc, #64]	; 296d4 <dcngettext@plt+0x186ac>
   29690:	b	29414 <dcngettext@plt+0x183ec>
   29694:	andeq	fp, r2, ip, lsr #28
   29698:	andeq	fp, r2, r0, asr #28
   2969c:	andeq	r0, r0, r6, ror #15
   296a0:	andeq	ip, r2, r8, lsl r1
   296a4:	andeq	fp, r2, r4, asr #28
   296a8:	strdeq	fp, [r2], -r0
   296ac:	andeq	ip, r2, r0, lsr #32
   296b0:	andeq	fp, r2, r4, lsl pc
   296b4:	andeq	fp, r2, r4, lsr #30
   296b8:	andeq	fp, r2, ip, lsr pc
   296bc:	andeq	fp, r2, r8, asr pc
   296c0:	andeq	fp, r2, r8, ror pc
   296c4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   296c8:	andeq	fp, r2, r4, asr #31
   296cc:	strdeq	fp, [r2], -r0
   296d0:	andeq	fp, r2, r8, lsr lr
   296d4:	andeq	ip, r2, r4, asr r0
   296d8:	push	{r4, r5, lr}
   296dc:	sub	sp, sp, #12
   296e0:	ldr	r5, [sp, #24]
   296e4:	ldr	ip, [r5]
   296e8:	cmp	ip, #0
   296ec:	beq	29708 <dcngettext@plt+0x186e0>
   296f0:	mov	lr, r5
   296f4:	mov	ip, #0
   296f8:	ldr	r4, [lr, #4]!
   296fc:	add	ip, ip, #1
   29700:	cmp	r4, #0
   29704:	bne	296f8 <dcngettext@plt+0x186d0>
   29708:	stm	sp, {r5, ip}
   2970c:	bl	29340 <dcngettext@plt+0x18318>
   29710:	add	sp, sp, #12
   29714:	pop	{r4, r5, pc}
   29718:	push	{r4, r5, lr}
   2971c:	sub	sp, sp, #76	; 0x4c
   29720:	mov	r5, r0
   29724:	ldr	ip, [sp, #88]	; 0x58
   29728:	ldr	r0, [ip]
   2972c:	cmp	r0, #0
   29730:	str	r0, [sp, #32]
   29734:	beq	29b08 <dcngettext@plt+0x18ae0>
   29738:	ldr	r0, [ip, #4]
   2973c:	cmp	r0, #0
   29740:	str	r0, [sp, #36]	; 0x24
   29744:	beq	29b10 <dcngettext@plt+0x18ae8>
   29748:	ldr	r0, [ip, #8]
   2974c:	cmp	r0, #0
   29750:	str	r0, [sp, #40]	; 0x28
   29754:	beq	29b18 <dcngettext@plt+0x18af0>
   29758:	ldr	r0, [ip, #12]
   2975c:	cmp	r0, #0
   29760:	str	r0, [sp, #44]	; 0x2c
   29764:	beq	29b20 <dcngettext@plt+0x18af8>
   29768:	ldr	r0, [ip, #16]
   2976c:	cmp	r0, #0
   29770:	str	r0, [sp, #48]	; 0x30
   29774:	beq	29b28 <dcngettext@plt+0x18b00>
   29778:	ldr	r0, [ip, #20]
   2977c:	cmp	r0, #0
   29780:	str	r0, [sp, #52]	; 0x34
   29784:	beq	29b30 <dcngettext@plt+0x18b08>
   29788:	ldr	r0, [ip, #24]
   2978c:	cmp	r0, #0
   29790:	str	r0, [sp, #56]	; 0x38
   29794:	beq	29b38 <dcngettext@plt+0x18b10>
   29798:	ldr	r0, [ip, #28]
   2979c:	cmp	r0, #0
   297a0:	str	r0, [sp, #60]	; 0x3c
   297a4:	beq	29b40 <dcngettext@plt+0x18b18>
   297a8:	ldr	r0, [ip, #32]
   297ac:	cmp	r0, #0
   297b0:	str	r0, [sp, #64]	; 0x40
   297b4:	beq	29b48 <dcngettext@plt+0x18b20>
   297b8:	ldr	r0, [ip, #36]	; 0x24
   297bc:	cmp	r0, #0
   297c0:	movne	r4, #10
   297c4:	moveq	r4, #9
   297c8:	cmp	r1, #0
   297cc:	beq	29ae0 <dcngettext@plt+0x18ab8>
   297d0:	stm	sp, {r2, r3}
   297d4:	mov	r0, r5
   297d8:	mov	r3, r1
   297dc:	ldr	r2, [pc, #876]	; 29b50 <dcngettext@plt+0x18b28>
   297e0:	mov	r1, #1
   297e4:	bl	10f74 <__fprintf_chk@plt>
   297e8:	mov	r2, #5
   297ec:	ldr	r1, [pc, #864]	; 29b54 <dcngettext@plt+0x18b2c>
   297f0:	mov	r0, #0
   297f4:	bl	10e30 <dcgettext@plt>
   297f8:	ldr	r3, [pc, #856]	; 29b58 <dcngettext@plt+0x18b30>
   297fc:	ldr	r2, [pc, #856]	; 29b5c <dcngettext@plt+0x18b34>
   29800:	str	r3, [sp]
   29804:	mov	r1, #1
   29808:	mov	r3, r0
   2980c:	mov	r0, r5
   29810:	bl	10f74 <__fprintf_chk@plt>
   29814:	mov	r1, r5
   29818:	mov	r0, #10
   2981c:	bl	10e24 <fputc_unlocked@plt>
   29820:	mov	r2, #5
   29824:	ldr	r1, [pc, #820]	; 29b60 <dcngettext@plt+0x18b38>
   29828:	mov	r0, #0
   2982c:	bl	10e30 <dcgettext@plt>
   29830:	mov	r1, #1
   29834:	ldr	r3, [pc, #808]	; 29b64 <dcngettext@plt+0x18b3c>
   29838:	mov	r2, r0
   2983c:	mov	r0, r5
   29840:	bl	10f74 <__fprintf_chk@plt>
   29844:	mov	r1, r5
   29848:	mov	r0, #10
   2984c:	bl	10e24 <fputc_unlocked@plt>
   29850:	cmp	r4, #9
   29854:	ldrls	pc, [pc, r4, lsl #2]
   29858:	b	29afc <dcngettext@plt+0x18ad4>
   2985c:	andeq	r9, r2, r0, ror #17
   29860:	andeq	r9, r2, r8, ror #17
   29864:	andeq	r9, r2, r4, lsl r9
   29868:	andeq	r9, r2, r8, asr #18
   2986c:	andeq	r9, r2, r0, lsl #19
   29870:			; <UNDEFINED> instruction: 0x000299bc
   29874:	strdeq	r9, [r2], -r8
   29878:	andeq	r9, r2, ip, lsr sl
   2987c:	andeq	r9, r2, r8, lsl #21
   29880:	andeq	r9, r2, r4, lsl #17
   29884:	ldr	r1, [pc, #732]	; 29b68 <dcngettext@plt+0x18b40>
   29888:	mov	r2, #5
   2988c:	mov	r0, #0
   29890:	bl	10e30 <dcgettext@plt>
   29894:	ldr	ip, [sp, #64]	; 0x40
   29898:	ldr	r1, [sp, #60]	; 0x3c
   2989c:	ldr	r2, [sp, #56]	; 0x38
   298a0:	ldr	lr, [sp, #48]	; 0x30
   298a4:	str	ip, [sp, #28]
   298a8:	str	r1, [sp, #24]
   298ac:	ldr	ip, [sp, #44]	; 0x2c
   298b0:	ldr	r1, [sp, #40]	; 0x28
   298b4:	ldr	r4, [sp, #52]	; 0x34
   298b8:	str	r2, [sp, #20]
   298bc:	ldr	r2, [sp, #36]	; 0x24
   298c0:	stmib	sp, {r1, ip, lr}
   298c4:	mov	r1, #1
   298c8:	str	r2, [sp]
   298cc:	ldr	r3, [sp, #32]
   298d0:	str	r4, [sp, #16]
   298d4:	mov	r2, r0
   298d8:	mov	r0, r5
   298dc:	bl	10f74 <__fprintf_chk@plt>
   298e0:	add	sp, sp, #76	; 0x4c
   298e4:	pop	{r4, r5, pc}
   298e8:	mov	r2, #5
   298ec:	ldr	r1, [pc, #632]	; 29b6c <dcngettext@plt+0x18b44>
   298f0:	mov	r0, #0
   298f4:	bl	10e30 <dcgettext@plt>
   298f8:	ldr	r3, [sp, #32]
   298fc:	mov	r1, #1
   29900:	mov	r2, r0
   29904:	mov	r0, r5
   29908:	add	sp, sp, #76	; 0x4c
   2990c:	pop	{r4, r5, lr}
   29910:	b	10f74 <__fprintf_chk@plt>
   29914:	mov	r2, #5
   29918:	ldr	r1, [pc, #592]	; 29b70 <dcngettext@plt+0x18b48>
   2991c:	mov	r0, #0
   29920:	bl	10e30 <dcgettext@plt>
   29924:	ldr	r2, [sp, #36]	; 0x24
   29928:	ldr	r3, [sp, #32]
   2992c:	str	r2, [sp, #88]	; 0x58
   29930:	mov	r1, #1
   29934:	mov	r2, r0
   29938:	mov	r0, r5
   2993c:	add	sp, sp, #76	; 0x4c
   29940:	pop	{r4, r5, lr}
   29944:	b	10f74 <__fprintf_chk@plt>
   29948:	mov	r2, #5
   2994c:	ldr	r1, [pc, #544]	; 29b74 <dcngettext@plt+0x18b4c>
   29950:	mov	r0, #0
   29954:	bl	10e30 <dcgettext@plt>
   29958:	ldr	r1, [sp, #40]	; 0x28
   2995c:	ldr	r2, [sp, #36]	; 0x24
   29960:	str	r1, [sp, #4]
   29964:	str	r2, [sp]
   29968:	ldr	r3, [sp, #32]
   2996c:	mov	r1, #1
   29970:	mov	r2, r0
   29974:	mov	r0, r5
   29978:	bl	10f74 <__fprintf_chk@plt>
   2997c:	b	298e0 <dcngettext@plt+0x188b8>
   29980:	mov	r2, #5
   29984:	ldr	r1, [pc, #492]	; 29b78 <dcngettext@plt+0x18b50>
   29988:	mov	r0, #0
   2998c:	bl	10e30 <dcgettext@plt>
   29990:	ldr	r1, [sp, #40]	; 0x28
   29994:	ldr	ip, [sp, #44]	; 0x2c
   29998:	ldr	r2, [sp, #36]	; 0x24
   2999c:	ldr	r3, [sp, #32]
   299a0:	stmib	sp, {r1, ip}
   299a4:	str	r2, [sp]
   299a8:	mov	r1, #1
   299ac:	mov	r2, r0
   299b0:	mov	r0, r5
   299b4:	bl	10f74 <__fprintf_chk@plt>
   299b8:	b	298e0 <dcngettext@plt+0x188b8>
   299bc:	mov	r2, #5
   299c0:	ldr	r1, [pc, #436]	; 29b7c <dcngettext@plt+0x18b54>
   299c4:	mov	r0, #0
   299c8:	bl	10e30 <dcgettext@plt>
   299cc:	add	r1, sp, #40	; 0x28
   299d0:	ldr	r2, [sp, #36]	; 0x24
   299d4:	ldm	r1, {r1, ip, lr}
   299d8:	ldr	r3, [sp, #32]
   299dc:	str	r2, [sp]
   299e0:	stmib	sp, {r1, ip, lr}
   299e4:	mov	r1, #1
   299e8:	mov	r2, r0
   299ec:	mov	r0, r5
   299f0:	bl	10f74 <__fprintf_chk@plt>
   299f4:	b	298e0 <dcngettext@plt+0x188b8>
   299f8:	mov	r2, #5
   299fc:	ldr	r1, [pc, #380]	; 29b80 <dcngettext@plt+0x18b58>
   29a00:	mov	r0, #0
   29a04:	bl	10e30 <dcgettext@plt>
   29a08:	add	r1, sp, #40	; 0x28
   29a0c:	ldr	r2, [sp, #36]	; 0x24
   29a10:	ldm	r1, {r1, ip, lr}
   29a14:	ldr	r4, [sp, #52]	; 0x34
   29a18:	str	r2, [sp]
   29a1c:	stmib	sp, {r1, ip, lr}
   29a20:	mov	r1, #1
   29a24:	ldr	r3, [sp, #32]
   29a28:	str	r4, [sp, #16]
   29a2c:	mov	r2, r0
   29a30:	mov	r0, r5
   29a34:	bl	10f74 <__fprintf_chk@plt>
   29a38:	b	298e0 <dcngettext@plt+0x188b8>
   29a3c:	mov	r2, #5
   29a40:	ldr	r1, [pc, #316]	; 29b84 <dcngettext@plt+0x18b5c>
   29a44:	mov	r0, #0
   29a48:	bl	10e30 <dcgettext@plt>
   29a4c:	add	r1, sp, #40	; 0x28
   29a50:	ldr	r2, [sp, #56]	; 0x38
   29a54:	ldm	r1, {r1, ip, lr}
   29a58:	ldr	r4, [sp, #52]	; 0x34
   29a5c:	str	r2, [sp, #20]
   29a60:	ldr	r2, [sp, #36]	; 0x24
   29a64:	stmib	sp, {r1, ip, lr}
   29a68:	mov	r1, #1
   29a6c:	str	r2, [sp]
   29a70:	ldr	r3, [sp, #32]
   29a74:	str	r4, [sp, #16]
   29a78:	mov	r2, r0
   29a7c:	mov	r0, r5
   29a80:	bl	10f74 <__fprintf_chk@plt>
   29a84:	b	298e0 <dcngettext@plt+0x188b8>
   29a88:	mov	r2, #5
   29a8c:	ldr	r1, [pc, #244]	; 29b88 <dcngettext@plt+0x18b60>
   29a90:	mov	r0, #0
   29a94:	bl	10e30 <dcgettext@plt>
   29a98:	ldr	r1, [sp, #60]	; 0x3c
   29a9c:	ldr	r2, [sp, #56]	; 0x38
   29aa0:	ldr	lr, [sp, #48]	; 0x30
   29aa4:	ldr	ip, [sp, #44]	; 0x2c
   29aa8:	str	r1, [sp, #24]
   29aac:	ldr	r1, [sp, #40]	; 0x28
   29ab0:	ldr	r4, [sp, #52]	; 0x34
   29ab4:	str	r2, [sp, #20]
   29ab8:	ldr	r2, [sp, #36]	; 0x24
   29abc:	stmib	sp, {r1, ip, lr}
   29ac0:	mov	r1, #1
   29ac4:	str	r2, [sp]
   29ac8:	ldr	r3, [sp, #32]
   29acc:	str	r4, [sp, #16]
   29ad0:	mov	r2, r0
   29ad4:	mov	r0, r5
   29ad8:	bl	10f74 <__fprintf_chk@plt>
   29adc:	b	298e0 <dcngettext@plt+0x188b8>
   29ae0:	str	r3, [sp]
   29ae4:	mov	r1, #1
   29ae8:	mov	r3, r2
   29aec:	mov	r0, r5
   29af0:	ldr	r2, [pc, #148]	; 29b8c <dcngettext@plt+0x18b64>
   29af4:	bl	10f74 <__fprintf_chk@plt>
   29af8:	b	297e8 <dcngettext@plt+0x187c0>
   29afc:	mov	r2, #5
   29b00:	ldr	r1, [pc, #136]	; 29b90 <dcngettext@plt+0x18b68>
   29b04:	b	2988c <dcngettext@plt+0x18864>
   29b08:	mov	r4, r0
   29b0c:	b	297c8 <dcngettext@plt+0x187a0>
   29b10:	mov	r4, #1
   29b14:	b	297c8 <dcngettext@plt+0x187a0>
   29b18:	mov	r4, #2
   29b1c:	b	297c8 <dcngettext@plt+0x187a0>
   29b20:	mov	r4, #3
   29b24:	b	297c8 <dcngettext@plt+0x187a0>
   29b28:	mov	r4, #4
   29b2c:	b	297c8 <dcngettext@plt+0x187a0>
   29b30:	mov	r4, #5
   29b34:	b	297c8 <dcngettext@plt+0x187a0>
   29b38:	mov	r4, #6
   29b3c:	b	297c8 <dcngettext@plt+0x187a0>
   29b40:	mov	r4, #7
   29b44:	b	297c8 <dcngettext@plt+0x187a0>
   29b48:	mov	r4, #8
   29b4c:	b	297c8 <dcngettext@plt+0x187a0>
   29b50:	andeq	fp, r2, ip, lsr #28
   29b54:	andeq	fp, r2, r0, asr #28
   29b58:	andeq	r0, r0, r6, ror #15
   29b5c:	andeq	ip, r2, r8, lsl r1
   29b60:	andeq	fp, r2, r4, asr #28
   29b64:	strdeq	fp, [r2], -r0
   29b68:	andeq	ip, r2, r0, lsr #32
   29b6c:	andeq	fp, r2, r4, lsl pc
   29b70:	andeq	fp, r2, r4, lsr #30
   29b74:	andeq	fp, r2, ip, lsr pc
   29b78:	andeq	fp, r2, r8, asr pc
   29b7c:	andeq	fp, r2, r8, ror pc
   29b80:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   29b84:	andeq	fp, r2, r4, asr #31
   29b88:	strdeq	fp, [r2], -r0
   29b8c:	andeq	fp, r2, r8, lsr lr
   29b90:	andeq	ip, r2, r4, asr r0
   29b94:	push	{r3}		; (str r3, [sp, #-4]!)
   29b98:	push	{lr}		; (str lr, [sp, #-4]!)
   29b9c:	sub	sp, sp, #56	; 0x38
   29ba0:	add	r3, sp, #64	; 0x40
   29ba4:	ldr	ip, [sp, #64]	; 0x40
   29ba8:	str	r3, [sp, #12]
   29bac:	cmp	ip, #0
   29bb0:	str	ip, [sp, #16]
   29bb4:	beq	29c4c <dcngettext@plt+0x18c24>
   29bb8:	ldr	ip, [sp, #68]	; 0x44
   29bbc:	cmp	ip, #0
   29bc0:	str	ip, [sp, #20]
   29bc4:	beq	29c6c <dcngettext@plt+0x18c44>
   29bc8:	ldr	ip, [sp, #72]	; 0x48
   29bcc:	cmp	ip, #0
   29bd0:	str	ip, [sp, #24]
   29bd4:	beq	29c74 <dcngettext@plt+0x18c4c>
   29bd8:	ldr	ip, [sp, #76]	; 0x4c
   29bdc:	cmp	ip, #0
   29be0:	str	ip, [sp, #28]
   29be4:	beq	29c7c <dcngettext@plt+0x18c54>
   29be8:	ldr	ip, [sp, #80]	; 0x50
   29bec:	cmp	ip, #0
   29bf0:	str	ip, [sp, #32]
   29bf4:	beq	29c84 <dcngettext@plt+0x18c5c>
   29bf8:	ldr	ip, [sp, #84]	; 0x54
   29bfc:	cmp	ip, #0
   29c00:	str	ip, [sp, #36]	; 0x24
   29c04:	beq	29c8c <dcngettext@plt+0x18c64>
   29c08:	ldr	ip, [sp, #88]	; 0x58
   29c0c:	cmp	ip, #0
   29c10:	str	ip, [sp, #40]	; 0x28
   29c14:	beq	29c94 <dcngettext@plt+0x18c6c>
   29c18:	ldr	ip, [sp, #92]	; 0x5c
   29c1c:	cmp	ip, #0
   29c20:	str	ip, [sp, #44]	; 0x2c
   29c24:	beq	29c9c <dcngettext@plt+0x18c74>
   29c28:	ldr	ip, [sp, #96]	; 0x60
   29c2c:	cmp	ip, #0
   29c30:	str	ip, [sp, #48]	; 0x30
   29c34:	beq	29ca4 <dcngettext@plt+0x18c7c>
   29c38:	ldr	ip, [sp, #100]	; 0x64
   29c3c:	cmp	ip, #0
   29c40:	str	ip, [sp, #52]	; 0x34
   29c44:	movne	ip, #10
   29c48:	moveq	ip, #9
   29c4c:	add	r3, sp, #16
   29c50:	stm	sp, {r3, ip}
   29c54:	ldr	r3, [sp, #60]	; 0x3c
   29c58:	bl	29340 <dcngettext@plt+0x18318>
   29c5c:	add	sp, sp, #56	; 0x38
   29c60:	pop	{lr}		; (ldr lr, [sp], #4)
   29c64:	add	sp, sp, #4
   29c68:	bx	lr
   29c6c:	mov	ip, #1
   29c70:	b	29c4c <dcngettext@plt+0x18c24>
   29c74:	mov	ip, #2
   29c78:	b	29c4c <dcngettext@plt+0x18c24>
   29c7c:	mov	ip, #3
   29c80:	b	29c4c <dcngettext@plt+0x18c24>
   29c84:	mov	ip, #4
   29c88:	b	29c4c <dcngettext@plt+0x18c24>
   29c8c:	mov	ip, #5
   29c90:	b	29c4c <dcngettext@plt+0x18c24>
   29c94:	mov	ip, #6
   29c98:	b	29c4c <dcngettext@plt+0x18c24>
   29c9c:	mov	ip, #7
   29ca0:	b	29c4c <dcngettext@plt+0x18c24>
   29ca4:	mov	ip, #8
   29ca8:	b	29c4c <dcngettext@plt+0x18c24>
   29cac:	ldr	r3, [pc, #116]	; 29d28 <dcngettext@plt+0x18d00>
   29cb0:	push	{r4, lr}
   29cb4:	mov	r0, #10
   29cb8:	ldr	r1, [r3]
   29cbc:	bl	10e24 <fputc_unlocked@plt>
   29cc0:	mov	r2, #5
   29cc4:	ldr	r1, [pc, #96]	; 29d2c <dcngettext@plt+0x18d04>
   29cc8:	mov	r0, #0
   29ccc:	bl	10e30 <dcgettext@plt>
   29cd0:	ldr	r2, [pc, #88]	; 29d30 <dcngettext@plt+0x18d08>
   29cd4:	mov	r1, r0
   29cd8:	mov	r0, #1
   29cdc:	bl	10f5c <__printf_chk@plt>
   29ce0:	mov	r2, #5
   29ce4:	ldr	r1, [pc, #72]	; 29d34 <dcngettext@plt+0x18d0c>
   29ce8:	mov	r0, #0
   29cec:	bl	10e30 <dcgettext@plt>
   29cf0:	ldr	r3, [pc, #64]	; 29d38 <dcngettext@plt+0x18d10>
   29cf4:	ldr	r2, [pc, #64]	; 29d3c <dcngettext@plt+0x18d14>
   29cf8:	mov	r1, r0
   29cfc:	mov	r0, #1
   29d00:	bl	10f5c <__printf_chk@plt>
   29d04:	mov	r2, #5
   29d08:	ldr	r1, [pc, #48]	; 29d40 <dcngettext@plt+0x18d18>
   29d0c:	mov	r0, #0
   29d10:	bl	10e30 <dcgettext@plt>
   29d14:	ldr	r2, [pc, #40]	; 29d44 <dcngettext@plt+0x18d1c>
   29d18:	pop	{r4, lr}
   29d1c:	mov	r1, r0
   29d20:	mov	r0, #1
   29d24:	b	10f5c <__printf_chk@plt>
   29d28:	andeq	sp, r3, ip, ror #2
   29d2c:	muleq	r2, r0, r0
   29d30:	andeq	ip, r2, r4, lsr #1
   29d34:	strheq	ip, [r2], -ip	; <UNPREDICTABLE>
   29d38:	andeq	fp, r2, r8, asr #12
   29d3c:	andeq	fp, r2, r0, ror r6
   29d40:	ldrdeq	ip, [r2], -r0
   29d44:	strdeq	ip, [r2], -r8
   29d48:	push	{r4, r5, r6, lr}
   29d4c:	mov	r6, r0
   29d50:	mov	r5, r1
   29d54:	mov	r4, r2
   29d58:	bl	2a7ac <dcngettext@plt+0x19784>
   29d5c:	cmp	r0, #0
   29d60:	popne	{r4, r5, r6, pc}
   29d64:	cmp	r6, #0
   29d68:	beq	29d78 <dcngettext@plt+0x18d50>
   29d6c:	cmp	r5, #0
   29d70:	cmpne	r4, #0
   29d74:	popeq	{r4, r5, r6, pc}
   29d78:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29d7c:	push	{r4, lr}
   29d80:	bl	2a44c <dcngettext@plt+0x19424>
   29d84:	cmp	r0, #0
   29d88:	popne	{r4, pc}
   29d8c:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29d90:	push	{r4, lr}
   29d94:	bl	2a44c <dcngettext@plt+0x19424>
   29d98:	cmp	r0, #0
   29d9c:	popne	{r4, pc}
   29da0:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29da4:	push	{r4, lr}
   29da8:	bl	2a44c <dcngettext@plt+0x19424>
   29dac:	cmp	r0, #0
   29db0:	popne	{r4, pc}
   29db4:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29db8:	push	{r4, r5, r6, lr}
   29dbc:	mov	r5, r0
   29dc0:	mov	r4, r1
   29dc4:	bl	2a478 <dcngettext@plt+0x19450>
   29dc8:	cmp	r0, #0
   29dcc:	popne	{r4, r5, r6, pc}
   29dd0:	adds	r4, r4, #0
   29dd4:	movne	r4, #1
   29dd8:	cmp	r5, #0
   29ddc:	orreq	r4, r4, #1
   29de0:	cmp	r4, #0
   29de4:	popeq	{r4, r5, r6, pc}
   29de8:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29dec:	push	{r4, lr}
   29df0:	cmp	r1, #0
   29df4:	orreq	r1, r1, #1
   29df8:	bl	2a478 <dcngettext@plt+0x19450>
   29dfc:	cmp	r0, #0
   29e00:	popne	{r4, pc}
   29e04:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29e08:	push	{r4, r5, r6, lr}
   29e0c:	mov	r6, r0
   29e10:	mov	r5, r1
   29e14:	mov	r4, r2
   29e18:	bl	2a7ac <dcngettext@plt+0x19784>
   29e1c:	cmp	r0, #0
   29e20:	popne	{r4, r5, r6, pc}
   29e24:	cmp	r6, #0
   29e28:	beq	29e38 <dcngettext@plt+0x18e10>
   29e2c:	cmp	r5, #0
   29e30:	cmpne	r4, #0
   29e34:	popeq	{r4, r5, r6, pc}
   29e38:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29e3c:	cmp	r2, #0
   29e40:	cmpne	r1, #0
   29e44:	moveq	r2, #1
   29e48:	moveq	r1, r2
   29e4c:	push	{r4, lr}
   29e50:	bl	2a7ac <dcngettext@plt+0x19784>
   29e54:	cmp	r0, #0
   29e58:	popne	{r4, pc}
   29e5c:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29e60:	push	{r4, lr}
   29e64:	mov	r2, r1
   29e68:	mov	r1, r0
   29e6c:	mov	r0, #0
   29e70:	bl	2a7ac <dcngettext@plt+0x19784>
   29e74:	cmp	r0, #0
   29e78:	popne	{r4, pc}
   29e7c:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29e80:	cmp	r1, #0
   29e84:	cmpne	r0, #0
   29e88:	moveq	r2, #1
   29e8c:	movne	r2, r1
   29e90:	moveq	r1, r2
   29e94:	movne	r1, r0
   29e98:	push	{r4, lr}
   29e9c:	mov	r0, #0
   29ea0:	bl	2a7ac <dcngettext@plt+0x19784>
   29ea4:	cmp	r0, #0
   29ea8:	popne	{r4, pc}
   29eac:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29eb0:	cmp	r0, #0
   29eb4:	push	{r4, r5, r6, lr}
   29eb8:	mov	r5, r1
   29ebc:	ldr	r4, [r1]
   29ec0:	beq	29efc <dcngettext@plt+0x18ed4>
   29ec4:	lsr	r2, r4, #1
   29ec8:	add	r3, r2, #1
   29ecc:	mvn	r3, r3
   29ed0:	cmp	r4, r3
   29ed4:	bhi	29f18 <dcngettext@plt+0x18ef0>
   29ed8:	add	r4, r4, #1
   29edc:	add	r4, r4, r2
   29ee0:	mov	r1, r4
   29ee4:	mov	r2, #1
   29ee8:	bl	2a7ac <dcngettext@plt+0x19784>
   29eec:	cmp	r0, #0
   29ef0:	beq	29f1c <dcngettext@plt+0x18ef4>
   29ef4:	str	r4, [r5]
   29ef8:	pop	{r4, r5, r6, pc}
   29efc:	cmp	r4, #0
   29f00:	moveq	r4, #64	; 0x40
   29f04:	mov	r1, r4
   29f08:	mov	r2, #1
   29f0c:	bl	2a7ac <dcngettext@plt+0x19784>
   29f10:	cmp	r0, #0
   29f14:	bne	29ef4 <dcngettext@plt+0x18ecc>
   29f18:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29f1c:	cmp	r4, #0
   29f20:	bne	29f18 <dcngettext@plt+0x18ef0>
   29f24:	str	r4, [r5]
   29f28:	pop	{r4, r5, r6, pc}
   29f2c:	cmp	r0, #0
   29f30:	push	{r4, r5, r6, lr}
   29f34:	mov	r5, r1
   29f38:	ldr	r4, [r1]
   29f3c:	mov	r6, r2
   29f40:	beq	29f84 <dcngettext@plt+0x18f5c>
   29f44:	lsr	r1, r4, #1
   29f48:	add	r3, r1, #1
   29f4c:	mvn	r3, r3
   29f50:	cmp	r4, r3
   29f54:	bhi	29fbc <dcngettext@plt+0x18f94>
   29f58:	add	r4, r4, #1
   29f5c:	add	r4, r4, r1
   29f60:	mov	r1, r4
   29f64:	bl	2a7ac <dcngettext@plt+0x19784>
   29f68:	cmp	r0, #0
   29f6c:	bne	29f7c <dcngettext@plt+0x18f54>
   29f70:	cmp	r4, #0
   29f74:	cmpne	r6, #0
   29f78:	bne	29fbc <dcngettext@plt+0x18f94>
   29f7c:	str	r4, [r5]
   29f80:	pop	{r4, r5, r6, pc}
   29f84:	cmp	r4, #0
   29f88:	bne	29fa4 <dcngettext@plt+0x18f7c>
   29f8c:	mov	r1, r2
   29f90:	mov	r0, #64	; 0x40
   29f94:	bl	2a8ec <dcngettext@plt+0x198c4>
   29f98:	cmp	r0, #0
   29f9c:	movne	r4, r0
   29fa0:	addeq	r4, r0, #1
   29fa4:	mov	r2, r6
   29fa8:	mov	r1, r4
   29fac:	mov	r0, #0
   29fb0:	bl	2a7ac <dcngettext@plt+0x19784>
   29fb4:	cmp	r0, #0
   29fb8:	bne	29f7c <dcngettext@plt+0x18f54>
   29fbc:	bl	2a3c4 <dcngettext@plt+0x1939c>
   29fc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29fc4:	sub	sp, sp, #12
   29fc8:	ldr	r6, [r1]
   29fcc:	mov	r8, r1
   29fd0:	mov	r9, r0
   29fd4:	asrs	r4, r6, #1
   29fd8:	mov	sl, r2
   29fdc:	mov	fp, r3
   29fe0:	ldr	r7, [sp, #48]	; 0x30
   29fe4:	bmi	2a160 <dcngettext@plt+0x19138>
   29fe8:	mvn	r1, #-2147483648	; 0x80000000
   29fec:	sub	r1, r1, r4
   29ff0:	cmp	r6, r1
   29ff4:	movle	r1, #0
   29ff8:	movgt	r1, #1
   29ffc:	mvn	r3, fp
   2a000:	cmp	r1, #0
   2a004:	addeq	r4, r4, r6
   2a008:	mvnne	r4, #-2147483648	; 0x80000000
   2a00c:	lsr	r3, r3, #31
   2a010:	cmp	fp, r4
   2a014:	movge	r2, #0
   2a018:	andlt	r2, r3, #1
   2a01c:	cmp	r2, #0
   2a020:	beq	2a110 <dcngettext@plt+0x190e8>
   2a024:	cmp	r7, #0
   2a028:	blt	2a1f8 <dcngettext@plt+0x191d0>
   2a02c:	bne	2a1f0 <dcngettext@plt+0x191c8>
   2a030:	mov	r5, #64	; 0x40
   2a034:	mov	r1, r7
   2a038:	mov	r0, r5
   2a03c:	str	r3, [sp, #4]
   2a040:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a044:	mov	r1, r7
   2a048:	mov	r4, r0
   2a04c:	mov	r0, r5
   2a050:	bl	2ad18 <dcngettext@plt+0x19cf0>
   2a054:	ldr	r3, [sp, #4]
   2a058:	sub	r5, r5, r1
   2a05c:	cmp	r9, #0
   2a060:	sub	r2, r4, r6
   2a064:	streq	r9, [r8]
   2a068:	cmp	r2, sl
   2a06c:	bge	2a0f0 <dcngettext@plt+0x190c8>
   2a070:	cmp	sl, #0
   2a074:	blt	2a190 <dcngettext@plt+0x19168>
   2a078:	cmp	r6, #0
   2a07c:	blt	2a09c <dcngettext@plt+0x19074>
   2a080:	mvn	r2, #-2147483648	; 0x80000000
   2a084:	sub	r2, r2, sl
   2a088:	cmp	r6, r2
   2a08c:	movle	r2, #0
   2a090:	movgt	r2, #1
   2a094:	cmp	r2, #0
   2a098:	bne	2a18c <dcngettext@plt+0x19164>
   2a09c:	add	r6, r6, sl
   2a0a0:	cmp	fp, r6
   2a0a4:	movge	r3, #0
   2a0a8:	andlt	r3, r3, #1
   2a0ac:	cmp	r3, #0
   2a0b0:	mov	r4, r6
   2a0b4:	bne	2a18c <dcngettext@plt+0x19164>
   2a0b8:	cmp	r7, #0
   2a0bc:	blt	2a1a4 <dcngettext@plt+0x1917c>
   2a0c0:	beq	2a0ec <dcngettext@plt+0x190c4>
   2a0c4:	cmp	r6, #0
   2a0c8:	blt	2a248 <dcngettext@plt+0x19220>
   2a0cc:	mov	r1, r7
   2a0d0:	mvn	r0, #-2147483648	; 0x80000000
   2a0d4:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a0d8:	cmp	r6, r0
   2a0dc:	movle	r0, #0
   2a0e0:	movgt	r0, #1
   2a0e4:	cmp	r0, #0
   2a0e8:	bne	2a18c <dcngettext@plt+0x19164>
   2a0ec:	mul	r5, r6, r7
   2a0f0:	mov	r1, r5
   2a0f4:	mov	r0, r9
   2a0f8:	bl	2a478 <dcngettext@plt+0x19450>
   2a0fc:	cmp	r0, #0
   2a100:	beq	2a174 <dcngettext@plt+0x1914c>
   2a104:	str	r4, [r8]
   2a108:	add	sp, sp, #12
   2a10c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a110:	cmp	r7, #0
   2a114:	blt	2a1d0 <dcngettext@plt+0x191a8>
   2a118:	beq	2a030 <dcngettext@plt+0x19008>
   2a11c:	cmp	r4, #0
   2a120:	blt	2a200 <dcngettext@plt+0x191d8>
   2a124:	mov	r1, r7
   2a128:	mvn	r0, #-2147483648	; 0x80000000
   2a12c:	str	r3, [sp, #4]
   2a130:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a134:	ldr	r3, [sp, #4]
   2a138:	cmp	r0, r4
   2a13c:	movge	r0, #0
   2a140:	movlt	r0, #1
   2a144:	cmp	r0, #0
   2a148:	mvnne	r5, #-2147483648	; 0x80000000
   2a14c:	bne	2a034 <dcngettext@plt+0x1900c>
   2a150:	mul	r5, r7, r4
   2a154:	cmp	r5, #63	; 0x3f
   2a158:	bgt	2a05c <dcngettext@plt+0x19034>
   2a15c:	b	2a030 <dcngettext@plt+0x19008>
   2a160:	rsb	r1, r4, #-2147483648	; 0x80000000
   2a164:	cmp	r6, r1
   2a168:	movge	r1, #0
   2a16c:	movlt	r1, #1
   2a170:	b	29ffc <dcngettext@plt+0x18fd4>
   2a174:	adds	r5, r5, #0
   2a178:	movne	r5, #1
   2a17c:	cmp	r9, #0
   2a180:	orreq	r5, r5, #1
   2a184:	cmp	r5, #0
   2a188:	beq	2a104 <dcngettext@plt+0x190dc>
   2a18c:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a190:	rsb	r2, sl, #-2147483648	; 0x80000000
   2a194:	cmp	r6, r2
   2a198:	movge	r2, #0
   2a19c:	movlt	r2, #1
   2a1a0:	b	2a094 <dcngettext@plt+0x1906c>
   2a1a4:	cmp	r6, #0
   2a1a8:	blt	2a22c <dcngettext@plt+0x19204>
   2a1ac:	cmn	r7, #1
   2a1b0:	beq	2a0ec <dcngettext@plt+0x190c4>
   2a1b4:	mov	r1, r7
   2a1b8:	mov	r0, #-2147483648	; 0x80000000
   2a1bc:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a1c0:	cmp	r6, r0
   2a1c4:	movle	r0, #0
   2a1c8:	movgt	r0, #1
   2a1cc:	b	2a0e4 <dcngettext@plt+0x190bc>
   2a1d0:	cmp	r4, #0
   2a1d4:	blt	2a26c <dcngettext@plt+0x19244>
   2a1d8:	cmn	r7, #1
   2a1dc:	beq	2a150 <dcngettext@plt+0x19128>
   2a1e0:	str	r3, [sp, #4]
   2a1e4:	mov	r1, r7
   2a1e8:	mov	r0, #-2147483648	; 0x80000000
   2a1ec:	b	2a130 <dcngettext@plt+0x19108>
   2a1f0:	mov	r4, fp
   2a1f4:	b	2a124 <dcngettext@plt+0x190fc>
   2a1f8:	mov	r4, fp
   2a1fc:	b	2a1d8 <dcngettext@plt+0x191b0>
   2a200:	cmn	r4, #1
   2a204:	beq	2a150 <dcngettext@plt+0x19128>
   2a208:	mov	r1, r4
   2a20c:	mov	r0, #-2147483648	; 0x80000000
   2a210:	str	r3, [sp, #4]
   2a214:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a218:	ldr	r3, [sp, #4]
   2a21c:	cmp	r7, r0
   2a220:	movle	r0, #0
   2a224:	movgt	r0, #1
   2a228:	b	2a144 <dcngettext@plt+0x1911c>
   2a22c:	mov	r1, r7
   2a230:	mvn	r0, #-2147483648	; 0x80000000
   2a234:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a238:	cmp	r6, r0
   2a23c:	movge	r0, #0
   2a240:	movlt	r0, #1
   2a244:	b	2a0e4 <dcngettext@plt+0x190bc>
   2a248:	cmn	r6, #1
   2a24c:	beq	2a0ec <dcngettext@plt+0x190c4>
   2a250:	mov	r1, r6
   2a254:	mov	r0, #-2147483648	; 0x80000000
   2a258:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a25c:	cmp	r7, r0
   2a260:	movle	r0, #0
   2a264:	movgt	r0, #1
   2a268:	b	2a0e4 <dcngettext@plt+0x190bc>
   2a26c:	mov	r1, r7
   2a270:	mvn	r0, #-2147483648	; 0x80000000
   2a274:	str	r3, [sp, #4]
   2a278:	bl	2aaf8 <dcngettext@plt+0x19ad0>
   2a27c:	ldr	r3, [sp, #4]
   2a280:	cmp	r0, r4
   2a284:	movle	r0, #0
   2a288:	movgt	r0, #1
   2a28c:	b	2a144 <dcngettext@plt+0x1911c>
   2a290:	push	{r4, lr}
   2a294:	mov	r1, #1
   2a298:	bl	2a404 <dcngettext@plt+0x193dc>
   2a29c:	cmp	r0, #0
   2a2a0:	popne	{r4, pc}
   2a2a4:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a2a8:	push	{r4, lr}
   2a2ac:	mov	r1, #1
   2a2b0:	bl	2a404 <dcngettext@plt+0x193dc>
   2a2b4:	cmp	r0, #0
   2a2b8:	popne	{r4, pc}
   2a2bc:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a2c0:	push	{r4, lr}
   2a2c4:	bl	2a404 <dcngettext@plt+0x193dc>
   2a2c8:	cmp	r0, #0
   2a2cc:	popne	{r4, pc}
   2a2d0:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a2d4:	push	{r4, lr}
   2a2d8:	bl	2a404 <dcngettext@plt+0x193dc>
   2a2dc:	cmp	r0, #0
   2a2e0:	popne	{r4, pc}
   2a2e4:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a2e8:	push	{r4, r5, r6, lr}
   2a2ec:	mov	r6, r0
   2a2f0:	mov	r0, r1
   2a2f4:	mov	r4, r1
   2a2f8:	bl	2a44c <dcngettext@plt+0x19424>
   2a2fc:	subs	r5, r0, #0
   2a300:	beq	2a318 <dcngettext@plt+0x192f0>
   2a304:	mov	r2, r4
   2a308:	mov	r1, r6
   2a30c:	bl	10df4 <memcpy@plt>
   2a310:	mov	r0, r5
   2a314:	pop	{r4, r5, r6, pc}
   2a318:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a31c:	push	{r4, r5, r6, lr}
   2a320:	mov	r6, r0
   2a324:	mov	r0, r1
   2a328:	mov	r4, r1
   2a32c:	bl	2a44c <dcngettext@plt+0x19424>
   2a330:	subs	r5, r0, #0
   2a334:	beq	2a34c <dcngettext@plt+0x19324>
   2a338:	mov	r2, r4
   2a33c:	mov	r1, r6
   2a340:	bl	10df4 <memcpy@plt>
   2a344:	mov	r0, r5
   2a348:	pop	{r4, r5, r6, pc}
   2a34c:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a350:	push	{r4, r5, r6, lr}
   2a354:	mov	r6, r0
   2a358:	add	r0, r1, #1
   2a35c:	mov	r4, r1
   2a360:	bl	2a44c <dcngettext@plt+0x19424>
   2a364:	subs	r5, r0, #0
   2a368:	beq	2a388 <dcngettext@plt+0x19360>
   2a36c:	mov	r3, #0
   2a370:	mov	r1, r6
   2a374:	strb	r3, [r5, r4]
   2a378:	mov	r2, r4
   2a37c:	bl	10df4 <memcpy@plt>
   2a380:	mov	r0, r5
   2a384:	pop	{r4, r5, r6, pc}
   2a388:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a38c:	push	{r4, r5, r6, lr}
   2a390:	mov	r6, r0
   2a394:	bl	10f14 <strlen@plt>
   2a398:	add	r4, r0, #1
   2a39c:	mov	r0, r4
   2a3a0:	bl	2a44c <dcngettext@plt+0x19424>
   2a3a4:	subs	r5, r0, #0
   2a3a8:	beq	2a3c0 <dcngettext@plt+0x19398>
   2a3ac:	mov	r2, r4
   2a3b0:	mov	r1, r6
   2a3b4:	bl	10df4 <memcpy@plt>
   2a3b8:	mov	r0, r5
   2a3bc:	pop	{r4, r5, r6, pc}
   2a3c0:	bl	2a3c4 <dcngettext@plt+0x1939c>
   2a3c4:	ldr	r3, [pc, #44]	; 2a3f8 <dcngettext@plt+0x193d0>
   2a3c8:	push	{r4, lr}
   2a3cc:	mov	r2, #5
   2a3d0:	ldr	r1, [pc, #36]	; 2a3fc <dcngettext@plt+0x193d4>
   2a3d4:	mov	r0, #0
   2a3d8:	ldr	r4, [r3]
   2a3dc:	bl	10e30 <dcgettext@plt>
   2a3e0:	ldr	r2, [pc, #24]	; 2a400 <dcngettext@plt+0x193d8>
   2a3e4:	mov	r1, #0
   2a3e8:	mov	r3, r0
   2a3ec:	mov	r0, r4
   2a3f0:	bl	10ea8 <error@plt>
   2a3f4:	bl	11010 <abort@plt>
   2a3f8:	andeq	sp, r3, ip, lsl #2
   2a3fc:	andeq	ip, r2, r8, asr #2
   2a400:	andeq	fp, r2, ip, lsl #25
   2a404:	cmp	r1, #0
   2a408:	cmpne	r0, #0
   2a40c:	moveq	r1, #1
   2a410:	moveq	r0, r1
   2a414:	umull	r2, r3, r0, r1
   2a418:	adds	r3, r3, #0
   2a41c:	movne	r3, #1
   2a420:	cmp	r2, #0
   2a424:	blt	2a434 <dcngettext@plt+0x1940c>
   2a428:	cmp	r3, #0
   2a42c:	bne	2a434 <dcngettext@plt+0x1940c>
   2a430:	b	10d88 <calloc@plt>
   2a434:	push	{r4, lr}
   2a438:	bl	10f2c <__errno_location@plt>
   2a43c:	mov	r3, #12
   2a440:	str	r3, [r0]
   2a444:	mov	r0, #0
   2a448:	pop	{r4, pc}
   2a44c:	cmp	r0, #0
   2a450:	moveq	r0, #1
   2a454:	cmp	r0, #0
   2a458:	blt	2a460 <dcngettext@plt+0x19438>
   2a45c:	b	10eb4 <malloc@plt>
   2a460:	push	{r4, lr}
   2a464:	bl	10f2c <__errno_location@plt>
   2a468:	mov	r3, #12
   2a46c:	str	r3, [r0]
   2a470:	mov	r0, #0
   2a474:	pop	{r4, pc}
   2a478:	cmp	r0, #0
   2a47c:	beq	2a4a0 <dcngettext@plt+0x19478>
   2a480:	cmp	r1, #0
   2a484:	push	{lr}		; (str lr, [sp, #-4]!)
   2a488:	sub	sp, sp, #12
   2a48c:	beq	2a4a8 <dcngettext@plt+0x19480>
   2a490:	blt	2a4c0 <dcngettext@plt+0x19498>
   2a494:	add	sp, sp, #12
   2a498:	pop	{lr}		; (ldr lr, [sp], #4)
   2a49c:	b	10e3c <realloc@plt>
   2a4a0:	mov	r0, r1
   2a4a4:	b	2a44c <dcngettext@plt+0x19424>
   2a4a8:	str	r1, [sp, #4]
   2a4ac:	bl	251f0 <dcngettext@plt+0x141c8>
   2a4b0:	ldr	r3, [sp, #4]
   2a4b4:	mov	r0, r3
   2a4b8:	add	sp, sp, #12
   2a4bc:	pop	{pc}		; (ldr pc, [sp], #4)
   2a4c0:	bl	10f2c <__errno_location@plt>
   2a4c4:	mov	r2, #12
   2a4c8:	mov	r3, #0
   2a4cc:	str	r2, [r0]
   2a4d0:	b	2a4b4 <dcngettext@plt+0x1948c>
   2a4d4:	push	{r4, r5, r6, lr}
   2a4d8:	mov	r4, r0
   2a4dc:	bl	10e90 <__fpending@plt>
   2a4e0:	ldr	r5, [r4]
   2a4e4:	and	r5, r5, #32
   2a4e8:	mov	r6, r0
   2a4ec:	mov	r0, r4
   2a4f0:	bl	25058 <dcngettext@plt+0x14030>
   2a4f4:	cmp	r5, #0
   2a4f8:	mov	r4, r0
   2a4fc:	bne	2a51c <dcngettext@plt+0x194f4>
   2a500:	cmp	r0, #0
   2a504:	beq	2a514 <dcngettext@plt+0x194ec>
   2a508:	cmp	r6, #0
   2a50c:	beq	2a538 <dcngettext@plt+0x19510>
   2a510:	mvn	r4, #0
   2a514:	mov	r0, r4
   2a518:	pop	{r4, r5, r6, pc}
   2a51c:	cmp	r0, #0
   2a520:	bne	2a510 <dcngettext@plt+0x194e8>
   2a524:	bl	10f2c <__errno_location@plt>
   2a528:	str	r4, [r0]
   2a52c:	mvn	r4, #0
   2a530:	mov	r0, r4
   2a534:	pop	{r4, r5, r6, pc}
   2a538:	bl	10f2c <__errno_location@plt>
   2a53c:	ldr	r4, [r0]
   2a540:	subs	r4, r4, #9
   2a544:	mvnne	r4, #0
   2a548:	mov	r0, r4
   2a54c:	pop	{r4, r5, r6, pc}
   2a550:	push	{r1, r2, r3}
   2a554:	push	{r4, r5, r6, r7, lr}
   2a558:	sub	sp, sp, #8
   2a55c:	add	r3, sp, #32
   2a560:	ldr	r1, [sp, #28]
   2a564:	str	r3, [sp, #4]
   2a568:	cmp	r1, #0
   2a56c:	beq	2a604 <dcngettext@plt+0x195dc>
   2a570:	ldr	r2, [pc, #412]	; 2a714 <dcngettext@plt+0x196ec>
   2a574:	mov	r5, r0
   2a578:	cmp	r1, r2
   2a57c:	bne	2a5c8 <dcngettext@plt+0x195a0>
   2a580:	ldr	r6, [pc, #400]	; 2a718 <dcngettext@plt+0x196f0>
   2a584:	ldr	r7, [r3]
   2a588:	add	r2, sp, #36	; 0x24
   2a58c:	ldr	r3, [r6]
   2a590:	str	r2, [sp, #4]
   2a594:	cmp	r3, #0
   2a598:	mov	r2, r7
   2a59c:	blt	2a6c8 <dcngettext@plt+0x196a0>
   2a5a0:	bl	10f98 <fcntl64@plt>
   2a5a4:	subs	r4, r0, #0
   2a5a8:	blt	2a64c <dcngettext@plt+0x19624>
   2a5ac:	mov	r3, #1
   2a5b0:	str	r3, [r6]
   2a5b4:	mov	r0, r4
   2a5b8:	add	sp, sp, #8
   2a5bc:	pop	{r4, r5, r6, r7, lr}
   2a5c0:	add	sp, sp, #12
   2a5c4:	bx	lr
   2a5c8:	cmp	r1, #11
   2a5cc:	beq	2a5f4 <dcngettext@plt+0x195cc>
   2a5d0:	bgt	2a614 <dcngettext@plt+0x195ec>
   2a5d4:	cmp	r1, #3
   2a5d8:	beq	2a5f4 <dcngettext@plt+0x195cc>
   2a5dc:	ble	2a708 <dcngettext@plt+0x196e0>
   2a5e0:	cmp	r1, #8
   2a5e4:	beq	2a634 <dcngettext@plt+0x1960c>
   2a5e8:	ble	2a634 <dcngettext@plt+0x1960c>
   2a5ec:	cmp	r1, #9
   2a5f0:	bne	2a634 <dcngettext@plt+0x1960c>
   2a5f4:	mov	r0, r5
   2a5f8:	bl	10f98 <fcntl64@plt>
   2a5fc:	mov	r4, r0
   2a600:	b	2a5b4 <dcngettext@plt+0x1958c>
   2a604:	ldr	r2, [sp, #32]
   2a608:	bl	10f98 <fcntl64@plt>
   2a60c:	mov	r4, r0
   2a610:	b	2a5b4 <dcngettext@plt+0x1958c>
   2a614:	ldr	r3, [pc, #256]	; 2a71c <dcngettext@plt+0x196f4>
   2a618:	cmp	r1, r3
   2a61c:	bgt	2a6e8 <dcngettext@plt+0x196c0>
   2a620:	cmp	r1, r2
   2a624:	bge	2a634 <dcngettext@plt+0x1960c>
   2a628:	sub	r3, r3, #6
   2a62c:	cmp	r1, r3
   2a630:	beq	2a5f4 <dcngettext@plt+0x195cc>
   2a634:	ldr	r3, [sp, #4]
   2a638:	mov	r0, r5
   2a63c:	ldr	r2, [r3]
   2a640:	bl	10f98 <fcntl64@plt>
   2a644:	mov	r4, r0
   2a648:	b	2a5b4 <dcngettext@plt+0x1958c>
   2a64c:	bl	10f2c <__errno_location@plt>
   2a650:	ldr	r3, [r0]
   2a654:	cmp	r3, #22
   2a658:	bne	2a5ac <dcngettext@plt+0x19584>
   2a65c:	mov	r2, r7
   2a660:	mov	r0, r5
   2a664:	mov	r1, #0
   2a668:	bl	10f98 <fcntl64@plt>
   2a66c:	subs	r4, r0, #0
   2a670:	blt	2a5b4 <dcngettext@plt+0x1958c>
   2a674:	mvn	r3, #0
   2a678:	str	r3, [r6]
   2a67c:	mov	r1, #1
   2a680:	mov	r0, r4
   2a684:	bl	10f98 <fcntl64@plt>
   2a688:	subs	r2, r0, #0
   2a68c:	blt	2a6a8 <dcngettext@plt+0x19680>
   2a690:	orr	r2, r2, #1
   2a694:	mov	r1, #2
   2a698:	mov	r0, r4
   2a69c:	bl	10f98 <fcntl64@plt>
   2a6a0:	cmn	r0, #1
   2a6a4:	bne	2a5b4 <dcngettext@plt+0x1958c>
   2a6a8:	bl	10f2c <__errno_location@plt>
   2a6ac:	mov	r5, r0
   2a6b0:	mov	r0, r4
   2a6b4:	ldr	r6, [r5]
   2a6b8:	mvn	r4, #0
   2a6bc:	bl	1101c <close@plt>
   2a6c0:	str	r6, [r5]
   2a6c4:	b	2a5b4 <dcngettext@plt+0x1958c>
   2a6c8:	mov	r1, #0
   2a6cc:	bl	10f98 <fcntl64@plt>
   2a6d0:	subs	r4, r0, #0
   2a6d4:	blt	2a5b4 <dcngettext@plt+0x1958c>
   2a6d8:	ldr	r3, [r6]
   2a6dc:	cmn	r3, #1
   2a6e0:	beq	2a67c <dcngettext@plt+0x19654>
   2a6e4:	b	2a5b4 <dcngettext@plt+0x1958c>
   2a6e8:	ldr	r3, [pc, #48]	; 2a720 <dcngettext@plt+0x196f8>
   2a6ec:	cmp	r1, r3
   2a6f0:	beq	2a634 <dcngettext@plt+0x1960c>
   2a6f4:	blt	2a5f4 <dcngettext@plt+0x195cc>
   2a6f8:	add	r3, r3, #1
   2a6fc:	cmp	r1, r3
   2a700:	bne	2a634 <dcngettext@plt+0x1960c>
   2a704:	b	2a5f4 <dcngettext@plt+0x195cc>
   2a708:	cmp	r1, #1
   2a70c:	bne	2a634 <dcngettext@plt+0x1960c>
   2a710:	b	2a5f4 <dcngettext@plt+0x195cc>
   2a714:	andeq	r0, r0, r6, lsl #8
   2a718:	andeq	sp, r3, r0, asr #5
   2a71c:	andeq	r0, r0, r7, lsl #8
   2a720:	andeq	r0, r0, r9, lsl #8
   2a724:	push	{r4, lr}
   2a728:	mov	r0, #14
   2a72c:	bl	10fc8 <nl_langinfo@plt>
   2a730:	cmp	r0, #0
   2a734:	beq	2a74c <dcngettext@plt+0x19724>
   2a738:	ldrb	r2, [r0]
   2a73c:	ldr	r3, [pc, #16]	; 2a754 <dcngettext@plt+0x1972c>
   2a740:	cmp	r2, #0
   2a744:	moveq	r0, r3
   2a748:	pop	{r4, pc}
   2a74c:	ldr	r0, [pc]	; 2a754 <dcngettext@plt+0x1972c>
   2a750:	pop	{r4, pc}
   2a754:	andeq	ip, r2, ip, asr r1
   2a758:	push	{r4, r5, r6, r7, lr}
   2a75c:	subs	r6, r0, #0
   2a760:	sub	sp, sp, #12
   2a764:	addeq	r6, sp, #4
   2a768:	mov	r0, r6
   2a76c:	mov	r5, r2
   2a770:	mov	r7, r1
   2a774:	bl	10e9c <mbrtowc@plt>
   2a778:	cmp	r5, #0
   2a77c:	cmnne	r0, #3
   2a780:	mov	r4, r0
   2a784:	bls	2a7a0 <dcngettext@plt+0x19778>
   2a788:	mov	r0, #0
   2a78c:	bl	2a7f8 <dcngettext@plt+0x197d0>
   2a790:	cmp	r0, #0
   2a794:	moveq	r4, #1
   2a798:	ldrbeq	r3, [r7]
   2a79c:	streq	r3, [r6]
   2a7a0:	mov	r0, r4
   2a7a4:	add	sp, sp, #12
   2a7a8:	pop	{r4, r5, r6, r7, pc}
   2a7ac:	push	{r4, r5, r6, lr}
   2a7b0:	subs	r4, r2, #0
   2a7b4:	mov	r6, r0
   2a7b8:	mov	r5, r1
   2a7bc:	beq	2a7e8 <dcngettext@plt+0x197c0>
   2a7c0:	mov	r1, r4
   2a7c4:	mvn	r0, #0
   2a7c8:	bl	2a8ec <dcngettext@plt+0x198c4>
   2a7cc:	cmp	r0, r5
   2a7d0:	bcs	2a7e8 <dcngettext@plt+0x197c0>
   2a7d4:	bl	10f2c <__errno_location@plt>
   2a7d8:	mov	r3, #12
   2a7dc:	str	r3, [r0]
   2a7e0:	mov	r0, #0
   2a7e4:	pop	{r4, r5, r6, pc}
   2a7e8:	mul	r1, r5, r4
   2a7ec:	mov	r0, r6
   2a7f0:	pop	{r4, r5, r6, lr}
   2a7f4:	b	2a478 <dcngettext@plt+0x19450>
   2a7f8:	push	{lr}		; (str lr, [sp, #-4]!)
   2a7fc:	sub	sp, sp, #268	; 0x10c
   2a800:	add	r1, sp, #4
   2a804:	ldr	r2, [pc, #60]	; 2a848 <dcngettext@plt+0x19820>
   2a808:	bl	2a854 <dcngettext@plt+0x1982c>
   2a80c:	cmp	r0, #0
   2a810:	movne	r0, #0
   2a814:	bne	2a840 <dcngettext@plt+0x19818>
   2a818:	ldr	r1, [pc, #44]	; 2a84c <dcngettext@plt+0x19824>
   2a81c:	add	r0, sp, #4
   2a820:	bl	10db8 <strcmp@plt>
   2a824:	cmp	r0, #0
   2a828:	beq	2a840 <dcngettext@plt+0x19818>
   2a82c:	add	r0, sp, #4
   2a830:	ldr	r1, [pc, #24]	; 2a850 <dcngettext@plt+0x19828>
   2a834:	bl	10db8 <strcmp@plt>
   2a838:	adds	r0, r0, #0
   2a83c:	movne	r0, #1
   2a840:	add	sp, sp, #268	; 0x10c
   2a844:	pop	{pc}		; (ldr pc, [sp], #4)
   2a848:	andeq	r0, r0, r1, lsl #2
   2a84c:	andeq	ip, r2, r4, ror #2
   2a850:	andeq	ip, r2, r8, ror #2
   2a854:	push	{r4, r5, r6, lr}
   2a858:	mov	r5, r1
   2a85c:	mov	r1, #0
   2a860:	mov	r4, r2
   2a864:	bl	10fb0 <setlocale@plt>
   2a868:	subs	r6, r0, #0
   2a86c:	beq	2a8c8 <dcngettext@plt+0x198a0>
   2a870:	bl	10f14 <strlen@plt>
   2a874:	cmp	r4, r0
   2a878:	bhi	2a8b0 <dcngettext@plt+0x19888>
   2a87c:	cmp	r4, #0
   2a880:	bne	2a88c <dcngettext@plt+0x19864>
   2a884:	mov	r0, #34	; 0x22
   2a888:	pop	{r4, r5, r6, pc}
   2a88c:	sub	r4, r4, #1
   2a890:	mov	r1, r6
   2a894:	mov	r2, r4
   2a898:	mov	r0, r5
   2a89c:	bl	10df4 <memcpy@plt>
   2a8a0:	mov	r3, #0
   2a8a4:	strb	r3, [r5, r4]
   2a8a8:	mov	r0, #34	; 0x22
   2a8ac:	pop	{r4, r5, r6, pc}
   2a8b0:	add	r2, r0, #1
   2a8b4:	mov	r1, r6
   2a8b8:	mov	r0, r5
   2a8bc:	bl	10df4 <memcpy@plt>
   2a8c0:	mov	r0, #0
   2a8c4:	pop	{r4, r5, r6, pc}
   2a8c8:	cmp	r4, #0
   2a8cc:	beq	2a8dc <dcngettext@plt+0x198b4>
   2a8d0:	strb	r6, [r5]
   2a8d4:	mov	r0, #22
   2a8d8:	pop	{r4, r5, r6, pc}
   2a8dc:	mov	r0, #22
   2a8e0:	pop	{r4, r5, r6, pc}
   2a8e4:	mov	r1, #0
   2a8e8:	b	10fb0 <setlocale@plt>
   2a8ec:	subs	r2, r1, #1
   2a8f0:	bxeq	lr
   2a8f4:	bcc	2aacc <dcngettext@plt+0x19aa4>
   2a8f8:	cmp	r0, r1
   2a8fc:	bls	2aab0 <dcngettext@plt+0x19a88>
   2a900:	tst	r1, r2
   2a904:	beq	2aabc <dcngettext@plt+0x19a94>
   2a908:	clz	r3, r0
   2a90c:	clz	r2, r1
   2a910:	sub	r3, r2, r3
   2a914:	rsbs	r3, r3, #31
   2a918:	addne	r3, r3, r3, lsl #1
   2a91c:	mov	r2, #0
   2a920:	addne	pc, pc, r3, lsl #2
   2a924:	nop			; (mov r0, r0)
   2a928:	cmp	r0, r1, lsl #31
   2a92c:	adc	r2, r2, r2
   2a930:	subcs	r0, r0, r1, lsl #31
   2a934:	cmp	r0, r1, lsl #30
   2a938:	adc	r2, r2, r2
   2a93c:	subcs	r0, r0, r1, lsl #30
   2a940:	cmp	r0, r1, lsl #29
   2a944:	adc	r2, r2, r2
   2a948:	subcs	r0, r0, r1, lsl #29
   2a94c:	cmp	r0, r1, lsl #28
   2a950:	adc	r2, r2, r2
   2a954:	subcs	r0, r0, r1, lsl #28
   2a958:	cmp	r0, r1, lsl #27
   2a95c:	adc	r2, r2, r2
   2a960:	subcs	r0, r0, r1, lsl #27
   2a964:	cmp	r0, r1, lsl #26
   2a968:	adc	r2, r2, r2
   2a96c:	subcs	r0, r0, r1, lsl #26
   2a970:	cmp	r0, r1, lsl #25
   2a974:	adc	r2, r2, r2
   2a978:	subcs	r0, r0, r1, lsl #25
   2a97c:	cmp	r0, r1, lsl #24
   2a980:	adc	r2, r2, r2
   2a984:	subcs	r0, r0, r1, lsl #24
   2a988:	cmp	r0, r1, lsl #23
   2a98c:	adc	r2, r2, r2
   2a990:	subcs	r0, r0, r1, lsl #23
   2a994:	cmp	r0, r1, lsl #22
   2a998:	adc	r2, r2, r2
   2a99c:	subcs	r0, r0, r1, lsl #22
   2a9a0:	cmp	r0, r1, lsl #21
   2a9a4:	adc	r2, r2, r2
   2a9a8:	subcs	r0, r0, r1, lsl #21
   2a9ac:	cmp	r0, r1, lsl #20
   2a9b0:	adc	r2, r2, r2
   2a9b4:	subcs	r0, r0, r1, lsl #20
   2a9b8:	cmp	r0, r1, lsl #19
   2a9bc:	adc	r2, r2, r2
   2a9c0:	subcs	r0, r0, r1, lsl #19
   2a9c4:	cmp	r0, r1, lsl #18
   2a9c8:	adc	r2, r2, r2
   2a9cc:	subcs	r0, r0, r1, lsl #18
   2a9d0:	cmp	r0, r1, lsl #17
   2a9d4:	adc	r2, r2, r2
   2a9d8:	subcs	r0, r0, r1, lsl #17
   2a9dc:	cmp	r0, r1, lsl #16
   2a9e0:	adc	r2, r2, r2
   2a9e4:	subcs	r0, r0, r1, lsl #16
   2a9e8:	cmp	r0, r1, lsl #15
   2a9ec:	adc	r2, r2, r2
   2a9f0:	subcs	r0, r0, r1, lsl #15
   2a9f4:	cmp	r0, r1, lsl #14
   2a9f8:	adc	r2, r2, r2
   2a9fc:	subcs	r0, r0, r1, lsl #14
   2aa00:	cmp	r0, r1, lsl #13
   2aa04:	adc	r2, r2, r2
   2aa08:	subcs	r0, r0, r1, lsl #13
   2aa0c:	cmp	r0, r1, lsl #12
   2aa10:	adc	r2, r2, r2
   2aa14:	subcs	r0, r0, r1, lsl #12
   2aa18:	cmp	r0, r1, lsl #11
   2aa1c:	adc	r2, r2, r2
   2aa20:	subcs	r0, r0, r1, lsl #11
   2aa24:	cmp	r0, r1, lsl #10
   2aa28:	adc	r2, r2, r2
   2aa2c:	subcs	r0, r0, r1, lsl #10
   2aa30:	cmp	r0, r1, lsl #9
   2aa34:	adc	r2, r2, r2
   2aa38:	subcs	r0, r0, r1, lsl #9
   2aa3c:	cmp	r0, r1, lsl #8
   2aa40:	adc	r2, r2, r2
   2aa44:	subcs	r0, r0, r1, lsl #8
   2aa48:	cmp	r0, r1, lsl #7
   2aa4c:	adc	r2, r2, r2
   2aa50:	subcs	r0, r0, r1, lsl #7
   2aa54:	cmp	r0, r1, lsl #6
   2aa58:	adc	r2, r2, r2
   2aa5c:	subcs	r0, r0, r1, lsl #6
   2aa60:	cmp	r0, r1, lsl #5
   2aa64:	adc	r2, r2, r2
   2aa68:	subcs	r0, r0, r1, lsl #5
   2aa6c:	cmp	r0, r1, lsl #4
   2aa70:	adc	r2, r2, r2
   2aa74:	subcs	r0, r0, r1, lsl #4
   2aa78:	cmp	r0, r1, lsl #3
   2aa7c:	adc	r2, r2, r2
   2aa80:	subcs	r0, r0, r1, lsl #3
   2aa84:	cmp	r0, r1, lsl #2
   2aa88:	adc	r2, r2, r2
   2aa8c:	subcs	r0, r0, r1, lsl #2
   2aa90:	cmp	r0, r1, lsl #1
   2aa94:	adc	r2, r2, r2
   2aa98:	subcs	r0, r0, r1, lsl #1
   2aa9c:	cmp	r0, r1
   2aaa0:	adc	r2, r2, r2
   2aaa4:	subcs	r0, r0, r1
   2aaa8:	mov	r0, r2
   2aaac:	bx	lr
   2aab0:	moveq	r0, #1
   2aab4:	movne	r0, #0
   2aab8:	bx	lr
   2aabc:	clz	r2, r1
   2aac0:	rsb	r2, r2, #31
   2aac4:	lsr	r0, r0, r2
   2aac8:	bx	lr
   2aacc:	cmp	r0, #0
   2aad0:	mvnne	r0, #0
   2aad4:	b	2ad74 <dcngettext@plt+0x19d4c>
   2aad8:	cmp	r1, #0
   2aadc:	beq	2aacc <dcngettext@plt+0x19aa4>
   2aae0:	push	{r0, r1, lr}
   2aae4:	bl	2a8ec <dcngettext@plt+0x198c4>
   2aae8:	pop	{r1, r2, lr}
   2aaec:	mul	r3, r2, r0
   2aaf0:	sub	r1, r1, r3
   2aaf4:	bx	lr
   2aaf8:	cmp	r1, #0
   2aafc:	beq	2ad08 <dcngettext@plt+0x19ce0>
   2ab00:	eor	ip, r0, r1
   2ab04:	rsbmi	r1, r1, #0
   2ab08:	subs	r2, r1, #1
   2ab0c:	beq	2acd4 <dcngettext@plt+0x19cac>
   2ab10:	movs	r3, r0
   2ab14:	rsbmi	r3, r0, #0
   2ab18:	cmp	r3, r1
   2ab1c:	bls	2ace0 <dcngettext@plt+0x19cb8>
   2ab20:	tst	r1, r2
   2ab24:	beq	2acf0 <dcngettext@plt+0x19cc8>
   2ab28:	clz	r2, r3
   2ab2c:	clz	r0, r1
   2ab30:	sub	r2, r0, r2
   2ab34:	rsbs	r2, r2, #31
   2ab38:	addne	r2, r2, r2, lsl #1
   2ab3c:	mov	r0, #0
   2ab40:	addne	pc, pc, r2, lsl #2
   2ab44:	nop			; (mov r0, r0)
   2ab48:	cmp	r3, r1, lsl #31
   2ab4c:	adc	r0, r0, r0
   2ab50:	subcs	r3, r3, r1, lsl #31
   2ab54:	cmp	r3, r1, lsl #30
   2ab58:	adc	r0, r0, r0
   2ab5c:	subcs	r3, r3, r1, lsl #30
   2ab60:	cmp	r3, r1, lsl #29
   2ab64:	adc	r0, r0, r0
   2ab68:	subcs	r3, r3, r1, lsl #29
   2ab6c:	cmp	r3, r1, lsl #28
   2ab70:	adc	r0, r0, r0
   2ab74:	subcs	r3, r3, r1, lsl #28
   2ab78:	cmp	r3, r1, lsl #27
   2ab7c:	adc	r0, r0, r0
   2ab80:	subcs	r3, r3, r1, lsl #27
   2ab84:	cmp	r3, r1, lsl #26
   2ab88:	adc	r0, r0, r0
   2ab8c:	subcs	r3, r3, r1, lsl #26
   2ab90:	cmp	r3, r1, lsl #25
   2ab94:	adc	r0, r0, r0
   2ab98:	subcs	r3, r3, r1, lsl #25
   2ab9c:	cmp	r3, r1, lsl #24
   2aba0:	adc	r0, r0, r0
   2aba4:	subcs	r3, r3, r1, lsl #24
   2aba8:	cmp	r3, r1, lsl #23
   2abac:	adc	r0, r0, r0
   2abb0:	subcs	r3, r3, r1, lsl #23
   2abb4:	cmp	r3, r1, lsl #22
   2abb8:	adc	r0, r0, r0
   2abbc:	subcs	r3, r3, r1, lsl #22
   2abc0:	cmp	r3, r1, lsl #21
   2abc4:	adc	r0, r0, r0
   2abc8:	subcs	r3, r3, r1, lsl #21
   2abcc:	cmp	r3, r1, lsl #20
   2abd0:	adc	r0, r0, r0
   2abd4:	subcs	r3, r3, r1, lsl #20
   2abd8:	cmp	r3, r1, lsl #19
   2abdc:	adc	r0, r0, r0
   2abe0:	subcs	r3, r3, r1, lsl #19
   2abe4:	cmp	r3, r1, lsl #18
   2abe8:	adc	r0, r0, r0
   2abec:	subcs	r3, r3, r1, lsl #18
   2abf0:	cmp	r3, r1, lsl #17
   2abf4:	adc	r0, r0, r0
   2abf8:	subcs	r3, r3, r1, lsl #17
   2abfc:	cmp	r3, r1, lsl #16
   2ac00:	adc	r0, r0, r0
   2ac04:	subcs	r3, r3, r1, lsl #16
   2ac08:	cmp	r3, r1, lsl #15
   2ac0c:	adc	r0, r0, r0
   2ac10:	subcs	r3, r3, r1, lsl #15
   2ac14:	cmp	r3, r1, lsl #14
   2ac18:	adc	r0, r0, r0
   2ac1c:	subcs	r3, r3, r1, lsl #14
   2ac20:	cmp	r3, r1, lsl #13
   2ac24:	adc	r0, r0, r0
   2ac28:	subcs	r3, r3, r1, lsl #13
   2ac2c:	cmp	r3, r1, lsl #12
   2ac30:	adc	r0, r0, r0
   2ac34:	subcs	r3, r3, r1, lsl #12
   2ac38:	cmp	r3, r1, lsl #11
   2ac3c:	adc	r0, r0, r0
   2ac40:	subcs	r3, r3, r1, lsl #11
   2ac44:	cmp	r3, r1, lsl #10
   2ac48:	adc	r0, r0, r0
   2ac4c:	subcs	r3, r3, r1, lsl #10
   2ac50:	cmp	r3, r1, lsl #9
   2ac54:	adc	r0, r0, r0
   2ac58:	subcs	r3, r3, r1, lsl #9
   2ac5c:	cmp	r3, r1, lsl #8
   2ac60:	adc	r0, r0, r0
   2ac64:	subcs	r3, r3, r1, lsl #8
   2ac68:	cmp	r3, r1, lsl #7
   2ac6c:	adc	r0, r0, r0
   2ac70:	subcs	r3, r3, r1, lsl #7
   2ac74:	cmp	r3, r1, lsl #6
   2ac78:	adc	r0, r0, r0
   2ac7c:	subcs	r3, r3, r1, lsl #6
   2ac80:	cmp	r3, r1, lsl #5
   2ac84:	adc	r0, r0, r0
   2ac88:	subcs	r3, r3, r1, lsl #5
   2ac8c:	cmp	r3, r1, lsl #4
   2ac90:	adc	r0, r0, r0
   2ac94:	subcs	r3, r3, r1, lsl #4
   2ac98:	cmp	r3, r1, lsl #3
   2ac9c:	adc	r0, r0, r0
   2aca0:	subcs	r3, r3, r1, lsl #3
   2aca4:	cmp	r3, r1, lsl #2
   2aca8:	adc	r0, r0, r0
   2acac:	subcs	r3, r3, r1, lsl #2
   2acb0:	cmp	r3, r1, lsl #1
   2acb4:	adc	r0, r0, r0
   2acb8:	subcs	r3, r3, r1, lsl #1
   2acbc:	cmp	r3, r1
   2acc0:	adc	r0, r0, r0
   2acc4:	subcs	r3, r3, r1
   2acc8:	cmp	ip, #0
   2accc:	rsbmi	r0, r0, #0
   2acd0:	bx	lr
   2acd4:	teq	ip, r0
   2acd8:	rsbmi	r0, r0, #0
   2acdc:	bx	lr
   2ace0:	movcc	r0, #0
   2ace4:	asreq	r0, ip, #31
   2ace8:	orreq	r0, r0, #1
   2acec:	bx	lr
   2acf0:	clz	r2, r1
   2acf4:	rsb	r2, r2, #31
   2acf8:	cmp	ip, #0
   2acfc:	lsr	r0, r3, r2
   2ad00:	rsbmi	r0, r0, #0
   2ad04:	bx	lr
   2ad08:	cmp	r0, #0
   2ad0c:	mvngt	r0, #-2147483648	; 0x80000000
   2ad10:	movlt	r0, #-2147483648	; 0x80000000
   2ad14:	b	2ad74 <dcngettext@plt+0x19d4c>
   2ad18:	cmp	r1, #0
   2ad1c:	beq	2ad08 <dcngettext@plt+0x19ce0>
   2ad20:	push	{r0, r1, lr}
   2ad24:	bl	2ab00 <dcngettext@plt+0x19ad8>
   2ad28:	pop	{r1, r2, lr}
   2ad2c:	mul	r3, r2, r0
   2ad30:	sub	r1, r1, r3
   2ad34:	bx	lr
   2ad38:	cmp	r3, #0
   2ad3c:	cmpeq	r2, #0
   2ad40:	bne	2ad58 <dcngettext@plt+0x19d30>
   2ad44:	cmp	r1, #0
   2ad48:	cmpeq	r0, #0
   2ad4c:	mvnne	r1, #0
   2ad50:	mvnne	r0, #0
   2ad54:	b	2ad74 <dcngettext@plt+0x19d4c>
   2ad58:	sub	sp, sp, #8
   2ad5c:	push	{sp, lr}
   2ad60:	bl	2ad84 <dcngettext@plt+0x19d5c>
   2ad64:	ldr	lr, [sp, #4]
   2ad68:	add	sp, sp, #8
   2ad6c:	pop	{r2, r3}
   2ad70:	bx	lr
   2ad74:	push	{r1, lr}
   2ad78:	mov	r0, #8
   2ad7c:	bl	10da0 <raise@plt>
   2ad80:	pop	{r1, pc}
   2ad84:	cmp	r1, r3
   2ad88:	push	{r4, r5, r6, r7, r8, r9, lr}
   2ad8c:	cmpeq	r0, r2
   2ad90:	mov	r4, r0
   2ad94:	mov	r5, r1
   2ad98:	ldr	r9, [sp, #28]
   2ad9c:	movcc	r0, #0
   2ada0:	movcc	r1, #0
   2ada4:	bcc	2ae9c <dcngettext@plt+0x19e74>
   2ada8:	cmp	r3, #0
   2adac:	clzeq	ip, r2
   2adb0:	clzne	ip, r3
   2adb4:	addeq	ip, ip, #32
   2adb8:	cmp	r5, #0
   2adbc:	clzeq	r1, r4
   2adc0:	addeq	r1, r1, #32
   2adc4:	clzne	r1, r5
   2adc8:	sub	ip, ip, r1
   2adcc:	sub	lr, ip, #32
   2add0:	lsl	r7, r3, ip
   2add4:	rsb	r8, ip, #32
   2add8:	orr	r7, r7, r2, lsl lr
   2addc:	orr	r7, r7, r2, lsr r8
   2ade0:	lsl	r6, r2, ip
   2ade4:	cmp	r5, r7
   2ade8:	cmpeq	r4, r6
   2adec:	movcc	r0, #0
   2adf0:	movcc	r1, #0
   2adf4:	bcc	2ae10 <dcngettext@plt+0x19de8>
   2adf8:	mov	r3, #1
   2adfc:	subs	r4, r4, r6
   2ae00:	lsl	r1, r3, lr
   2ae04:	lsl	r0, r3, ip
   2ae08:	orr	r1, r1, r3, lsr r8
   2ae0c:	sbc	r5, r5, r7
   2ae10:	cmp	ip, #0
   2ae14:	beq	2ae9c <dcngettext@plt+0x19e74>
   2ae18:	lsrs	r3, r7, #1
   2ae1c:	rrx	r2, r6
   2ae20:	mov	r6, ip
   2ae24:	b	2ae48 <dcngettext@plt+0x19e20>
   2ae28:	subs	r4, r4, r2
   2ae2c:	sbc	r5, r5, r3
   2ae30:	adds	r4, r4, r4
   2ae34:	adc	r5, r5, r5
   2ae38:	adds	r4, r4, #1
   2ae3c:	adc	r5, r5, #0
   2ae40:	subs	r6, r6, #1
   2ae44:	beq	2ae64 <dcngettext@plt+0x19e3c>
   2ae48:	cmp	r5, r3
   2ae4c:	cmpeq	r4, r2
   2ae50:	bcs	2ae28 <dcngettext@plt+0x19e00>
   2ae54:	adds	r4, r4, r4
   2ae58:	adc	r5, r5, r5
   2ae5c:	subs	r6, r6, #1
   2ae60:	bne	2ae48 <dcngettext@plt+0x19e20>
   2ae64:	lsr	r6, r4, ip
   2ae68:	lsr	r7, r5, ip
   2ae6c:	orr	r6, r6, r5, lsl r8
   2ae70:	adds	r2, r0, r4
   2ae74:	orr	r6, r6, r5, lsr lr
   2ae78:	adc	r3, r1, r5
   2ae7c:	lsl	r1, r7, ip
   2ae80:	orr	r1, r1, r6, lsl lr
   2ae84:	lsl	r0, r6, ip
   2ae88:	orr	r1, r1, r6, lsr r8
   2ae8c:	subs	r0, r2, r0
   2ae90:	mov	r4, r6
   2ae94:	mov	r5, r7
   2ae98:	sbc	r1, r3, r1
   2ae9c:	cmp	r9, #0
   2aea0:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   2aea4:	strd	r4, [r9]
   2aea8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2aeac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2aeb0:	mov	r7, r0
   2aeb4:	ldr	r6, [pc, #72]	; 2af04 <dcngettext@plt+0x19edc>
   2aeb8:	ldr	r5, [pc, #72]	; 2af08 <dcngettext@plt+0x19ee0>
   2aebc:	add	r6, pc, r6
   2aec0:	add	r5, pc, r5
   2aec4:	sub	r6, r6, r5
   2aec8:	mov	r8, r1
   2aecc:	mov	r9, r2
   2aed0:	bl	10d5c <fdopen@plt-0x20>
   2aed4:	asrs	r6, r6, #2
   2aed8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2aedc:	mov	r4, #0
   2aee0:	add	r4, r4, #1
   2aee4:	ldr	r3, [r5], #4
   2aee8:	mov	r2, r9
   2aeec:	mov	r1, r8
   2aef0:	mov	r0, r7
   2aef4:	blx	r3
   2aef8:	cmp	r6, r4
   2aefc:	bne	2aee0 <dcngettext@plt+0x19eb8>
   2af00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2af04:	andeq	r2, r1, ip, asr #32
   2af08:	andeq	r2, r1, r4, asr #32
   2af0c:	bx	lr
   2af10:	ldr	r3, [pc, #12]	; 2af24 <dcngettext@plt+0x19efc>
   2af14:	mov	r1, #0
   2af18:	add	r3, pc, r3
   2af1c:	ldr	r2, [r3]
   2af20:	b	10f38 <__cxa_atexit@plt>
   2af24:	ldrdeq	r2, [r1], -ip

Disassembly of section .fini:

0002af28 <.fini>:
   2af28:	push	{r3, lr}
   2af2c:	pop	{r3, pc}
