--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120824 paths analyzed, 1200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  32.938ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/uh/BOARD_PORT_13 (SLICE_X19Y88.CE), 426 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/PC_PORT_13 (FF)
  Destination:          ethernet/uh/BOARD_PORT_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.469ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/PC_PORT_13 to ethernet/uh/BOARD_PORT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y78.XQ      Tcko                  0.515   ethernet/dh/PC_PORT<13>
                                                       ethernet/dh/PC_PORT_13
    SLICE_X14Y78.F4      net (fanout=2)        1.451   ethernet/dh/PC_PORT<13>
    SLICE_X14Y78.X       Tilo                  0.660   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
                                                       ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
    SLICE_X14Y77.F2      net (fanout=1)        0.314   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
    SLICE_X14Y77.X       Tilo                  0.660   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
                                                       ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
    SLICE_X24Y61.G1      net (fanout=2)        2.159   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
    SLICE_X24Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X19Y88.CE      net (fanout=19)       1.703   ethernet/uh/_n0059_inv
    SLICE_X19Y88.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<13>
                                                       ethernet/uh/BOARD_PORT_13
    -------------------------------------------------  ---------------------------
    Total                                     16.469ns (4.958ns logic, 11.511ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/PC_MAC_43 (FF)
  Destination:          ethernet/uh/BOARD_PORT_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.344ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/PC_MAC_43 to ethernet/uh/BOARD_PORT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.XQ      Tcko                  0.514   ethernet/PC_MAC<43>
                                                       ethernet/dh/PC_MAC_43
    SLICE_X41Y56.F1      net (fanout=4)        1.474   ethernet/PC_MAC<43>
    SLICE_X41Y56.COUT    Topcyf                1.011   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_lut<6>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<6>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
    SLICE_X41Y57.CIN     net (fanout=1)        0.000   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
    SLICE_X41Y57.COUT    Tbyp                  0.103   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<8>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
    SLICE_X41Y58.CIN     net (fanout=1)        0.000   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
    SLICE_X41Y58.COUT    Tbyp                  0.103   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<10>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
    SLICE_X32Y44.F1      net (fanout=2)        1.349   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
    SLICE_X32Y44.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket49
                                                       ethernet/dh/isNotAValidPacket49
    SLICE_X24Y61.F2      net (fanout=1)        1.100   ethernet/dh/isNotAValidPacket49
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X19Y88.CE      net (fanout=19)       1.703   ethernet/uh/_n0059_inv
    SLICE_X19Y88.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<13>
                                                       ethernet/uh/BOARD_PORT_13
    -------------------------------------------------  ---------------------------
    Total                                     16.344ns (4.854ns logic, 11.490ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_PORT_4 (FF)
  Destination:          ethernet/uh/BOARD_PORT_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.165ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_PORT_4 to ethernet/uh/BOARD_PORT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y84.YQ      Tcko                  0.511   ethernet/dh/BOARD_PORT<5>
                                                       ethernet/dh/BOARD_PORT_4
    SLICE_X17Y85.F2      net (fanout=2)        1.128   ethernet/dh/BOARD_PORT<4>
    SLICE_X17Y85.X       Tilo                  0.612   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
                                                       ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
    SLICE_X19Y78.G2      net (fanout=1)        0.802   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
    SLICE_X19Y78.Y       Tilo                  0.612   ethernet/dh/isNotAValidPacket2
                                                       ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>28
    SLICE_X19Y78.F3      net (fanout=2)        0.037   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>28
    SLICE_X19Y78.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket2
                                                       ethernet/dh/isNotAValidPacket2
    SLICE_X24Y61.G2      net (fanout=1)        1.141   ethernet/dh/isNotAValidPacket2
    SLICE_X24Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X19Y88.CE      net (fanout=19)       1.703   ethernet/uh/_n0059_inv
    SLICE_X19Y88.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<13>
                                                       ethernet/uh/BOARD_PORT_13
    -------------------------------------------------  ---------------------------
    Total                                     16.165ns (5.470ns logic, 10.695ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/uh/BOARD_PORT_12 (SLICE_X19Y88.CE), 426 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/PC_PORT_13 (FF)
  Destination:          ethernet/uh/BOARD_PORT_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.469ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/PC_PORT_13 to ethernet/uh/BOARD_PORT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y78.XQ      Tcko                  0.515   ethernet/dh/PC_PORT<13>
                                                       ethernet/dh/PC_PORT_13
    SLICE_X14Y78.F4      net (fanout=2)        1.451   ethernet/dh/PC_PORT<13>
    SLICE_X14Y78.X       Tilo                  0.660   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
                                                       ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
    SLICE_X14Y77.F2      net (fanout=1)        0.314   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
    SLICE_X14Y77.X       Tilo                  0.660   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
                                                       ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
    SLICE_X24Y61.G1      net (fanout=2)        2.159   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
    SLICE_X24Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X19Y88.CE      net (fanout=19)       1.703   ethernet/uh/_n0059_inv
    SLICE_X19Y88.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<13>
                                                       ethernet/uh/BOARD_PORT_12
    -------------------------------------------------  ---------------------------
    Total                                     16.469ns (4.958ns logic, 11.511ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/PC_MAC_43 (FF)
  Destination:          ethernet/uh/BOARD_PORT_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.344ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/PC_MAC_43 to ethernet/uh/BOARD_PORT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.XQ      Tcko                  0.514   ethernet/PC_MAC<43>
                                                       ethernet/dh/PC_MAC_43
    SLICE_X41Y56.F1      net (fanout=4)        1.474   ethernet/PC_MAC<43>
    SLICE_X41Y56.COUT    Topcyf                1.011   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_lut<6>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<6>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
    SLICE_X41Y57.CIN     net (fanout=1)        0.000   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
    SLICE_X41Y57.COUT    Tbyp                  0.103   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<8>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
    SLICE_X41Y58.CIN     net (fanout=1)        0.000   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
    SLICE_X41Y58.COUT    Tbyp                  0.103   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<10>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
    SLICE_X32Y44.F1      net (fanout=2)        1.349   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
    SLICE_X32Y44.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket49
                                                       ethernet/dh/isNotAValidPacket49
    SLICE_X24Y61.F2      net (fanout=1)        1.100   ethernet/dh/isNotAValidPacket49
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X19Y88.CE      net (fanout=19)       1.703   ethernet/uh/_n0059_inv
    SLICE_X19Y88.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<13>
                                                       ethernet/uh/BOARD_PORT_12
    -------------------------------------------------  ---------------------------
    Total                                     16.344ns (4.854ns logic, 11.490ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_PORT_4 (FF)
  Destination:          ethernet/uh/BOARD_PORT_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.165ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_PORT_4 to ethernet/uh/BOARD_PORT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y84.YQ      Tcko                  0.511   ethernet/dh/BOARD_PORT<5>
                                                       ethernet/dh/BOARD_PORT_4
    SLICE_X17Y85.F2      net (fanout=2)        1.128   ethernet/dh/BOARD_PORT<4>
    SLICE_X17Y85.X       Tilo                  0.612   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
                                                       ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
    SLICE_X19Y78.G2      net (fanout=1)        0.802   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
    SLICE_X19Y78.Y       Tilo                  0.612   ethernet/dh/isNotAValidPacket2
                                                       ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>28
    SLICE_X19Y78.F3      net (fanout=2)        0.037   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>28
    SLICE_X19Y78.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket2
                                                       ethernet/dh/isNotAValidPacket2
    SLICE_X24Y61.G2      net (fanout=1)        1.141   ethernet/dh/isNotAValidPacket2
    SLICE_X24Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X19Y88.CE      net (fanout=19)       1.703   ethernet/uh/_n0059_inv
    SLICE_X19Y88.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<13>
                                                       ethernet/uh/BOARD_PORT_12
    -------------------------------------------------  ---------------------------
    Total                                     16.165ns (5.470ns logic, 10.695ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/uh/BOARD_PORT_7 (SLICE_X16Y83.CE), 426 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/PC_PORT_13 (FF)
  Destination:          ethernet/uh/BOARD_PORT_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.226ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (1.941 - 1.943)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/PC_PORT_13 to ethernet/uh/BOARD_PORT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y78.XQ      Tcko                  0.515   ethernet/dh/PC_PORT<13>
                                                       ethernet/dh/PC_PORT_13
    SLICE_X14Y78.F4      net (fanout=2)        1.451   ethernet/dh/PC_PORT<13>
    SLICE_X14Y78.X       Tilo                  0.660   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
                                                       ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
    SLICE_X14Y77.F2      net (fanout=1)        0.314   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>5
    SLICE_X14Y77.X       Tilo                  0.660   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
                                                       ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
    SLICE_X24Y61.G1      net (fanout=2)        2.159   ethernet/dh/PC_PORT[15]_PWR_16_o_equal_10_o<15>28
    SLICE_X24Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X16Y83.CE      net (fanout=19)       1.460   ethernet/uh/_n0059_inv
    SLICE_X16Y83.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<7>
                                                       ethernet/uh/BOARD_PORT_7
    -------------------------------------------------  ---------------------------
    Total                                     16.226ns (4.958ns logic, 11.268ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/PC_MAC_43 (FF)
  Destination:          ethernet/uh/BOARD_PORT_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.101ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/PC_MAC_43 to ethernet/uh/BOARD_PORT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.XQ      Tcko                  0.514   ethernet/PC_MAC<43>
                                                       ethernet/dh/PC_MAC_43
    SLICE_X41Y56.F1      net (fanout=4)        1.474   ethernet/PC_MAC<43>
    SLICE_X41Y56.COUT    Topcyf                1.011   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_lut<6>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<6>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
    SLICE_X41Y57.CIN     net (fanout=1)        0.000   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<7>
    SLICE_X41Y57.COUT    Tbyp                  0.103   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<8>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
    SLICE_X41Y58.CIN     net (fanout=1)        0.000   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<9>
    SLICE_X41Y58.COUT    Tbyp                  0.103   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<10>
                                                       ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
    SLICE_X32Y44.F1      net (fanout=2)        1.349   ethernet/dh/PC_MAC[47]_PWR_16_o_equal_4_o<47>_wg_cy<11>
    SLICE_X32Y44.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket49
                                                       ethernet/dh/isNotAValidPacket49
    SLICE_X24Y61.F2      net (fanout=1)        1.100   ethernet/dh/isNotAValidPacket49
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X16Y83.CE      net (fanout=19)       1.460   ethernet/uh/_n0059_inv
    SLICE_X16Y83.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<7>
                                                       ethernet/uh/BOARD_PORT_7
    -------------------------------------------------  ---------------------------
    Total                                     16.101ns (4.854ns logic, 11.247ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_PORT_4 (FF)
  Destination:          ethernet/uh/BOARD_PORT_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.922ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_PORT_4 to ethernet/uh/BOARD_PORT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y84.YQ      Tcko                  0.511   ethernet/dh/BOARD_PORT<5>
                                                       ethernet/dh/BOARD_PORT_4
    SLICE_X17Y85.F2      net (fanout=2)        1.128   ethernet/dh/BOARD_PORT<4>
    SLICE_X17Y85.X       Tilo                  0.612   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
                                                       ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
    SLICE_X19Y78.G2      net (fanout=1)        0.802   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>18
    SLICE_X19Y78.Y       Tilo                  0.612   ethernet/dh/isNotAValidPacket2
                                                       ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>28
    SLICE_X19Y78.F3      net (fanout=2)        0.037   ethernet/dh/BOARD_PORT[15]_PWR_16_o_equal_8_o<15>28
    SLICE_X19Y78.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket2
                                                       ethernet/dh/isNotAValidPacket2
    SLICE_X24Y61.G2      net (fanout=1)        1.141   ethernet/dh/isNotAValidPacket2
    SLICE_X24Y61.Y       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket12
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X12Y75.F4      net (fanout=112)      4.104   ethernet/local_reset_summary
    SLICE_X12Y75.X       Tilo                  0.660   ethernet/uh/_n0059_inv
                                                       ethernet/uh/_n0059_inv1
    SLICE_X16Y83.CE      net (fanout=19)       1.460   ethernet/uh/_n0059_inv
    SLICE_X16Y83.CLK     Tceck                 0.483   ethernet/input_BOARD_PORT<7>
                                                       ethernet/uh/BOARD_PORT_7
    -------------------------------------------------  ---------------------------
    Total                                     15.922ns (5.470ns logic, 10.452ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9 (SLICE_X1Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.XQ        Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<9>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    SLICE_X1Y8.BX        net (fanout=1)        0.310   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<9>
    SLICE_X1Y8.CLK       Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<9>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X6Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y2.XQ        Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    SLICE_X6Y2.BX        net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<3>
    SLICE_X6Y2.CLK       Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (SLICE_X4Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y0.XQ        Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    SLICE_X4Y1.BX        net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<5>
    SLICE_X4Y1.CLK       Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2212 paths analyzed, 827 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.723ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ (SLICE_X17Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_imi_01/CS_reg (FF)
  Destination:          U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.068 - 0.073)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_imi_01/CS_reg to U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.XQ      Tcko                  0.514   adc_imi_01/CS_reg
                                                       adc_imi_01/CS_reg
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.750   adc_imi_01/CS_reg
    BUFGMUX_X2Y1.O       Tgi0o                 1.457   adc_imi_01/CS_reg_BUFG
                                                       adc_imi_01/CS_reg_BUFG.GCLKMUX
                                                       adc_imi_01/CS_reg_BUFG
    SLICE_X17Y67.BY      net (fanout=39)       2.683   acp_data_clock1
    SLICE_X17Y67.CLK     Tdick                 0.314   U_ila_pro_0/U0/iDATA<19>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[18].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (2.285ns logic, 4.433ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point BTN_strob (SLICE_X19Y55.BY), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_WEST_f (FF)
  Destination:          BTN_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.867ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.074 - 0.133)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_WEST_f to BTN_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D18.IQ1              Tiockiq               0.442   BTN_WEST
                                                       BTN_WEST_f
    SLICE_X18Y57.F2      net (fanout=3)        3.405   BTN_WEST_f
    SLICE_X18Y57.X       Tilo                  0.660   BTN_WEST_f_BTN_strob_AND_41_o
                                                       BTN_WEST_f_BTN_strob_AND_41_o1
    SLICE_X19Y55.BY      net (fanout=2)        0.407   BTN_WEST_f_BTN_strob_AND_41_o
    SLICE_X19Y55.CLK     Tsrck                 0.953   BTN_strob
                                                       BTN_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (2.055ns logic, 3.812ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_WEST_ff (FF)
  Destination:          BTN_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.016 - 0.037)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_WEST_ff to BTN_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y58.YQ      Tcko                  0.511   BTN_WEST_ff
                                                       BTN_WEST_ff
    SLICE_X18Y57.F1      net (fanout=2)        1.011   BTN_WEST_ff
    SLICE_X18Y57.X       Tilo                  0.660   BTN_WEST_f_BTN_strob_AND_41_o
                                                       BTN_WEST_f_BTN_strob_AND_41_o1
    SLICE_X19Y55.BY      net (fanout=2)        0.407   BTN_WEST_f_BTN_strob_AND_41_o
    SLICE_X19Y55.CLK     Tsrck                 0.953   BTN_strob
                                                       BTN_strob
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (2.124ns logic, 1.418ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_strob (FF)
  Destination:          BTN_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_strob to BTN_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.XQ      Tcko                  0.514   BTN_strob
                                                       BTN_strob
    SLICE_X18Y57.F3      net (fanout=5)        0.454   BTN_strob
    SLICE_X18Y57.X       Tilo                  0.660   BTN_WEST_f_BTN_strob_AND_41_o
                                                       BTN_WEST_f_BTN_strob_AND_41_o1
    SLICE_X19Y55.BY      net (fanout=2)        0.407   BTN_WEST_f_BTN_strob_AND_41_o
    SLICE_X19Y55.CLK     Tsrck                 0.953   BTN_strob
                                                       BTN_strob
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (2.127ns logic, 0.861ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_strob (SLICE_X19Y55.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_counter_27 (FF)
  Destination:          BTN_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.055 - 0.060)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_counter_27 to BTN_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.YQ      Tcko                  0.567   BTN_counter<26>
                                                       BTN_counter_27
    SLICE_X13Y51.G1      net (fanout=3)        1.923   BTN_counter<27>
    SLICE_X13Y51.COUT    Topcyg                0.871   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<3>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_lut<3>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<3>
    SLICE_X13Y52.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<3>
    SLICE_X13Y52.COUT    Tbyp                  0.103   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<4>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
    SLICE_X13Y53.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
    SLICE_X13Y53.COUT    Tbyp                  0.103   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<6>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
    SLICE_X13Y54.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
    SLICE_X13Y54.XB      Tcinxb                0.352   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
    SLICE_X19Y55.SR      net (fanout=1)        1.014   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
    SLICE_X19Y55.CLK     Tsrck                 0.794   BTN_strob
                                                       BTN_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (2.790ns logic, 2.937ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_counter_28 (FF)
  Destination:          BTN_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.055 - 0.058)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_counter_28 to BTN_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y62.XQ      Tcko                  0.515   BTN_counter<28>
                                                       BTN_counter_28
    SLICE_X13Y52.F2      net (fanout=3)        1.164   BTN_counter<28>
    SLICE_X13Y52.COUT    Topcyf                1.011   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_lut<4>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<4>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
    SLICE_X13Y53.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
    SLICE_X13Y53.COUT    Tbyp                  0.103   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<6>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
    SLICE_X13Y54.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
    SLICE_X13Y54.XB      Tcinxb                0.352   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
    SLICE_X19Y55.SR      net (fanout=1)        1.014   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
    SLICE_X19Y55.CLK     Tsrck                 0.794   BTN_strob
                                                       BTN_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (2.775ns logic, 2.178ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_counter_25 (FF)
  Destination:          BTN_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.055 - 0.060)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_counter_25 to BTN_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y60.YQ      Tcko                  0.567   BTN_counter<24>
                                                       BTN_counter_25
    SLICE_X13Y50.G4      net (fanout=3)        1.037   BTN_counter<25>
    SLICE_X13Y50.COUT    Topcyg                0.871   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<1>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_lut<1>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<1>
    SLICE_X13Y51.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<1>
    SLICE_X13Y51.COUT    Tbyp                  0.103   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<3>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<2>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<3>
    SLICE_X13Y52.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<3>
    SLICE_X13Y52.COUT    Tbyp                  0.103   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<4>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
    SLICE_X13Y53.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<5>
    SLICE_X13Y53.COUT    Tbyp                  0.103   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<6>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
    SLICE_X13Y54.CIN     net (fanout=1)        0.000   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<7>
    SLICE_X13Y54.XB      Tcinxb                0.352   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
                                                       BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
    SLICE_X19Y55.SR      net (fanout=1)        1.014   BTN_strob_BTN_counter[31]_AND_42_o_wg_cy<8>
    SLICE_X19Y55.CLK     Tsrck                 0.794   BTN_strob
                                                       BTN_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (2.893ns logic, 2.051ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X0Y2.DIB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.048 - 0.051)
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.XQ       Tcko                  0.412   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<25>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF
    RAMB16_X0Y2.DIB3     net (fanout=1)        0.231   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<25>
    RAMB16_X0Y2.CLKB     Tbckd       (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.302ns logic, 0.231ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X0Y6.DIB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.052 - 0.058)
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.YQ       Tcko                  0.454   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<23>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF
    RAMB16_X0Y6.DIB2     net (fanout=1)        0.212   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<22>
    RAMB16_X0Y6.CLKB     Tbckd       (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.344ns logic, 0.212ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X0Y4.DIB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.059 - 0.060)
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.YQ       Tcko                  0.454   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<29>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF
    RAMB16_X0Y4.DIB3     net (fanout=1)        0.231   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<28>
    RAMB16_X0Y4.CLKB     Tbckd       (-Th)     0.110   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.344ns logic, 0.231ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B/CLKB
  Location pin: RAMB16_X0Y7.CLKB
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B/CLKB
  Location pin: RAMB16_X0Y7.CLKB
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15310 paths analyzed, 1532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.303ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/EOA (SLICE_X46Y53.SR), 427 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_5 (FF)
  Destination:          ethernet/aa/EOA (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.292ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (1.930 - 1.941)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_5 to ethernet/aa/EOA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.514   ethernet/input_BOARD_IP<5>
                                                       ethernet/ap/BOARD_IP_reg_5
    SLICE_X27Y14.F4      net (fanout=2)        0.886   ethernet/input_BOARD_IP<5>
    SLICE_X27Y14.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X47Y18.G3      net (fanout=112)      1.025   ethernet/local_reset_summary
    SLICE_X47Y18.Y       Tilo                  0.612   ethernet/aa/_n0431
                                                       ethernet/aa/_n04311
    SLICE_X46Y53.SR      net (fanout=5)        1.907   ethernet/aa/_n0431
    SLICE_X46Y53.CLK     Tsrck                 0.794   ethernet/aa/EOA
                                                       ethernet/aa/EOA
    -------------------------------------------------  ---------------------------
    Total                                     14.292ns (6.189ns logic, 8.103ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_8 (FF)
  Destination:          ethernet/aa/EOA (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.159ns (Levels of Logic = 11)
  Clock Path Skew:      -0.011ns (1.930 - 1.941)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_8 to ethernet/aa/EOA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.XQ      Tcko                  0.514   ethernet/input_BOARD_IP<8>
                                                       ethernet/ap/BOARD_IP_reg_8
    SLICE_X27Y15.F2      net (fanout=2)        0.856   ethernet/input_BOARD_IP<8>
    SLICE_X27Y15.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X47Y18.G3      net (fanout=112)      1.025   ethernet/local_reset_summary
    SLICE_X47Y18.Y       Tilo                  0.612   ethernet/aa/_n0431
                                                       ethernet/aa/_n04311
    SLICE_X46Y53.SR      net (fanout=5)        1.907   ethernet/aa/_n0431
    SLICE_X46Y53.CLK     Tsrck                 0.794   ethernet/aa/EOA
                                                       ethernet/aa/EOA
    -------------------------------------------------  ---------------------------
    Total                                     14.159ns (6.086ns logic, 8.073ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_1 (FF)
  Destination:          ethernet/aa/EOA (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.969ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (1.930 - 1.955)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_1 to ethernet/aa/EOA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y12.XQ      Tcko                  0.515   ethernet/input_BOARD_IP<1>
                                                       ethernet/ap/BOARD_IP_reg_1
    SLICE_X27Y13.F2      net (fanout=2)        0.459   ethernet/input_BOARD_IP<1>
    SLICE_X27Y13.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
    SLICE_X27Y14.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X47Y18.G3      net (fanout=112)      1.025   ethernet/local_reset_summary
    SLICE_X47Y18.Y       Tilo                  0.612   ethernet/aa/_n0431
                                                       ethernet/aa/_n04311
    SLICE_X46Y53.SR      net (fanout=5)        1.907   ethernet/aa/_n0431
    SLICE_X46Y53.CLK     Tsrck                 0.794   ethernet/aa/EOA
                                                       ethernet/aa/EOA
    -------------------------------------------------  ---------------------------
    Total                                     13.969ns (6.293ns logic, 7.676ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/dataout_0 (SLICE_X48Y18.CE), 426 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_5 (FF)
  Destination:          ethernet/aa/dataout_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.634ns (Levels of Logic = 12)
  Clock Path Skew:      -0.010ns (1.931 - 1.941)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_5 to ethernet/aa/dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.514   ethernet/input_BOARD_IP<5>
                                                       ethernet/ap/BOARD_IP_reg_5
    SLICE_X27Y14.F4      net (fanout=2)        0.886   ethernet/input_BOARD_IP<5>
    SLICE_X27Y14.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X44Y14.G4      net (fanout=112)      1.524   ethernet/local_reset_summary
    SLICE_X44Y14.Y       Tilo                  0.660   ethernet/aa/_n0575_inv
                                                       ethernet/aa/_n0575_inv1
    SLICE_X48Y18.CE      net (fanout=4)        1.013   ethernet/aa/_n0575_inv
    SLICE_X48Y18.CLK     Tceck                 0.483   e_tx_d_0_OBUF
                                                       ethernet/aa/dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     13.634ns (5.926ns logic, 7.708ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_8 (FF)
  Destination:          ethernet/aa/dataout_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.501ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (1.931 - 1.941)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_8 to ethernet/aa/dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.XQ      Tcko                  0.514   ethernet/input_BOARD_IP<8>
                                                       ethernet/ap/BOARD_IP_reg_8
    SLICE_X27Y15.F2      net (fanout=2)        0.856   ethernet/input_BOARD_IP<8>
    SLICE_X27Y15.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X44Y14.G4      net (fanout=112)      1.524   ethernet/local_reset_summary
    SLICE_X44Y14.Y       Tilo                  0.660   ethernet/aa/_n0575_inv
                                                       ethernet/aa/_n0575_inv1
    SLICE_X48Y18.CE      net (fanout=4)        1.013   ethernet/aa/_n0575_inv
    SLICE_X48Y18.CLK     Tceck                 0.483   e_tx_d_0_OBUF
                                                       ethernet/aa/dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     13.501ns (5.823ns logic, 7.678ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_1 (FF)
  Destination:          ethernet/aa/dataout_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.311ns (Levels of Logic = 13)
  Clock Path Skew:      -0.024ns (1.931 - 1.955)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_1 to ethernet/aa/dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y12.XQ      Tcko                  0.515   ethernet/input_BOARD_IP<1>
                                                       ethernet/ap/BOARD_IP_reg_1
    SLICE_X27Y13.F2      net (fanout=2)        0.459   ethernet/input_BOARD_IP<1>
    SLICE_X27Y13.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
    SLICE_X27Y14.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X44Y14.G4      net (fanout=112)      1.524   ethernet/local_reset_summary
    SLICE_X44Y14.Y       Tilo                  0.660   ethernet/aa/_n0575_inv
                                                       ethernet/aa/_n0575_inv1
    SLICE_X48Y18.CE      net (fanout=4)        1.013   ethernet/aa/_n0575_inv
    SLICE_X48Y18.CLK     Tceck                 0.483   e_tx_d_0_OBUF
                                                       ethernet/aa/dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     13.311ns (6.030ns logic, 7.281ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/dataout_1 (SLICE_X49Y19.CE), 426 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_5 (FF)
  Destination:          ethernet/aa/dataout_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.631ns (Levels of Logic = 12)
  Clock Path Skew:      -0.010ns (1.931 - 1.941)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_5 to ethernet/aa/dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.514   ethernet/input_BOARD_IP<5>
                                                       ethernet/ap/BOARD_IP_reg_5
    SLICE_X27Y14.F4      net (fanout=2)        0.886   ethernet/input_BOARD_IP<5>
    SLICE_X27Y14.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X44Y14.G4      net (fanout=112)      1.524   ethernet/local_reset_summary
    SLICE_X44Y14.Y       Tilo                  0.660   ethernet/aa/_n0575_inv
                                                       ethernet/aa/_n0575_inv1
    SLICE_X49Y19.CE      net (fanout=4)        1.010   ethernet/aa/_n0575_inv
    SLICE_X49Y19.CLK     Tceck                 0.483   e_tx_d_1_OBUF
                                                       ethernet/aa/dataout_1
    -------------------------------------------------  ---------------------------
    Total                                     13.631ns (5.926ns logic, 7.705ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_8 (FF)
  Destination:          ethernet/aa/dataout_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.498ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (1.931 - 1.941)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_8 to ethernet/aa/dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.XQ      Tcko                  0.514   ethernet/input_BOARD_IP<8>
                                                       ethernet/ap/BOARD_IP_reg_8
    SLICE_X27Y15.F2      net (fanout=2)        0.856   ethernet/input_BOARD_IP<8>
    SLICE_X27Y15.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X44Y14.G4      net (fanout=112)      1.524   ethernet/local_reset_summary
    SLICE_X44Y14.Y       Tilo                  0.660   ethernet/aa/_n0575_inv
                                                       ethernet/aa/_n0575_inv1
    SLICE_X49Y19.CE      net (fanout=4)        1.010   ethernet/aa/_n0575_inv
    SLICE_X49Y19.CLK     Tceck                 0.483   e_tx_d_1_OBUF
                                                       ethernet/aa/dataout_1
    -------------------------------------------------  ---------------------------
    Total                                     13.498ns (5.823ns logic, 7.675ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/BOARD_IP_reg_1 (FF)
  Destination:          ethernet/aa/dataout_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.308ns (Levels of Logic = 13)
  Clock Path Skew:      -0.024ns (1.931 - 1.955)
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/BOARD_IP_reg_1 to ethernet/aa/dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y12.XQ      Tcko                  0.515   ethernet/input_BOARD_IP<1>
                                                       ethernet/ap/BOARD_IP_reg_1
    SLICE_X27Y13.F2      net (fanout=2)        0.459   ethernet/input_BOARD_IP<1>
    SLICE_X27Y13.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_lut<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<0>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<1>
    SLICE_X27Y14.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<2>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<3>
    SLICE_X27Y15.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<4>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<5>
    SLICE_X27Y16.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<6>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<7>
    SLICE_X27Y17.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<8>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<9>
    SLICE_X27Y18.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<11>
    SLICE_X27Y19.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<13>
    SLICE_X27Y20.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.G1      net (fanout=1)        1.554   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_26_o_cy<15>
    SLICE_X26Y43.Y       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket20
    SLICE_X26Y43.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket23
                                                       ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.F1      net (fanout=1)        0.951   ethernet/dh/isNotAValidPacket23
    SLICE_X24Y61.X       Tilo                  0.660   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket61
    SLICE_X32Y31.G1      net (fanout=1)        1.760   ethernet/local_reset_signal_3
    SLICE_X32Y31.Y       Tilo                  0.660   ethernet/aa/Reset_OR_DriverANDClockEnable
                                                       ethernet/local_reset_summary1
    SLICE_X44Y14.G4      net (fanout=112)      1.524   ethernet/local_reset_summary
    SLICE_X44Y14.Y       Tilo                  0.660   ethernet/aa/_n0575_inv
                                                       ethernet/aa/_n0575_inv1
    SLICE_X49Y19.CE      net (fanout=4)        1.010   ethernet/aa/_n0575_inv
    SLICE_X49Y19.CLK     Tceck                 0.483   e_tx_d_1_OBUF
                                                       ethernet/aa/dataout_1
    -------------------------------------------------  ---------------------------
    Total                                     13.308ns (6.030ns logic, 7.278ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_gen[12].Shift_5 (SLICE_X48Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/gen[22].Shift_5 (FF)
  Destination:          ethernet/aa/Mshreg_gen[12].Shift_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.058 - 0.060)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/gen[22].Shift_5 to ethernet/aa/Mshreg_gen[12].Shift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y41.XQ      Tcko                  0.412   ethernet/aa/gen[22].Shift<5>
                                                       ethernet/aa/gen[22].Shift_5
    SLICE_X48Y40.BX      net (fanout=1)        0.329   ethernet/aa/gen[22].Shift<5>
    SLICE_X48Y40.CLK     Tdh         (-Th)     0.130   ethernet/aa/gen[12].Shift_51
                                                       ethernet/aa/Mshreg_gen[12].Shift_5
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.282ns logic, 0.329ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_gen[14].Shift_1 (SLICE_X66Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/gen[18].Shift_1 (FF)
  Destination:          ethernet/aa/Mshreg_gen[14].Shift_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.053 - 0.051)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/gen[18].Shift_1 to ethernet/aa/Mshreg_gen[14].Shift_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y20.YQ      Tcko                  0.454   ethernet/aa/gen[18].Shift<2>
                                                       ethernet/aa/gen[18].Shift_1
    SLICE_X66Y21.BY      net (fanout=1)        0.329   ethernet/aa/gen[18].Shift<1>
    SLICE_X66Y21.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_gen[14].Shift_1
                                                       ethernet/aa/Mshreg_gen[14].Shift_1
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.344ns logic, 0.329ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_gen[12].Shift_4 (SLICE_X48Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/gen[22].Shift_4 (FF)
  Destination:          ethernet/aa/Mshreg_gen[12].Shift_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.058 - 0.060)
  Source Clock:         clk_dv rising at 40.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/gen[22].Shift_4 to ethernet/aa/Mshreg_gen[12].Shift_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y41.YQ      Tcko                  0.454   ethernet/aa/gen[22].Shift<5>
                                                       ethernet/aa/gen[22].Shift_4
    SLICE_X48Y40.BY      net (fanout=1)        0.330   ethernet/aa/gen[22].Shift<4>
    SLICE_X48Y40.CLK     Tdh         (-Th)     0.110   ethernet/aa/gen[12].Shift_51
                                                       ethernet/aa/Mshreg_gen[12].Shift_4
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.344ns logic, 0.330ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: ethernet/dh/input_mac_verified_ft/CLK
  Logical resource: ethernet/dh/input_mac_verified_ft/CK
  Location pin: SLICE_X30Y44.CLK
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: ethernet/dh/input_mac_verified_ft/CLK
  Logical resource: ethernet/dh/input_mac_verified_ft/CK
  Location pin: SLICE_X30Y44.CLK
  Clock network: clk_dv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 497 paths analyzed, 243 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.197ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A (RAMB16_X0Y0.WEA), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_ft (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          24.000ns
  Data Path Delay:      6.197ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 16.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_ft to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.YQ       Tcko                  0.511   ethernet/fte/ena_ft
                                                       ethernet/fte/ena_ft
    SLICE_X24Y1.F1       net (fanout=6)        0.570   ethernet/fte/ena_ft
    SLICE_X24Y1.X        Tilo                  0.660   ethernet/input_8bit_init_ena
                                                       ethernet/fte/ren1
    SLICE_X23Y9.G1       net (fanout=10)       0.902   ethernet/input_8bit_init_ena
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y0.WEA      net (fanout=21)       1.852   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y0.CLKA     Tbwck                 1.090   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (2.873ns logic, 3.324ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/state (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          24.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 16.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/state to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y0.YQ       Tcko                  0.567   ethernet/fte/state
                                                       ethernet/fte/state
    SLICE_X24Y1.F2       net (fanout=2)        0.422   ethernet/fte/state
    SLICE_X24Y1.X        Tilo                  0.660   ethernet/input_8bit_init_ena
                                                       ethernet/fte/ren1
    SLICE_X23Y9.G1       net (fanout=10)       0.902   ethernet/input_8bit_init_ena
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y0.WEA      net (fanout=21)       1.852   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y0.CLKA     Tbwck                 1.090   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (2.929ns logic, 3.176ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.XQ       Tcko                  0.514   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y9.G4       net (fanout=1)        0.314   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y0.WEA      net (fanout=21)       1.852   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y0.CLKA     Tbwck                 1.090   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (2.216ns logic, 2.166ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 (SLICE_X12Y5.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_ft (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      5.097ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.086 - 0.096)
  Source Clock:         e_rx_clk_BUFGP falling at 16.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_ft to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.YQ       Tcko                  0.511   ethernet/fte/ena_ft
                                                       ethernet/fte/ena_ft
    SLICE_X24Y1.F1       net (fanout=6)        0.570   ethernet/fte/ena_ft
    SLICE_X24Y1.X        Tilo                  0.660   ethernet/input_8bit_init_ena
                                                       ethernet/fte/ren1
    SLICE_X23Y9.G1       net (fanout=10)       0.902   ethernet/input_8bit_init_ena
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y5.CE       net (fanout=21)       1.359   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y5.CLK      Tceck                 0.483   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (2.266ns logic, 2.831ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/state (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.086 - 0.087)
  Source Clock:         e_rx_clk_BUFGP falling at 16.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/state to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y0.YQ       Tcko                  0.567   ethernet/fte/state
                                                       ethernet/fte/state
    SLICE_X24Y1.F2       net (fanout=2)        0.422   ethernet/fte/state
    SLICE_X24Y1.X        Tilo                  0.660   ethernet/input_8bit_init_ena
                                                       ethernet/fte/ren1
    SLICE_X23Y9.G1       net (fanout=10)       0.902   ethernet/input_8bit_init_ena
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y5.CE       net (fanout=21)       1.359   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y5.CLK      Tceck                 0.483   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (2.322ns logic, 2.683ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.XQ       Tcko                  0.514   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y9.G4       net (fanout=1)        0.314   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y5.CE       net (fanout=21)       1.359   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y5.CLK      Tceck                 0.483   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.609ns logic, 1.673ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (SLICE_X12Y5.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_ft (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      5.097ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.086 - 0.096)
  Source Clock:         e_rx_clk_BUFGP falling at 16.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_ft to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.YQ       Tcko                  0.511   ethernet/fte/ena_ft
                                                       ethernet/fte/ena_ft
    SLICE_X24Y1.F1       net (fanout=6)        0.570   ethernet/fte/ena_ft
    SLICE_X24Y1.X        Tilo                  0.660   ethernet/input_8bit_init_ena
                                                       ethernet/fte/ren1
    SLICE_X23Y9.G1       net (fanout=10)       0.902   ethernet/input_8bit_init_ena
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y5.CE       net (fanout=21)       1.359   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y5.CLK      Tceck                 0.483   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (2.266ns logic, 2.831ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/state (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (FF)
  Requirement:          24.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.086 - 0.087)
  Source Clock:         e_rx_clk_BUFGP falling at 16.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/state to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y0.YQ       Tcko                  0.567   ethernet/fte/state
                                                       ethernet/fte/state
    SLICE_X24Y1.F2       net (fanout=2)        0.422   ethernet/fte/state
    SLICE_X24Y1.X        Tilo                  0.660   ethernet/input_8bit_init_ena
                                                       ethernet/fte/ren1
    SLICE_X23Y9.G1       net (fanout=10)       0.902   ethernet/input_8bit_init_ena
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y5.CE       net (fanout=21)       1.359   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y5.CLK      Tceck                 0.483   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (2.322ns logic, 2.683ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.XQ       Tcko                  0.514   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y9.G4       net (fanout=1)        0.314   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y9.Y        Tilo                  0.612   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y5.CE       net (fanout=21)       1.359   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y5.CLK      Tceck                 0.483   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.609ns logic, 1.673ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (SLICE_X17Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.018 - 0.025)
  Source Clock:         e_rx_clk_BUFGP rising at 40.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    SLICE_X17Y5.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<7>
    SLICE_X17Y5.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/dataout_7 (SLICE_X23Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fte/datastorage_7 (FF)
  Destination:          ethernet/fte/dataout_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fte/datastorage_7 to ethernet/fte/dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.XQ       Tcko                  0.412   ethernet/fte/datastorage<7>
                                                       ethernet/fte/datastorage_7
    SLICE_X23Y0.BX       net (fanout=2)        0.353   ethernet/fte/datastorage<7>
    SLICE_X23Y0.CLK      Tckdi       (-Th)    -0.080   ethernet/input_8bit_init<7>
                                                       ethernet/fte/dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.492ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X29Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.038 - 0.034)
  Source Clock:         e_rx_clk_BUFGP rising at 40.000ns
  Destination Clock:    e_rx_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y9.YQ       Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3
    SLICE_X29Y8.BY       net (fanout=1)        0.329   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3
    SLICE_X29Y8.CLK      Tckdi       (-Th)    -0.117   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.526ns logic, 0.329ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X26Y79.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.977ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.977ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X35Y70.F2      net (fanout=1)        0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X35Y70.X       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y73.G2      net (fanout=2)        0.625   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y73.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X26Y73.G2      net (fanout=1)        0.344   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X26Y73.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X26Y79.F1      net (fanout=1)        0.573   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X26Y79.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O50
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (4.034ns logic, 1.943ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X34Y71.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.394ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X35Y70.F2      net (fanout=1)        0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X35Y70.X       Tilo                  0.612   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X34Y71.BY      net (fanout=2)        0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y71.CLK     Tdick                 0.333   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (1.591ns logic, 0.803ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X35Y70.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.775ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.YQ      Tcklo                 0.646   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X35Y70.F2      net (fanout=1)        0.401   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X35Y70.CLK     Tfck                  0.728   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (1.374ns logic, 0.401ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X35Y70.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.286ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X35Y70.F2      net (fanout=1)        0.321   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X35Y70.CLK     Tckf        (-Th)    -0.448   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.965ns logic, 0.321ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X34Y71.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.782ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X35Y70.F2      net (fanout=1)        0.321   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X35Y70.X       Tilo                  0.490   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X34Y71.BY      net (fanout=2)        0.322   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X34Y71.CLK     Tckdi       (-Th)    -0.132   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (1.139ns logic, 0.643ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X26Y79.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.648ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.648ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y70.YQ      Tcklo                 0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X35Y70.F2      net (fanout=1)        0.321   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X35Y70.X       Tilo                  0.490   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y73.G2      net (fanout=2)        0.500   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y73.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X26Y73.G2      net (fanout=1)        0.275   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X26Y73.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X26Y79.F1      net (fanout=1)        0.458   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X26Y79.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O50
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (3.094ns logic, 1.554ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X34Y70.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.422ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.422ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y81.F4      net (fanout=2)        0.378   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X53Y81.X       Tilo                  0.612   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y70.G1      net (fanout=13)       1.970   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y70.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X34Y70.CLK     net (fanout=4)        0.291   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (1.783ns logic, 2.639ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.290ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.290ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.XQ      Tcko                  0.515   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X44Y77.F1      net (fanout=5)        1.093   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X44Y77.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y70.G3      net (fanout=13)       1.071   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X36Y70.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X34Y70.CLK     net (fanout=4)        0.291   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (1.835ns logic, 2.455ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.216ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.216ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X44Y77.F2      net (fanout=5)        1.023   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X44Y77.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y70.G3      net (fanout=13)       1.071   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X36Y70.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X34Y70.CLK     net (fanout=4)        0.291   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (1.831ns logic, 2.385ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.384ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y91.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y91.BY      net (fanout=7)        0.484   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X64Y91.CLK     Tdick                 0.333   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.900ns logic, 0.484ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y91.YQ      Tcko                  0.454   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y91.BY      net (fanout=7)        0.388   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X64Y91.CLK     Tckdi       (-Th)    -0.132   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.586ns logic, 0.388ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     13.446ns|            0|            0|            0|       138346|
| pll_1/CLK0_BUF                |     20.000ns|      6.000ns|      8.235ns|            0|            0|            0|       120824|
|  pll_2/CLKDV_BUF              |     80.000ns|     32.938ns|          N/A|            0|            0|       120824|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      6.723ns|          N/A|            0|            0|         2212|            0|
| pll_1/CLKDV_BUF               |     40.000ns|     14.303ns|          N/A|            0|            0|        15310|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.904|    7.691|    6.162|    4.176|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |    4.382|    6.197|         |    5.358|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 138858 paths, 0 nets, and 5668 connections

Design statistics:
   Minimum period:  32.938ns{1}   (Maximum frequency:  30.360MHz)
   Maximum path delay from/to any node:   1.384ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 09 16:14:18 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



