vendor_name = ModelSim
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/maquinaEstadosUnidadControl/fsm_control.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/maquinaEstadosUnidadControl/db/fsm_control.cbx.xml
design_name = FSM_Control
instance = comp, \state[0]~output\, state[0]~output, FSM_Control, 1
instance = comp, \state[1]~output\, state[1]~output, FSM_Control, 1
instance = comp, \clk~input\, clk~input, FSM_Control, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, FSM_Control, 1
instance = comp, \reset~input\, reset~input, FSM_Control, 1
instance = comp, \current_state.WRITEBACK\, current_state.WRITEBACK, FSM_Control, 1
instance = comp, \current_state.FETCH~0\, current_state.FETCH~0, FSM_Control, 1
instance = comp, \current_state.FETCH\, current_state.FETCH, FSM_Control, 1
instance = comp, \current_state.DECODE~0\, current_state.DECODE~0, FSM_Control, 1
instance = comp, \current_state.DECODE\, current_state.DECODE, FSM_Control, 1
instance = comp, \current_state.EXECUTE\, current_state.EXECUTE, FSM_Control, 1
instance = comp, \current_state.FETCH~DUPLICATE\, current_state.FETCH~DUPLICATE, FSM_Control, 1
instance = comp, \state~3\, state~3, FSM_Control, 1
instance = comp, \current_state.DECODE~DUPLICATE\, current_state.DECODE~DUPLICATE, FSM_Control, 1
instance = comp, \state~4\, state~4, FSM_Control, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, FSM_Control, 1
