Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 21 20:07:58 2021
| Host         : LAPTOP-VINCENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GuessTheSequence_timing_summary_routed.rpt -pb GuessTheSequence_timing_summary_routed.pb -rpx GuessTheSequence_timing_summary_routed.rpx -warn_on_violation
| Design       : GuessTheSequence
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (242)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (107)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: Operativa/PLY/TM/divisore_fre/clockfx_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Operativa/VS/TIM/divisore_fre/clockfx_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Operativa/VS/score/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Operativa/VS/score/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Operativa/VS/score/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Operativa/VS/score/count_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: Operativa/VS/vel/lv_man/clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (242)
--------------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.077        0.000                      0                 1124        0.190        0.000                      0                 1124        4.500        0.000                       0                   473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.077        0.000                      0                  923        0.190        0.000                      0                  923        4.500        0.000                       0                   473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.926        0.000                      0                  201        0.499        0.000                      0                  201  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.952ns (17.520%)  route 4.482ns (82.480%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          1.059    10.760    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.603    15.026    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.429    14.837    Operativa/PLY/CMP/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.952ns (17.520%)  route 4.482ns (82.480%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          1.059    10.760    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.603    15.026    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[11]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.429    14.837    Operativa/PLY/CMP/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.952ns (17.520%)  route 4.482ns (82.480%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          1.059    10.760    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.603    15.026    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.429    14.837    Operativa/PLY/CMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.952ns (17.520%)  route 4.482ns (82.480%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          1.059    10.760    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.603    15.026    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  Operativa/PLY/CMP/count_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.429    14.837    Operativa/PLY/CMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.952ns (17.848%)  route 4.382ns (82.152%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          0.959    10.661    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.604    15.027    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[0]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y52          FDRE (Setup_fdre_C_R)       -0.429    14.838    Operativa/PLY/CMP/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.952ns (17.848%)  route 4.382ns (82.152%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          0.959    10.661    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.604    15.027    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[1]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y52          FDRE (Setup_fdre_C_R)       -0.429    14.838    Operativa/PLY/CMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.952ns (17.848%)  route 4.382ns (82.152%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          0.959    10.661    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.604    15.027    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[2]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y52          FDRE (Setup_fdre_C_R)       -0.429    14.838    Operativa/PLY/CMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.952ns (17.848%)  route 4.382ns (82.152%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          0.959    10.661    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.604    15.027    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  Operativa/PLY/CMP/count_reg[3]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y52          FDRE (Setup_fdre_C_R)       -0.429    14.838    Operativa/PLY/CMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.952ns (17.821%)  route 4.390ns (82.179%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          0.967    10.669    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.603    15.026    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[16]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y56          FDRE (Setup_fdre_C_R)       -0.429    14.862    Operativa/PLY/CMP/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 Operativa/PLY/CMP/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.952ns (17.821%)  route 4.390ns (82.179%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.724     5.327    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Operativa/PLY/CMP/count_reg[18]/Q
                         net (fo=3, routed)           1.475     7.258    Operativa/PLY/CMP/count_reg_n_0_[18]
    SLICE_X8Y58          LUT4 (Prop_lut4_I0_O)        0.124     7.382 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9/O
                         net (fo=1, routed)           0.689     8.072    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_9_n_0
    SLICE_X8Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.196 f  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3/O
                         net (fo=1, routed)           0.821     9.017    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124     9.141 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2/O
                         net (fo=4, routed)           0.437     9.578    Operativa/PLY/CMP/FSM_onehot_stato_corrente[2]_i_2_n_0
    SLICE_X8Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.702 r  Operativa/PLY/CMP/count[31]_i_1/O
                         net (fo=32, routed)          0.967    10.669    Operativa/PLY/CMP/count[31]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.603    15.026    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  Operativa/PLY/CMP/count_reg[17]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y56          FDRE (Setup_fdre_C_R)       -0.429    14.862    Operativa/PLY/CMP/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  4.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Operativa/PLY/DB/btn_gen[0].BTN_g/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/BI/last_btn_dw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.599     1.518    Operativa/PLY/DB/btn_gen[0].BTN_g/clock_in_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  Operativa/PLY/DB/btn_gen[0].BTN_g/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Operativa/PLY/DB/btn_gen[0].BTN_g/CLEARED_BTN_reg/Q
                         net (fo=6, routed)           0.108     1.767    Operativa/PLY/DB/btn_gen[0].BTN_g/CLEARED_BTN_reg_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  Operativa/PLY/DB/btn_gen[0].BTN_g/last_btn_dw_i_1/O
                         net (fo=1, routed)           0.000     1.812    Operativa/PLY/BI/last_btn_dw_reg_0
    SLICE_X4Y63          FDRE                                         r  Operativa/PLY/BI/last_btn_dw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.869     2.034    Operativa/PLY/BI/clock_in_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  Operativa/PLY/BI/last_btn_dw_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.091     1.622    Operativa/PLY/BI/last_btn_dw_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Controllo/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controllo/FSM_onehot_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.205%)  route 0.093ns (30.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  Controllo/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.093     1.749    Controllo/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  Controllo/FSM_onehot_stato_corrente[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    Controllo/FSM_onehot_stato_corrente[2]_i_1__0_n_0
    SLICE_X9Y60          FDRE                                         r  Controllo/FSM_onehot_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.844     2.009    Controllo/clock_in_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  Controllo/FSM_onehot_stato_corrente_reg[2]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.091     1.596    Controllo/FSM_onehot_stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.574     1.493    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[0]/Q
                         net (fo=3, routed)           0.094     1.752    Operativa/PLY/DB/btn_gen[0].BTN_g/FSM_onehot_stato_corrente_reg[1]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  Operativa/PLY/DB/btn_gen[0].BTN_g/FSM_onehot_stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[1]_0
    SLICE_X9Y59          FDRE                                         r  Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/PLY/CMP/clock_in_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[1]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.092     1.598    Operativa/PLY/CMP/FSM_onehot_stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Operativa/VS/random_data/lsfr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.575     1.494    Operativa/VS/random_data/clock_in_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  Operativa/VS/random_data/lsfr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Operativa/VS/random_data/lsfr_reg[4]/Q
                         net (fo=2, routed)           0.124     1.783    Operativa/VS/flipflopD/Q[4]
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[4]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X11Y57         FDCE (Hold_fdce_C_D)         0.072     1.581    Operativa/VS/flipflopD/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Operativa/VS/random_data/lsfr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.575     1.494    Operativa/VS/random_data/clock_in_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  Operativa/VS/random_data/lsfr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Operativa/VS/random_data/lsfr_reg[2]/Q
                         net (fo=2, routed)           0.124     1.782    Operativa/VS/flipflopD/Q[2]
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X11Y57         FDCE (Hold_fdce_C_D)         0.066     1.575    Operativa/VS/flipflopD/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Operativa/PLY/TM/divisore_fre/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/PLY/TM/divisore_fre/clockfx_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.565     1.484    Operativa/PLY/TM/divisore_fre/clock_in_IBUF_BUFG
    SLICE_X11Y78         FDCE                                         r  Operativa/PLY/TM/divisore_fre/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  Operativa/PLY/TM/divisore_fre/counter_reg[25]/Q
                         net (fo=3, routed)           0.127     1.753    Operativa/PLY/TM/divisore_fre/counter[25]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  Operativa/PLY/TM/divisore_fre/clockfx_i_1__4/O
                         net (fo=1, routed)           0.000     1.798    Operativa/PLY/TM/divisore_fre/clockfx
    SLICE_X11Y77         FDCE                                         r  Operativa/PLY/TM/divisore_fre/clockfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.833     1.998    Operativa/PLY/TM/divisore_fre/clock_in_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  Operativa/PLY/TM/divisore_fre/clockfx_reg/C
                         clock pessimism             -0.500     1.497    
    SLICE_X11Y77         FDCE (Hold_fdce_C_D)         0.091     1.588    Operativa/PLY/TM/divisore_fre/clockfx_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Operativa/VS/random_data/lsfr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/random_data/lsfr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.575     1.494    Operativa/VS/random_data/clock_in_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  Operativa/VS/random_data/lsfr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Operativa/VS/random_data/lsfr_reg[1]/Q
                         net (fo=3, routed)           0.106     1.765    Operativa/VS/lsfr[1]
    SLICE_X11Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  Operativa/VS/lsfr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Operativa/VS/random_data/D[0]
    SLICE_X11Y56         FDSE                                         r  Operativa/VS/random_data/lsfr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.846     2.011    Operativa/VS/random_data/clock_in_IBUF_BUFG
    SLICE_X11Y56         FDSE                                         r  Operativa/VS/random_data/lsfr_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X11Y56         FDSE (Hold_fdse_C_D)         0.091     1.598    Operativa/VS/random_data/lsfr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Operativa/VS/random_data/lsfr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.575     1.494    Operativa/VS/random_data/clock_in_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  Operativa/VS/random_data/lsfr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Operativa/VS/random_data/lsfr_reg[1]/Q
                         net (fo=3, routed)           0.135     1.794    Operativa/VS/flipflopD/Q[1]
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[1]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X11Y57         FDCE (Hold_fdce_C_D)         0.070     1.579    Operativa/VS/flipflopD/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Operativa/VS/random_data/lsfr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.469%)  route 0.156ns (52.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.575     1.494    Operativa/VS/random_data/clock_in_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  Operativa/VS/random_data/lsfr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Operativa/VS/random_data/lsfr_reg[7]/Q
                         net (fo=2, routed)           0.156     1.791    Operativa/VS/flipflopD/Q[7]
    SLICE_X10Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[7]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X10Y57         FDCE (Hold_fdce_C_D)         0.063     1.572    Operativa/VS/flipflopD/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Controllo/en_result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/dsp_contr/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.609%)  route 0.183ns (46.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/en_result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  Controllo/en_result_reg/Q
                         net (fo=47, routed)          0.183     1.840    Operativa/PLY/CMP/en_result_temp
    SLICE_X10Y61         LUT4 (Prop_lut4_I2_O)        0.048     1.888 r  Operativa/PLY/CMP/output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Operativa/VS/dsp_contr/output_reg[39]_0[1]
    SLICE_X10Y61         FDRE                                         r  Operativa/VS/dsp_contr/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.844     2.009    Operativa/VS/dsp_contr/clock_in_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  Operativa/VS/dsp_contr/output_reg[2]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.131     1.660    Operativa/VS/dsp_contr/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     BTND/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     BTND/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     Controllo/en_result_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y60     Controllo/en_shift_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     Controllo/reset_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     Controllo/rstSH_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y63     Operativa/PLY/BI/last_btn_dw_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y63     Operativa/PLY/BI/last_btn_dx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y62     Operativa/PLY/BI/last_btn_sx_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    Operativa/VS/random_data/lsfr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56    Operativa/VS/random_data/lsfr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56    Operativa/VS/random_data/lsfr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56    Operativa/VS/random_data/lsfr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56    Operativa/VS/random_data/lsfr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    Operativa/VS/random_data/lsfr_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    Operativa/VS/random_data/lsfr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    Operativa/VS/random_data/lsfr_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     Operativa/VS/vel/div1/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     Operativa/VS/vel/div1/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     Operativa/PLY/DB/btn_gen[1].BTN_g/BTN_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    Operativa/VS/vel/div3/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    Operativa/VS/vel/div3/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    Operativa/VS/vel/div3/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     Operativa/PLY/DB/btn_gen[3].BTN_g/deb.count_reg[25]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.478ns (10.660%)  route 4.006ns (89.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         4.006     9.731    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y74          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.588    15.011    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[21]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.577    14.657    Operativa/VS/vel/div2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.478ns (10.660%)  route 4.006ns (89.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         4.006     9.731    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y74          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.588    15.011    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[22]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.577    14.657    Operativa/VS/vel/div2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.478ns (10.660%)  route 4.006ns (89.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         4.006     9.731    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y74          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.588    15.011    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[23]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.577    14.657    Operativa/VS/vel/div2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.478ns (10.660%)  route 4.006ns (89.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         4.006     9.731    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y74          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.588    15.011    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[24]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.577    14.657    Operativa/VS/vel/div2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.478ns (11.008%)  route 3.864ns (88.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         3.864     9.589    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y73          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.590    15.013    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[17]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.577    14.659    Operativa/VS/vel/div2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.478ns (11.008%)  route 3.864ns (88.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         3.864     9.589    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y73          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.590    15.013    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[18]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.577    14.659    Operativa/VS/vel/div2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.478ns (11.008%)  route 3.864ns (88.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         3.864     9.589    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y73          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.590    15.013    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[19]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.577    14.659    Operativa/VS/vel/div2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.478ns (11.008%)  route 3.864ns (88.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         3.864     9.589    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y73          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.590    15.013    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[20]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.577    14.659    Operativa/VS/vel/div2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.478ns (11.407%)  route 3.713ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         3.713     9.437    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y72          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.591    15.014    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[13]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.577    14.660    Operativa/VS/vel/div2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/vel/div2/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.478ns (11.407%)  route 3.713ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.644     5.247    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.478     5.725 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         3.713     9.437    Operativa/VS/vel/div2/reset_out_temp
    SLICE_X0Y72          FDCE                                         f  Operativa/VS/vel/div2/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.591    15.014    Operativa/VS/vel/div2/clock_in_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  Operativa/VS/vel/div2/counter_reg[14]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.577    14.660    Operativa/VS/vel/div2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X10Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[0]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.410    Operativa/VS/flipflopD/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X10Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[5]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.410    Operativa/VS/flipflopD/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X10Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[6]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.410    Operativa/VS/flipflopD/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X10Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[7]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y57         FDCE (Remov_fdce_C_CLR)     -0.120     1.410    Operativa/VS/flipflopD/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X11Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[1]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.385    Operativa/VS/flipflopD/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X11Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[2]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.385    Operativa/VS/flipflopD/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X11Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[3]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.385    Operativa/VS/flipflopD/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/flipflopD/data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.462%)  route 0.269ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.269     1.910    Operativa/VS/flipflopD/reset_out_temp
    SLICE_X11Y57         FDCE                                         f  Operativa/VS/flipflopD/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.845     2.010    Operativa/VS/flipflopD/clock_in_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  Operativa/VS/flipflopD/data_reg[4]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y57         FDCE (Remov_fdce_C_CLR)     -0.145     1.385    Operativa/VS/flipflopD/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/score/topscore_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.148ns (27.749%)  route 0.385ns (72.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.385     2.026    Operativa/VS/score/reset_out_temp
    SLICE_X10Y64         FDCE                                         f  Operativa/VS/score/topscore_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.841     2.006    Operativa/VS/score/clock_in_IBUF_BUFG
    SLICE_X10Y64         FDCE                                         r  Operativa/VS/score/topscore_reg/C
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.120     1.406    Operativa/VS/score/topscore_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Controllo/reset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operativa/VS/score/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.148ns (22.521%)  route 0.509ns (77.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.573     1.492    Controllo/clock_in_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  Controllo/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.640 f  Controllo/reset_out_reg/Q
                         net (fo=316, routed)         0.509     2.150    Operativa/VS/score/reset_out_temp
    SLICE_X10Y66         FDCE                                         f  Operativa/VS/score/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.839     2.004    Operativa/VS/score/clock_in_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  Operativa/VS/score/count_reg[0]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y66         FDCE (Remov_fdce_C_CLR)     -0.120     1.404    Operativa/VS/score/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.745    





