// Seed: 4082708045
macromodule module_0;
  assign id_1 = {1};
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output wor id_2,
    input tri1 id_3,
    output wire id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri id_11
);
  always begin : LABEL_0
    id_1 = id_3;
  end
  module_0 modCall_1 ();
  wire id_13;
  wire id_14;
  assign id_0 = 1;
  assign id_4 = 1 * 1 != 1;
endmodule
