// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/24/2024 14:03:14"

// 
// Device: Altera 5M240ZT100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MemoriaRAM_fpga (
	addr_i,
	clk_i,
	rst_i,
	dato_write_i,
	rden_i,
	wren_i,
	salida_o,
	daenable_o);
input 	[3:0] addr_i;
input 	clk_i;
input 	rst_i;
input 	[3:0] dato_write_i;
input 	rden_i;
input 	wren_i;
output 	[0:6] salida_o;
output 	daenable_o;

// Design Ports Information
// addr_i[1]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_i[0]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_i[3]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_i[2]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rden_i	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dato_write_i[0]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wren_i	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_i	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dato_write_i[1]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dato_write_i[2]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dato_write_i[3]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_i	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// salida_o[6]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// salida_o[5]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// salida_o[4]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// salida_o[3]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// salida_o[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// salida_o[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// salida_o[0]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// daenable_o	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MemoriaRAM_v.sdo");
// synopsys translate_on

wire \memRam|RAM~36_regout ;
wire \memRam|RAM~44_regout ;
wire \memRam|RAM~20_regout ;
wire \memRam|RAM~4_regout ;
wire \memRam|RAM~12_regout ;
wire \memRam|RAM~52_regout ;
wire \memRam|RAM~41_regout ;
wire \memRam|RAM~25_regout ;
wire \memRam|RAM~29_regout ;
wire \memRam|RAM~45_regout ;
wire \memRam|RAM~22_regout ;
wire \memRam|RAM~26_regout ;
wire \memRam|RAM~54_regout ;
wire \memRam|RAM~58_regout ;
wire \memRam|RAM~39_regout ;
wire \memRam|RAM~55_regout ;
wire \memRam|RAM~43_regout ;
wire \memRam|RAM~35_regout ;
wire \memRam|RAM~47_regout ;
wire \memRam|RAM~63_regout ;
wire \DF|clk_o~regout ;
wire \DF|Equal0~0 ;
wire \DF|Equal0~1 ;
wire \DF|Equal0~2 ;
wire \DF|Equal0~3 ;
wire \DF|Equal0~4_combout ;
wire \DF|Equal0~5 ;
wire \DF|Equal0~6 ;
wire \DF|Equal0~7 ;
wire \DF|Equal0~8 ;
wire \DF|Equal0~9_combout ;
wire \DF|Add0~0_combout ;
wire \DF|Add0~7 ;
wire \DF|Add0~5_combout ;
wire \DF|Add0~12 ;
wire \DF|Add0~12COUT1_232 ;
wire \DF|Add0~10_combout ;
wire \DF|Add0~17 ;
wire \DF|Add0~17COUT1_230 ;
wire \DF|Add0~15_combout ;
wire \DF|Add0~22 ;
wire \DF|Add0~22COUT1_228 ;
wire \DF|Add0~20_combout ;
wire \DF|Add0~27 ;
wire \DF|Add0~27COUT1_226 ;
wire \DF|Add0~25_combout ;
wire \DF|Add0~32 ;
wire \DF|Add0~30_combout ;
wire \DF|Add0~37 ;
wire \DF|Add0~37COUT1_224 ;
wire \DF|Add0~35_combout ;
wire \DF|Add0~42 ;
wire \DF|Add0~42COUT1_222 ;
wire \DF|Add0~40_combout ;
wire \DF|Add0~47 ;
wire \DF|Add0~47COUT1_220 ;
wire \DF|Add0~45_combout ;
wire \DF|Add0~52 ;
wire \DF|Add0~52COUT1_218 ;
wire \DF|Add0~50_combout ;
wire \DF|Add0~57 ;
wire \DF|Add0~55_combout ;
wire \DF|Add0~62 ;
wire \DF|Add0~62COUT1_212 ;
wire \DF|Add0~60_combout ;
wire \DF|Add0~67 ;
wire \DF|Add0~67COUT1_210 ;
wire \DF|Add0~65_combout ;
wire \DF|Add0~72 ;
wire \DF|Add0~72COUT1_216 ;
wire \DF|Add0~70_combout ;
wire \DF|Add0~77 ;
wire \DF|Add0~77COUT1_214 ;
wire \DF|Add0~75_combout ;
wire \DF|Add0~82 ;
wire \DF|Add0~80_combout ;
wire \DF|Add0~87 ;
wire \DF|Add0~87COUT1_208 ;
wire \DF|Add0~85_combout ;
wire \DF|Add0~92 ;
wire \DF|Add0~92COUT1_204 ;
wire \DF|Add0~90_combout ;
wire \DF|Add0~97 ;
wire \DF|Add0~97COUT1_206 ;
wire \DF|Add0~95_combout ;
wire \DF|Add0~102 ;
wire \DF|Add0~102COUT1_202 ;
wire \DF|Add0~100_combout ;
wire \DF|Add0~107 ;
wire \DF|Add0~105_combout ;
wire \DF|Add0~112 ;
wire \DF|Add0~112COUT1_200 ;
wire \DF|Add0~110_combout ;
wire \DF|Add0~117 ;
wire \DF|Add0~117COUT1_198 ;
wire \DF|Add0~115_combout ;
wire \DF|Add0~122 ;
wire \DF|Add0~122COUT1_196 ;
wire \DF|Add0~120_combout ;
wire \DF|Add0~127 ;
wire \DF|Add0~127COUT1_192 ;
wire \DF|Add0~125_combout ;
wire \DF|Add0~132 ;
wire \DF|Add0~132COUT1_194 ;
wire \DF|Add0~130_combout ;
wire \DF|Add0~137 ;
wire \DF|Add0~135_combout ;
wire \DF|Add0~142 ;
wire \DF|Add0~142COUT1_190 ;
wire \DF|Add0~140_combout ;
wire \DF|Add0~147 ;
wire \DF|Add0~147COUT1_188 ;
wire \DF|Add0~145_combout ;
wire \DF|Add0~152 ;
wire \DF|Add0~152COUT1_186 ;
wire \DF|Add0~150_combout ;
wire \DF|Add0~157 ;
wire \DF|Add0~155_combout ;
wire \clk_i~combout ;
wire \rst_i~combout ;
wire \wren_i~combout ;
wire \memRam|RAM~126_combout ;
wire \memRam|RAM~127_combout ;
wire \memRam|RAM~14_regout ;
wire \memRam|RAM~120_combout ;
wire \memRam|RAM~121_combout ;
wire \memRam|RAM~10_regout ;
wire \memRam|RAM~124_combout ;
wire \memRam|RAM~125_combout ;
wire \memRam|RAM~2_regout ;
wire \memRam|RAM~88_combout ;
wire \memRam|RAM~122_combout ;
wire \memRam|RAM~123_combout ;
wire \memRam|RAM~6_regout ;
wire \memRam|RAM~89_combout ;
wire \memRam|RAM~110_combout ;
wire \memRam|RAM~111_combout ;
wire \memRam|RAM~46_regout ;
wire \memRam|RAM~106_combout ;
wire \memRam|RAM~107_combout ;
wire \memRam|RAM~38_regout ;
wire \memRam|RAM~104_combout ;
wire \memRam|RAM~105_combout ;
wire \memRam|RAM~42_regout ;
wire \memRam|RAM~108_combout ;
wire \memRam|RAM~109_combout ;
wire \memRam|RAM~34_regout ;
wire \memRam|RAM~86_combout ;
wire \memRam|RAM~87_combout ;
wire \memRam|RAM~90_combout ;
wire \memRam|RAM~134_combout ;
wire \memRam|RAM~135_combout ;
wire \memRam|RAM~62_regout ;
wire \memRam|RAM~132_combout ;
wire \memRam|RAM~133_combout ;
wire \memRam|RAM~50_regout ;
wire \memRam|RAM~128_combout ;
wire \memRam|RAM~129_combout ;
wire \memRam|RAM~91 ;
wire \memRam|RAM~130_combout ;
wire \memRam|RAM~131_combout ;
wire \memRam|RAM~92 ;
wire \memRam|RAM~118_combout ;
wire \memRam|RAM~119_combout ;
wire \memRam|RAM~30_regout ;
wire \memRam|RAM~116_combout ;
wire \memRam|RAM~117_combout ;
wire \memRam|RAM~18_regout ;
wire \memRam|RAM~112_combout ;
wire \memRam|RAM~113_combout ;
wire \memRam|RAM~84 ;
wire \memRam|RAM~114_combout ;
wire \memRam|RAM~115_combout ;
wire \memRam|RAM~85 ;
wire \memRam|RAM~93_combout ;
wire \rden_i~combout ;
wire \memRam|Mux0~0_combout ;
wire \memRam|dato_read_o[2]~2_combout ;
wire \memRam|RAM~31_regout ;
wire \memRam|RAM~15_regout ;
wire \memRam|RAM~101 ;
wire \memRam|RAM~102 ;
wire \memRam|RAM~7_regout ;
wire \memRam|RAM~94 ;
wire \memRam|RAM~23_regout ;
wire \memRam|RAM~95 ;
wire \memRam|RAM~51_regout ;
wire \memRam|RAM~3_regout ;
wire \memRam|RAM~19_regout ;
wire \memRam|RAM~98_combout ;
wire \memRam|RAM~99 ;
wire \memRam|RAM~59_regout ;
wire \memRam|RAM~11_regout ;
wire \memRam|RAM~27_regout ;
wire \memRam|RAM~96_combout ;
wire \memRam|RAM~97 ;
wire \memRam|RAM~100_combout ;
wire \memRam|RAM~103_combout ;
wire \memRam|dato_read_o[3]~3_combout ;
wire \memRam|RAM~8_regout ;
wire \memRam|RAM~0_regout ;
wire \memRam|RAM~68 ;
wire \memRam|RAM~69 ;
wire \memRam|RAM~28_regout ;
wire \memRam|RAM~16_regout ;
wire \memRam|RAM~24_regout ;
wire \memRam|RAM~66_combout ;
wire \memRam|RAM~67 ;
wire \memRam|RAM~70_combout ;
wire \memRam|RAM~60_regout ;
wire \memRam|RAM~56_regout ;
wire \memRam|RAM~48_regout ;
wire \memRam|RAM~71_combout ;
wire \memRam|RAM~72 ;
wire \memRam|RAM~40_regout ;
wire \memRam|RAM~32_regout ;
wire \memRam|RAM~64 ;
wire \memRam|RAM~65 ;
wire \memRam|RAM~73_combout ;
wire \memRam|dato_read_o[0]~0_combout ;
wire \memRam|RAM~13_regout ;
wire \memRam|RAM~81 ;
wire \memRam|RAM~61_regout ;
wire \memRam|RAM~82 ;
wire \memRam|RAM~17_regout ;
wire \memRam|RAM~33_regout ;
wire \memRam|RAM~1_regout ;
wire \memRam|RAM~78_combout ;
wire \memRam|RAM~49_regout ;
wire \memRam|RAM~79_combout ;
wire \memRam|RAM~37_regout ;
wire \memRam|RAM~53_regout ;
wire \memRam|RAM~21_regout ;
wire \memRam|RAM~5_regout ;
wire \memRam|RAM~76_combout ;
wire \memRam|RAM~77_combout ;
wire \memRam|RAM~80_combout ;
wire \memRam|RAM~57_regout ;
wire \memRam|RAM~9_regout ;
wire \memRam|RAM~74 ;
wire \memRam|RAM~75 ;
wire \memRam|RAM~83_combout ;
wire \memRam|dato_read_o[1]~1_combout ;
wire \disp|WideOr6~0_combout ;
wire \disp|WideOr5~0_combout ;
wire \disp|WideOr4~0_combout ;
wire \disp|WideOr3~0_combout ;
wire \disp|WideOr2~0_combout ;
wire \disp|WideOr1~0_combout ;
wire \disp|WideOr0~0_combout ;
wire [3:0] \dato_write_i~combout ;
wire [3:0] \addr_i~combout ;
wire [31:0] \DF|counter_r ;


// Location: LC_X2_Y3_N2
maxv_lcell \DF|clk_o (
// Equation(s):
// \DF|clk_o~regout  = DFFEAS((\DF|clk_o~regout  $ (((\DF|Equal0~4_combout  & \DF|Equal0~9_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(\DF|clk_o~regout ),
	.datac(\DF|Equal0~4_combout ),
	.datad(\DF|Equal0~9_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|clk_o~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|clk_o .lut_mask = "3ccc";
defparam \DF|clk_o .operation_mode = "normal";
defparam \DF|clk_o .output_mode = "reg_only";
defparam \DF|clk_o .register_cascade_mode = "off";
defparam \DF|clk_o .sum_lutc_input = "datac";
defparam \DF|clk_o .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxv_lcell \DF|counter_r[30] (
// Equation(s):
// \DF|counter_r [30] = DFFEAS((((\DF|Add0~5_combout ))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DF|Add0~5_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[30] .lut_mask = "ff00";
defparam \DF|counter_r[30] .operation_mode = "normal";
defparam \DF|counter_r[30] .output_mode = "reg_only";
defparam \DF|counter_r[30] .register_cascade_mode = "off";
defparam \DF|counter_r[30] .sum_lutc_input = "datac";
defparam \DF|counter_r[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxv_lcell \DF|counter_r[29] (
// Equation(s):
// \DF|counter_r [29] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~10_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~10_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[29] .lut_mask = "0000";
defparam \DF|counter_r[29] .operation_mode = "normal";
defparam \DF|counter_r[29] .output_mode = "reg_only";
defparam \DF|counter_r[29] .register_cascade_mode = "off";
defparam \DF|counter_r[29] .sum_lutc_input = "datac";
defparam \DF|counter_r[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxv_lcell \DF|counter_r[28] (
// Equation(s):
// \DF|counter_r [28] = DFFEAS((((\DF|Add0~15_combout ))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DF|Add0~15_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[28] .lut_mask = "ff00";
defparam \DF|counter_r[28] .operation_mode = "normal";
defparam \DF|counter_r[28] .output_mode = "reg_only";
defparam \DF|counter_r[28] .register_cascade_mode = "off";
defparam \DF|counter_r[28] .sum_lutc_input = "datac";
defparam \DF|counter_r[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxv_lcell \DF|counter_r[31] (
// Equation(s):
// \DF|Equal0~0  = (!\DF|counter_r [30] & (!\DF|counter_r [29] & (!B1_counter_r[31] & !\DF|counter_r [28])))
// \DF|counter_r [31] = DFFEAS(\DF|Equal0~0 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~0_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [30]),
	.datab(\DF|counter_r [29]),
	.datac(\DF|Add0~0_combout ),
	.datad(\DF|counter_r [28]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~0 ),
	.regout(\DF|counter_r [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[31] .lut_mask = "0001";
defparam \DF|counter_r[31] .operation_mode = "normal";
defparam \DF|counter_r[31] .output_mode = "reg_and_comb";
defparam \DF|counter_r[31] .register_cascade_mode = "off";
defparam \DF|counter_r[31] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxv_lcell \DF|counter_r[26] (
// Equation(s):
// \DF|counter_r [26] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~25_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~25_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[26] .lut_mask = "0000";
defparam \DF|counter_r[26] .operation_mode = "normal";
defparam \DF|counter_r[26] .output_mode = "reg_only";
defparam \DF|counter_r[26] .register_cascade_mode = "off";
defparam \DF|counter_r[26] .sum_lutc_input = "datac";
defparam \DF|counter_r[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxv_lcell \DF|counter_r[25] (
// Equation(s):
// \DF|counter_r [25] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~30_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~30_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[25] .lut_mask = "0000";
defparam \DF|counter_r[25] .operation_mode = "normal";
defparam \DF|counter_r[25] .output_mode = "reg_only";
defparam \DF|counter_r[25] .register_cascade_mode = "off";
defparam \DF|counter_r[25] .sum_lutc_input = "datac";
defparam \DF|counter_r[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxv_lcell \DF|counter_r[24] (
// Equation(s):
// \DF|counter_r [24] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~35_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~35_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[24] .lut_mask = "0000";
defparam \DF|counter_r[24] .operation_mode = "normal";
defparam \DF|counter_r[24] .output_mode = "reg_only";
defparam \DF|counter_r[24] .register_cascade_mode = "off";
defparam \DF|counter_r[24] .sum_lutc_input = "datac";
defparam \DF|counter_r[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxv_lcell \DF|counter_r[27] (
// Equation(s):
// \DF|Equal0~1  = (!\DF|counter_r [25] & (!\DF|counter_r [24] & (!B1_counter_r[27] & !\DF|counter_r [26])))
// \DF|counter_r [27] = DFFEAS(\DF|Equal0~1 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~20_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [25]),
	.datab(\DF|counter_r [24]),
	.datac(\DF|Add0~20_combout ),
	.datad(\DF|counter_r [26]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~1 ),
	.regout(\DF|counter_r [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[27] .lut_mask = "0001";
defparam \DF|counter_r[27] .operation_mode = "normal";
defparam \DF|counter_r[27] .output_mode = "reg_and_comb";
defparam \DF|counter_r[27] .register_cascade_mode = "off";
defparam \DF|counter_r[27] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N1
maxv_lcell \DF|counter_r[22] (
// Equation(s):
// \DF|counter_r [22] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~45_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~45_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[22] .lut_mask = "0000";
defparam \DF|counter_r[22] .operation_mode = "normal";
defparam \DF|counter_r[22] .output_mode = "reg_only";
defparam \DF|counter_r[22] .register_cascade_mode = "off";
defparam \DF|counter_r[22] .sum_lutc_input = "datac";
defparam \DF|counter_r[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxv_lcell \DF|counter_r[21] (
// Equation(s):
// \DF|counter_r [21] = DFFEAS((((\DF|Add0~50_combout ))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DF|Add0~50_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[21] .lut_mask = "ff00";
defparam \DF|counter_r[21] .operation_mode = "normal";
defparam \DF|counter_r[21] .output_mode = "reg_only";
defparam \DF|counter_r[21] .register_cascade_mode = "off";
defparam \DF|counter_r[21] .sum_lutc_input = "datac";
defparam \DF|counter_r[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxv_lcell \DF|counter_r[20] (
// Equation(s):
// \DF|counter_r [20] = DFFEAS((((\DF|Add0~55_combout ))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DF|Add0~55_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[20] .lut_mask = "ff00";
defparam \DF|counter_r[20] .operation_mode = "normal";
defparam \DF|counter_r[20] .output_mode = "reg_only";
defparam \DF|counter_r[20] .register_cascade_mode = "off";
defparam \DF|counter_r[20] .sum_lutc_input = "datac";
defparam \DF|counter_r[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxv_lcell \DF|counter_r[23] (
// Equation(s):
// \DF|Equal0~2  = (!\DF|counter_r [20] & (!\DF|counter_r [21] & (!B1_counter_r[23] & !\DF|counter_r [22])))
// \DF|counter_r [23] = DFFEAS(\DF|Equal0~2 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~40_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [20]),
	.datab(\DF|counter_r [21]),
	.datac(\DF|Add0~40_combout ),
	.datad(\DF|counter_r [22]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~2 ),
	.regout(\DF|counter_r [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[23] .lut_mask = "0001";
defparam \DF|counter_r[23] .operation_mode = "normal";
defparam \DF|counter_r[23] .output_mode = "reg_and_comb";
defparam \DF|counter_r[23] .register_cascade_mode = "off";
defparam \DF|counter_r[23] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxv_lcell \DF|counter_r[17] (
// Equation(s):
// \DF|counter_r [17] = DFFEAS(((\DF|Add0~60_combout  & ((!\DF|Equal0~9_combout ) # (!\DF|Equal0~4_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(\DF|Equal0~4_combout ),
	.datab(vcc),
	.datac(\DF|Add0~60_combout ),
	.datad(\DF|Equal0~9_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[17] .lut_mask = "50f0";
defparam \DF|counter_r[17] .operation_mode = "normal";
defparam \DF|counter_r[17] .output_mode = "reg_only";
defparam \DF|counter_r[17] .register_cascade_mode = "off";
defparam \DF|counter_r[17] .sum_lutc_input = "datac";
defparam \DF|counter_r[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxv_lcell \DF|counter_r[16] (
// Equation(s):
// \DF|counter_r [16] = DFFEAS(((\DF|Add0~65_combout  & ((!\DF|Equal0~9_combout ) # (!\DF|Equal0~4_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(\DF|Equal0~4_combout ),
	.datab(vcc),
	.datac(\DF|Add0~65_combout ),
	.datad(\DF|Equal0~9_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[16] .lut_mask = "50f0";
defparam \DF|counter_r[16] .operation_mode = "normal";
defparam \DF|counter_r[16] .output_mode = "reg_only";
defparam \DF|counter_r[16] .register_cascade_mode = "off";
defparam \DF|counter_r[16] .sum_lutc_input = "datac";
defparam \DF|counter_r[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxv_lcell \DF|counter_r[18] (
// Equation(s):
// \DF|counter_r [18] = DFFEAS((((\DF|Add0~75_combout ))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DF|Add0~75_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[18] .lut_mask = "ff00";
defparam \DF|counter_r[18] .operation_mode = "normal";
defparam \DF|counter_r[18] .output_mode = "reg_only";
defparam \DF|counter_r[18] .register_cascade_mode = "off";
defparam \DF|counter_r[18] .sum_lutc_input = "datac";
defparam \DF|counter_r[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxv_lcell \DF|counter_r[19] (
// Equation(s):
// \DF|Equal0~3  = (\DF|counter_r [17] & (\DF|counter_r [16] & (!B1_counter_r[19] & !\DF|counter_r [18])))
// \DF|counter_r [19] = DFFEAS(\DF|Equal0~3 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~70_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [17]),
	.datab(\DF|counter_r [16]),
	.datac(\DF|Add0~70_combout ),
	.datad(\DF|counter_r [18]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~3 ),
	.regout(\DF|counter_r [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[19] .lut_mask = "0008";
defparam \DF|counter_r[19] .operation_mode = "normal";
defparam \DF|counter_r[19] .output_mode = "reg_and_comb";
defparam \DF|counter_r[19] .register_cascade_mode = "off";
defparam \DF|counter_r[19] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxv_lcell \DF|Equal0~4 (
// Equation(s):
// \DF|Equal0~4_combout  = (\DF|Equal0~3  & (\DF|Equal0~0  & (\DF|Equal0~2  & \DF|Equal0~1 )))

	.clk(gnd),
	.dataa(\DF|Equal0~3 ),
	.datab(\DF|Equal0~0 ),
	.datac(\DF|Equal0~2 ),
	.datad(\DF|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Equal0~4 .lut_mask = "8000";
defparam \DF|Equal0~4 .operation_mode = "normal";
defparam \DF|Equal0~4 .output_mode = "comb_only";
defparam \DF|Equal0~4 .register_cascade_mode = "off";
defparam \DF|Equal0~4 .sum_lutc_input = "datac";
defparam \DF|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxv_lcell \DF|counter_r[15] (
// Equation(s):
// \DF|counter_r [15] = DFFEAS(((\DF|Add0~80_combout  & ((!\DF|Equal0~9_combout ) # (!\DF|Equal0~4_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(\DF|Equal0~4_combout ),
	.datac(\DF|Equal0~9_combout ),
	.datad(\DF|Add0~80_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[15] .lut_mask = "3f00";
defparam \DF|counter_r[15] .operation_mode = "normal";
defparam \DF|counter_r[15] .output_mode = "reg_only";
defparam \DF|counter_r[15] .register_cascade_mode = "off";
defparam \DF|counter_r[15] .sum_lutc_input = "datac";
defparam \DF|counter_r[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxv_lcell \DF|counter_r[14] (
// Equation(s):
// \DF|counter_r [14] = DFFEAS(((\DF|Add0~85_combout  & ((!\DF|Equal0~4_combout ) # (!\DF|Equal0~9_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(\DF|Equal0~9_combout ),
	.datac(\DF|Add0~85_combout ),
	.datad(\DF|Equal0~4_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[14] .lut_mask = "30f0";
defparam \DF|counter_r[14] .operation_mode = "normal";
defparam \DF|counter_r[14] .output_mode = "reg_only";
defparam \DF|counter_r[14] .register_cascade_mode = "off";
defparam \DF|counter_r[14] .sum_lutc_input = "datac";
defparam \DF|counter_r[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N3
maxv_lcell \DF|counter_r[12] (
// Equation(s):
// \DF|counter_r [12] = DFFEAS(((\DF|Add0~90_combout  & ((!\DF|Equal0~9_combout ) # (!\DF|Equal0~4_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(\DF|Equal0~4_combout ),
	.datab(vcc),
	.datac(\DF|Add0~90_combout ),
	.datad(\DF|Equal0~9_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[12] .lut_mask = "50f0";
defparam \DF|counter_r[12] .operation_mode = "normal";
defparam \DF|counter_r[12] .output_mode = "reg_only";
defparam \DF|counter_r[12] .register_cascade_mode = "off";
defparam \DF|counter_r[12] .sum_lutc_input = "datac";
defparam \DF|counter_r[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxv_lcell \DF|counter_r[13] (
// Equation(s):
// \DF|Equal0~5  = (\DF|counter_r [15] & (\DF|counter_r [14] & (!B1_counter_r[13] & \DF|counter_r [12])))
// \DF|counter_r [13] = DFFEAS(\DF|Equal0~5 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~95_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [15]),
	.datab(\DF|counter_r [14]),
	.datac(\DF|Add0~95_combout ),
	.datad(\DF|counter_r [12]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~5 ),
	.regout(\DF|counter_r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[13] .lut_mask = "0800";
defparam \DF|counter_r[13] .operation_mode = "normal";
defparam \DF|counter_r[13] .output_mode = "reg_and_comb";
defparam \DF|counter_r[13] .register_cascade_mode = "off";
defparam \DF|counter_r[13] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxv_lcell \DF|counter_r[10] (
// Equation(s):
// \DF|counter_r [10] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~105_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~105_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[10] .lut_mask = "0000";
defparam \DF|counter_r[10] .operation_mode = "normal";
defparam \DF|counter_r[10] .output_mode = "reg_only";
defparam \DF|counter_r[10] .register_cascade_mode = "off";
defparam \DF|counter_r[10] .sum_lutc_input = "datac";
defparam \DF|counter_r[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxv_lcell \DF|counter_r[9] (
// Equation(s):
// \DF|counter_r [9] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~110_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~110_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[9] .lut_mask = "0000";
defparam \DF|counter_r[9] .operation_mode = "normal";
defparam \DF|counter_r[9] .output_mode = "reg_only";
defparam \DF|counter_r[9] .register_cascade_mode = "off";
defparam \DF|counter_r[9] .sum_lutc_input = "datac";
defparam \DF|counter_r[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxv_lcell \DF|counter_r[8] (
// Equation(s):
// \DF|counter_r [8] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~115_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~115_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[8] .lut_mask = "0000";
defparam \DF|counter_r[8] .operation_mode = "normal";
defparam \DF|counter_r[8] .output_mode = "reg_only";
defparam \DF|counter_r[8] .register_cascade_mode = "off";
defparam \DF|counter_r[8] .sum_lutc_input = "datac";
defparam \DF|counter_r[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxv_lcell \DF|counter_r[11] (
// Equation(s):
// \DF|Equal0~6  = (!\DF|counter_r [10] & (!\DF|counter_r [8] & (!B1_counter_r[11] & !\DF|counter_r [9])))
// \DF|counter_r [11] = DFFEAS(\DF|Equal0~6 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~100_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [10]),
	.datab(\DF|counter_r [8]),
	.datac(\DF|Add0~100_combout ),
	.datad(\DF|counter_r [9]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~6 ),
	.regout(\DF|counter_r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[11] .lut_mask = "0001";
defparam \DF|counter_r[11] .operation_mode = "normal";
defparam \DF|counter_r[11] .output_mode = "reg_and_comb";
defparam \DF|counter_r[11] .register_cascade_mode = "off";
defparam \DF|counter_r[11] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N4
maxv_lcell \DF|counter_r[7] (
// Equation(s):
// \DF|counter_r [7] = DFFEAS(((\DF|Add0~120_combout  & ((!\DF|Equal0~9_combout ) # (!\DF|Equal0~4_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(\DF|Equal0~4_combout ),
	.datab(vcc),
	.datac(\DF|Add0~120_combout ),
	.datad(\DF|Equal0~9_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[7] .lut_mask = "50f0";
defparam \DF|counter_r[7] .operation_mode = "normal";
defparam \DF|counter_r[7] .output_mode = "reg_only";
defparam \DF|counter_r[7] .register_cascade_mode = "off";
defparam \DF|counter_r[7] .sum_lutc_input = "datac";
defparam \DF|counter_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N0
maxv_lcell \DF|counter_r[4] (
// Equation(s):
// \DF|counter_r [4] = DFFEAS(((\DF|Add0~125_combout  & ((!\DF|Equal0~9_combout ) # (!\DF|Equal0~4_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(\DF|Equal0~4_combout ),
	.datac(\DF|Equal0~9_combout ),
	.datad(\DF|Add0~125_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[4] .lut_mask = "3f00";
defparam \DF|counter_r[4] .operation_mode = "normal";
defparam \DF|counter_r[4] .output_mode = "reg_only";
defparam \DF|counter_r[4] .register_cascade_mode = "off";
defparam \DF|counter_r[4] .sum_lutc_input = "datac";
defparam \DF|counter_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N3
maxv_lcell \DF|counter_r[5] (
// Equation(s):
// \DF|counter_r [5] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~135_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~135_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[5] .lut_mask = "0000";
defparam \DF|counter_r[5] .operation_mode = "normal";
defparam \DF|counter_r[5] .output_mode = "reg_only";
defparam \DF|counter_r[5] .register_cascade_mode = "off";
defparam \DF|counter_r[5] .sum_lutc_input = "datac";
defparam \DF|counter_r[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxv_lcell \DF|counter_r[6] (
// Equation(s):
// \DF|Equal0~7  = (!\DF|counter_r [5] & (\DF|counter_r [4] & (!B1_counter_r[6] & \DF|counter_r [7])))
// \DF|counter_r [6] = DFFEAS(\DF|Equal0~7 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~130_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [5]),
	.datab(\DF|counter_r [4]),
	.datac(\DF|Add0~130_combout ),
	.datad(\DF|counter_r [7]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~7 ),
	.regout(\DF|counter_r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[6] .lut_mask = "0400";
defparam \DF|counter_r[6] .operation_mode = "normal";
defparam \DF|counter_r[6] .output_mode = "reg_and_comb";
defparam \DF|counter_r[6] .register_cascade_mode = "off";
defparam \DF|counter_r[6] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxv_lcell \DF|counter_r[2] (
// Equation(s):
// \DF|counter_r [2] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~145_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~145_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[2] .lut_mask = "0000";
defparam \DF|counter_r[2] .operation_mode = "normal";
defparam \DF|counter_r[2] .output_mode = "reg_only";
defparam \DF|counter_r[2] .register_cascade_mode = "off";
defparam \DF|counter_r[2] .sum_lutc_input = "datac";
defparam \DF|counter_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y1_N1
maxv_lcell \DF|counter_r[1] (
// Equation(s):
// \DF|counter_r [1] = DFFEAS(GND, GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~150_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DF|Add0~150_combout ),
	.datad(vcc),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[1] .lut_mask = "0000";
defparam \DF|counter_r[1] .operation_mode = "normal";
defparam \DF|counter_r[1] .output_mode = "reg_only";
defparam \DF|counter_r[1] .register_cascade_mode = "off";
defparam \DF|counter_r[1] .sum_lutc_input = "datac";
defparam \DF|counter_r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y1_N3
maxv_lcell \DF|counter_r[0] (
// Equation(s):
// \DF|counter_r [0] = DFFEAS(((\DF|Add0~155_combout  & ((!\DF|Equal0~4_combout ) # (!\DF|Equal0~9_combout )))), GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , , , , )

	.clk(\clk_i~combout ),
	.dataa(vcc),
	.datab(\DF|Equal0~9_combout ),
	.datac(\DF|Add0~155_combout ),
	.datad(\DF|Equal0~4_combout ),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DF|counter_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[0] .lut_mask = "30f0";
defparam \DF|counter_r[0] .operation_mode = "normal";
defparam \DF|counter_r[0] .output_mode = "reg_only";
defparam \DF|counter_r[0] .register_cascade_mode = "off";
defparam \DF|counter_r[0] .sum_lutc_input = "datac";
defparam \DF|counter_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxv_lcell \DF|counter_r[3] (
// Equation(s):
// \DF|Equal0~8  = (!\DF|counter_r [1] & (!\DF|counter_r [2] & (!B1_counter_r[3] & !\DF|counter_r [0])))
// \DF|counter_r [3] = DFFEAS(\DF|Equal0~8 , GLOBAL(\clk_i~combout ), GLOBAL(\rst_i~combout ), , , \DF|Add0~140_combout , , , VCC)

	.clk(\clk_i~combout ),
	.dataa(\DF|counter_r [1]),
	.datab(\DF|counter_r [2]),
	.datac(\DF|Add0~140_combout ),
	.datad(\DF|counter_r [0]),
	.aclr(!\rst_i~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~8 ),
	.regout(\DF|counter_r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|counter_r[3] .lut_mask = "0001";
defparam \DF|counter_r[3] .operation_mode = "normal";
defparam \DF|counter_r[3] .output_mode = "reg_and_comb";
defparam \DF|counter_r[3] .register_cascade_mode = "off";
defparam \DF|counter_r[3] .sum_lutc_input = "qfbk";
defparam \DF|counter_r[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N1
maxv_lcell \DF|Equal0~9 (
// Equation(s):
// \DF|Equal0~9_combout  = (\DF|Equal0~6  & (\DF|Equal0~7  & (\DF|Equal0~5  & \DF|Equal0~8 )))

	.clk(gnd),
	.dataa(\DF|Equal0~6 ),
	.datab(\DF|Equal0~7 ),
	.datac(\DF|Equal0~5 ),
	.datad(\DF|Equal0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Equal0~9 .lut_mask = "8000";
defparam \DF|Equal0~9 .operation_mode = "normal";
defparam \DF|Equal0~9 .output_mode = "comb_only";
defparam \DF|Equal0~9 .register_cascade_mode = "off";
defparam \DF|Equal0~9 .sum_lutc_input = "datac";
defparam \DF|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk_i~combout ),
	.padio(clk_i));
// synopsys translate_off
defparam \clk_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxv_lcell \DF|Add0~0 (
// Equation(s):
// \DF|Add0~0_combout  = \DF|counter_r [31] $ ((((\DF|Add0~7 ))))

	.clk(gnd),
	.dataa(\DF|counter_r [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~0 .cin_used = "true";
defparam \DF|Add0~0 .lut_mask = "5a5a";
defparam \DF|Add0~0 .operation_mode = "normal";
defparam \DF|Add0~0 .output_mode = "comb_only";
defparam \DF|Add0~0 .register_cascade_mode = "off";
defparam \DF|Add0~0 .sum_lutc_input = "cin";
defparam \DF|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxv_lcell \DF|Add0~5 (
// Equation(s):
// \DF|Add0~5_combout  = (\DF|counter_r [30] $ ((!(!\DF|Add0~32  & \DF|Add0~12 ) # (\DF|Add0~32  & \DF|Add0~12COUT1_232 ))))
// \DF|Add0~7  = CARRY(((\DF|counter_r [30] & !\DF|Add0~12COUT1_232 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~32 ),
	.cin0(\DF|Add0~12 ),
	.cin1(\DF|Add0~12COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~5_combout ),
	.regout(),
	.cout(\DF|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~5 .cin0_used = "true";
defparam \DF|Add0~5 .cin1_used = "true";
defparam \DF|Add0~5 .cin_used = "true";
defparam \DF|Add0~5 .lut_mask = "c30c";
defparam \DF|Add0~5 .operation_mode = "arithmetic";
defparam \DF|Add0~5 .output_mode = "comb_only";
defparam \DF|Add0~5 .register_cascade_mode = "off";
defparam \DF|Add0~5 .sum_lutc_input = "cin";
defparam \DF|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxv_lcell \DF|Add0~10 (
// Equation(s):
// \DF|Add0~10_combout  = (\DF|counter_r [29] $ (((!\DF|Add0~32  & \DF|Add0~17 ) # (\DF|Add0~32  & \DF|Add0~17COUT1_230 ))))
// \DF|Add0~12  = CARRY(((!\DF|Add0~17 ) # (!\DF|counter_r [29])))
// \DF|Add0~12COUT1_232  = CARRY(((!\DF|Add0~17COUT1_230 ) # (!\DF|counter_r [29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~32 ),
	.cin0(\DF|Add0~17 ),
	.cin1(\DF|Add0~17COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~12 ),
	.cout1(\DF|Add0~12COUT1_232 ));
// synopsys translate_off
defparam \DF|Add0~10 .cin0_used = "true";
defparam \DF|Add0~10 .cin1_used = "true";
defparam \DF|Add0~10 .cin_used = "true";
defparam \DF|Add0~10 .lut_mask = "3c3f";
defparam \DF|Add0~10 .operation_mode = "arithmetic";
defparam \DF|Add0~10 .output_mode = "comb_only";
defparam \DF|Add0~10 .register_cascade_mode = "off";
defparam \DF|Add0~10 .sum_lutc_input = "cin";
defparam \DF|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxv_lcell \DF|Add0~15 (
// Equation(s):
// \DF|Add0~15_combout  = \DF|counter_r [28] $ ((((!(!\DF|Add0~32  & \DF|Add0~22 ) # (\DF|Add0~32  & \DF|Add0~22COUT1_228 )))))
// \DF|Add0~17  = CARRY((\DF|counter_r [28] & ((!\DF|Add0~22 ))))
// \DF|Add0~17COUT1_230  = CARRY((\DF|counter_r [28] & ((!\DF|Add0~22COUT1_228 ))))

	.clk(gnd),
	.dataa(\DF|counter_r [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~32 ),
	.cin0(\DF|Add0~22 ),
	.cin1(\DF|Add0~22COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~17 ),
	.cout1(\DF|Add0~17COUT1_230 ));
// synopsys translate_off
defparam \DF|Add0~15 .cin0_used = "true";
defparam \DF|Add0~15 .cin1_used = "true";
defparam \DF|Add0~15 .cin_used = "true";
defparam \DF|Add0~15 .lut_mask = "a50a";
defparam \DF|Add0~15 .operation_mode = "arithmetic";
defparam \DF|Add0~15 .output_mode = "comb_only";
defparam \DF|Add0~15 .register_cascade_mode = "off";
defparam \DF|Add0~15 .sum_lutc_input = "cin";
defparam \DF|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxv_lcell \DF|Add0~20 (
// Equation(s):
// \DF|Add0~20_combout  = \DF|counter_r [27] $ (((((!\DF|Add0~32  & \DF|Add0~27 ) # (\DF|Add0~32  & \DF|Add0~27COUT1_226 )))))
// \DF|Add0~22  = CARRY(((!\DF|Add0~27 )) # (!\DF|counter_r [27]))
// \DF|Add0~22COUT1_228  = CARRY(((!\DF|Add0~27COUT1_226 )) # (!\DF|counter_r [27]))

	.clk(gnd),
	.dataa(\DF|counter_r [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~32 ),
	.cin0(\DF|Add0~27 ),
	.cin1(\DF|Add0~27COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~22 ),
	.cout1(\DF|Add0~22COUT1_228 ));
// synopsys translate_off
defparam \DF|Add0~20 .cin0_used = "true";
defparam \DF|Add0~20 .cin1_used = "true";
defparam \DF|Add0~20 .cin_used = "true";
defparam \DF|Add0~20 .lut_mask = "5a5f";
defparam \DF|Add0~20 .operation_mode = "arithmetic";
defparam \DF|Add0~20 .output_mode = "comb_only";
defparam \DF|Add0~20 .register_cascade_mode = "off";
defparam \DF|Add0~20 .sum_lutc_input = "cin";
defparam \DF|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxv_lcell \DF|Add0~25 (
// Equation(s):
// \DF|Add0~25_combout  = (\DF|counter_r [26] $ ((!\DF|Add0~32 )))
// \DF|Add0~27  = CARRY(((\DF|counter_r [26] & !\DF|Add0~32 )))
// \DF|Add0~27COUT1_226  = CARRY(((\DF|counter_r [26] & !\DF|Add0~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~27 ),
	.cout1(\DF|Add0~27COUT1_226 ));
// synopsys translate_off
defparam \DF|Add0~25 .cin_used = "true";
defparam \DF|Add0~25 .lut_mask = "c30c";
defparam \DF|Add0~25 .operation_mode = "arithmetic";
defparam \DF|Add0~25 .output_mode = "comb_only";
defparam \DF|Add0~25 .register_cascade_mode = "off";
defparam \DF|Add0~25 .sum_lutc_input = "cin";
defparam \DF|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxv_lcell \DF|Add0~30 (
// Equation(s):
// \DF|Add0~30_combout  = (\DF|counter_r [25] $ (((!\DF|Add0~57  & \DF|Add0~37 ) # (\DF|Add0~57  & \DF|Add0~37COUT1_224 ))))
// \DF|Add0~32  = CARRY(((!\DF|Add0~37COUT1_224 ) # (!\DF|counter_r [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~57 ),
	.cin0(\DF|Add0~37 ),
	.cin1(\DF|Add0~37COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~30_combout ),
	.regout(),
	.cout(\DF|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~30 .cin0_used = "true";
defparam \DF|Add0~30 .cin1_used = "true";
defparam \DF|Add0~30 .cin_used = "true";
defparam \DF|Add0~30 .lut_mask = "3c3f";
defparam \DF|Add0~30 .operation_mode = "arithmetic";
defparam \DF|Add0~30 .output_mode = "comb_only";
defparam \DF|Add0~30 .register_cascade_mode = "off";
defparam \DF|Add0~30 .sum_lutc_input = "cin";
defparam \DF|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxv_lcell \DF|Add0~35 (
// Equation(s):
// \DF|Add0~35_combout  = \DF|counter_r [24] $ ((((!(!\DF|Add0~57  & \DF|Add0~42 ) # (\DF|Add0~57  & \DF|Add0~42COUT1_222 )))))
// \DF|Add0~37  = CARRY((\DF|counter_r [24] & ((!\DF|Add0~42 ))))
// \DF|Add0~37COUT1_224  = CARRY((\DF|counter_r [24] & ((!\DF|Add0~42COUT1_222 ))))

	.clk(gnd),
	.dataa(\DF|counter_r [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~57 ),
	.cin0(\DF|Add0~42 ),
	.cin1(\DF|Add0~42COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~37 ),
	.cout1(\DF|Add0~37COUT1_224 ));
// synopsys translate_off
defparam \DF|Add0~35 .cin0_used = "true";
defparam \DF|Add0~35 .cin1_used = "true";
defparam \DF|Add0~35 .cin_used = "true";
defparam \DF|Add0~35 .lut_mask = "a50a";
defparam \DF|Add0~35 .operation_mode = "arithmetic";
defparam \DF|Add0~35 .output_mode = "comb_only";
defparam \DF|Add0~35 .register_cascade_mode = "off";
defparam \DF|Add0~35 .sum_lutc_input = "cin";
defparam \DF|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxv_lcell \DF|Add0~40 (
// Equation(s):
// \DF|Add0~40_combout  = (\DF|counter_r [23] $ (((!\DF|Add0~57  & \DF|Add0~47 ) # (\DF|Add0~57  & \DF|Add0~47COUT1_220 ))))
// \DF|Add0~42  = CARRY(((!\DF|Add0~47 ) # (!\DF|counter_r [23])))
// \DF|Add0~42COUT1_222  = CARRY(((!\DF|Add0~47COUT1_220 ) # (!\DF|counter_r [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~57 ),
	.cin0(\DF|Add0~47 ),
	.cin1(\DF|Add0~47COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~42 ),
	.cout1(\DF|Add0~42COUT1_222 ));
// synopsys translate_off
defparam \DF|Add0~40 .cin0_used = "true";
defparam \DF|Add0~40 .cin1_used = "true";
defparam \DF|Add0~40 .cin_used = "true";
defparam \DF|Add0~40 .lut_mask = "3c3f";
defparam \DF|Add0~40 .operation_mode = "arithmetic";
defparam \DF|Add0~40 .output_mode = "comb_only";
defparam \DF|Add0~40 .register_cascade_mode = "off";
defparam \DF|Add0~40 .sum_lutc_input = "cin";
defparam \DF|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxv_lcell \DF|Add0~45 (
// Equation(s):
// \DF|Add0~45_combout  = (\DF|counter_r [22] $ ((!(!\DF|Add0~57  & \DF|Add0~52 ) # (\DF|Add0~57  & \DF|Add0~52COUT1_218 ))))
// \DF|Add0~47  = CARRY(((\DF|counter_r [22] & !\DF|Add0~52 )))
// \DF|Add0~47COUT1_220  = CARRY(((\DF|counter_r [22] & !\DF|Add0~52COUT1_218 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~57 ),
	.cin0(\DF|Add0~52 ),
	.cin1(\DF|Add0~52COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~47 ),
	.cout1(\DF|Add0~47COUT1_220 ));
// synopsys translate_off
defparam \DF|Add0~45 .cin0_used = "true";
defparam \DF|Add0~45 .cin1_used = "true";
defparam \DF|Add0~45 .cin_used = "true";
defparam \DF|Add0~45 .lut_mask = "c30c";
defparam \DF|Add0~45 .operation_mode = "arithmetic";
defparam \DF|Add0~45 .output_mode = "comb_only";
defparam \DF|Add0~45 .register_cascade_mode = "off";
defparam \DF|Add0~45 .sum_lutc_input = "cin";
defparam \DF|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxv_lcell \DF|Add0~50 (
// Equation(s):
// \DF|Add0~50_combout  = (\DF|counter_r [21] $ ((\DF|Add0~57 )))
// \DF|Add0~52  = CARRY(((!\DF|Add0~57 ) # (!\DF|counter_r [21])))
// \DF|Add0~52COUT1_218  = CARRY(((!\DF|Add0~57 ) # (!\DF|counter_r [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~52 ),
	.cout1(\DF|Add0~52COUT1_218 ));
// synopsys translate_off
defparam \DF|Add0~50 .cin_used = "true";
defparam \DF|Add0~50 .lut_mask = "3c3f";
defparam \DF|Add0~50 .operation_mode = "arithmetic";
defparam \DF|Add0~50 .output_mode = "comb_only";
defparam \DF|Add0~50 .register_cascade_mode = "off";
defparam \DF|Add0~50 .sum_lutc_input = "cin";
defparam \DF|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxv_lcell \DF|Add0~55 (
// Equation(s):
// \DF|Add0~55_combout  = (\DF|counter_r [20] $ ((!(!\DF|Add0~82  & \DF|Add0~72 ) # (\DF|Add0~82  & \DF|Add0~72COUT1_216 ))))
// \DF|Add0~57  = CARRY(((\DF|counter_r [20] & !\DF|Add0~72COUT1_216 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~82 ),
	.cin0(\DF|Add0~72 ),
	.cin1(\DF|Add0~72COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~55_combout ),
	.regout(),
	.cout(\DF|Add0~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~55 .cin0_used = "true";
defparam \DF|Add0~55 .cin1_used = "true";
defparam \DF|Add0~55 .cin_used = "true";
defparam \DF|Add0~55 .lut_mask = "c30c";
defparam \DF|Add0~55 .operation_mode = "arithmetic";
defparam \DF|Add0~55 .output_mode = "comb_only";
defparam \DF|Add0~55 .register_cascade_mode = "off";
defparam \DF|Add0~55 .sum_lutc_input = "cin";
defparam \DF|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxv_lcell \DF|Add0~60 (
// Equation(s):
// \DF|Add0~60_combout  = (\DF|counter_r [17] $ (((!\DF|Add0~82  & \DF|Add0~67 ) # (\DF|Add0~82  & \DF|Add0~67COUT1_210 ))))
// \DF|Add0~62  = CARRY(((!\DF|Add0~67 ) # (!\DF|counter_r [17])))
// \DF|Add0~62COUT1_212  = CARRY(((!\DF|Add0~67COUT1_210 ) # (!\DF|counter_r [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~82 ),
	.cin0(\DF|Add0~67 ),
	.cin1(\DF|Add0~67COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~62 ),
	.cout1(\DF|Add0~62COUT1_212 ));
// synopsys translate_off
defparam \DF|Add0~60 .cin0_used = "true";
defparam \DF|Add0~60 .cin1_used = "true";
defparam \DF|Add0~60 .cin_used = "true";
defparam \DF|Add0~60 .lut_mask = "3c3f";
defparam \DF|Add0~60 .operation_mode = "arithmetic";
defparam \DF|Add0~60 .output_mode = "comb_only";
defparam \DF|Add0~60 .register_cascade_mode = "off";
defparam \DF|Add0~60 .sum_lutc_input = "cin";
defparam \DF|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxv_lcell \DF|Add0~65 (
// Equation(s):
// \DF|Add0~65_combout  = (\DF|counter_r [16] $ ((!\DF|Add0~82 )))
// \DF|Add0~67  = CARRY(((\DF|counter_r [16] & !\DF|Add0~82 )))
// \DF|Add0~67COUT1_210  = CARRY(((\DF|counter_r [16] & !\DF|Add0~82 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~67 ),
	.cout1(\DF|Add0~67COUT1_210 ));
// synopsys translate_off
defparam \DF|Add0~65 .cin_used = "true";
defparam \DF|Add0~65 .lut_mask = "c30c";
defparam \DF|Add0~65 .operation_mode = "arithmetic";
defparam \DF|Add0~65 .output_mode = "comb_only";
defparam \DF|Add0~65 .register_cascade_mode = "off";
defparam \DF|Add0~65 .sum_lutc_input = "cin";
defparam \DF|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxv_lcell \DF|Add0~70 (
// Equation(s):
// \DF|Add0~70_combout  = (\DF|counter_r [19] $ (((!\DF|Add0~82  & \DF|Add0~77 ) # (\DF|Add0~82  & \DF|Add0~77COUT1_214 ))))
// \DF|Add0~72  = CARRY(((!\DF|Add0~77 ) # (!\DF|counter_r [19])))
// \DF|Add0~72COUT1_216  = CARRY(((!\DF|Add0~77COUT1_214 ) # (!\DF|counter_r [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~82 ),
	.cin0(\DF|Add0~77 ),
	.cin1(\DF|Add0~77COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~72 ),
	.cout1(\DF|Add0~72COUT1_216 ));
// synopsys translate_off
defparam \DF|Add0~70 .cin0_used = "true";
defparam \DF|Add0~70 .cin1_used = "true";
defparam \DF|Add0~70 .cin_used = "true";
defparam \DF|Add0~70 .lut_mask = "3c3f";
defparam \DF|Add0~70 .operation_mode = "arithmetic";
defparam \DF|Add0~70 .output_mode = "comb_only";
defparam \DF|Add0~70 .register_cascade_mode = "off";
defparam \DF|Add0~70 .sum_lutc_input = "cin";
defparam \DF|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxv_lcell \DF|Add0~75 (
// Equation(s):
// \DF|Add0~75_combout  = (\DF|counter_r [18] $ ((!(!\DF|Add0~82  & \DF|Add0~62 ) # (\DF|Add0~82  & \DF|Add0~62COUT1_212 ))))
// \DF|Add0~77  = CARRY(((\DF|counter_r [18] & !\DF|Add0~62 )))
// \DF|Add0~77COUT1_214  = CARRY(((\DF|counter_r [18] & !\DF|Add0~62COUT1_212 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~82 ),
	.cin0(\DF|Add0~62 ),
	.cin1(\DF|Add0~62COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~77 ),
	.cout1(\DF|Add0~77COUT1_214 ));
// synopsys translate_off
defparam \DF|Add0~75 .cin0_used = "true";
defparam \DF|Add0~75 .cin1_used = "true";
defparam \DF|Add0~75 .cin_used = "true";
defparam \DF|Add0~75 .lut_mask = "c30c";
defparam \DF|Add0~75 .operation_mode = "arithmetic";
defparam \DF|Add0~75 .output_mode = "comb_only";
defparam \DF|Add0~75 .register_cascade_mode = "off";
defparam \DF|Add0~75 .sum_lutc_input = "cin";
defparam \DF|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxv_lcell \DF|Add0~80 (
// Equation(s):
// \DF|Add0~80_combout  = (\DF|counter_r [15] $ (((!\DF|Add0~107  & \DF|Add0~87 ) # (\DF|Add0~107  & \DF|Add0~87COUT1_208 ))))
// \DF|Add0~82  = CARRY(((!\DF|Add0~87COUT1_208 ) # (!\DF|counter_r [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~107 ),
	.cin0(\DF|Add0~87 ),
	.cin1(\DF|Add0~87COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~80_combout ),
	.regout(),
	.cout(\DF|Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~80 .cin0_used = "true";
defparam \DF|Add0~80 .cin1_used = "true";
defparam \DF|Add0~80 .cin_used = "true";
defparam \DF|Add0~80 .lut_mask = "3c3f";
defparam \DF|Add0~80 .operation_mode = "arithmetic";
defparam \DF|Add0~80 .output_mode = "comb_only";
defparam \DF|Add0~80 .register_cascade_mode = "off";
defparam \DF|Add0~80 .sum_lutc_input = "cin";
defparam \DF|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxv_lcell \DF|Add0~85 (
// Equation(s):
// \DF|Add0~85_combout  = \DF|counter_r [14] $ ((((!(!\DF|Add0~107  & \DF|Add0~97 ) # (\DF|Add0~107  & \DF|Add0~97COUT1_206 )))))
// \DF|Add0~87  = CARRY((\DF|counter_r [14] & ((!\DF|Add0~97 ))))
// \DF|Add0~87COUT1_208  = CARRY((\DF|counter_r [14] & ((!\DF|Add0~97COUT1_206 ))))

	.clk(gnd),
	.dataa(\DF|counter_r [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~107 ),
	.cin0(\DF|Add0~97 ),
	.cin1(\DF|Add0~97COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~87 ),
	.cout1(\DF|Add0~87COUT1_208 ));
// synopsys translate_off
defparam \DF|Add0~85 .cin0_used = "true";
defparam \DF|Add0~85 .cin1_used = "true";
defparam \DF|Add0~85 .cin_used = "true";
defparam \DF|Add0~85 .lut_mask = "a50a";
defparam \DF|Add0~85 .operation_mode = "arithmetic";
defparam \DF|Add0~85 .output_mode = "comb_only";
defparam \DF|Add0~85 .register_cascade_mode = "off";
defparam \DF|Add0~85 .sum_lutc_input = "cin";
defparam \DF|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxv_lcell \DF|Add0~90 (
// Equation(s):
// \DF|Add0~90_combout  = (\DF|counter_r [12] $ ((!(!\DF|Add0~107  & \DF|Add0~102 ) # (\DF|Add0~107  & \DF|Add0~102COUT1_202 ))))
// \DF|Add0~92  = CARRY(((\DF|counter_r [12] & !\DF|Add0~102 )))
// \DF|Add0~92COUT1_204  = CARRY(((\DF|counter_r [12] & !\DF|Add0~102COUT1_202 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~107 ),
	.cin0(\DF|Add0~102 ),
	.cin1(\DF|Add0~102COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~92 ),
	.cout1(\DF|Add0~92COUT1_204 ));
// synopsys translate_off
defparam \DF|Add0~90 .cin0_used = "true";
defparam \DF|Add0~90 .cin1_used = "true";
defparam \DF|Add0~90 .cin_used = "true";
defparam \DF|Add0~90 .lut_mask = "c30c";
defparam \DF|Add0~90 .operation_mode = "arithmetic";
defparam \DF|Add0~90 .output_mode = "comb_only";
defparam \DF|Add0~90 .register_cascade_mode = "off";
defparam \DF|Add0~90 .sum_lutc_input = "cin";
defparam \DF|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxv_lcell \DF|Add0~95 (
// Equation(s):
// \DF|Add0~95_combout  = (\DF|counter_r [13] $ (((!\DF|Add0~107  & \DF|Add0~92 ) # (\DF|Add0~107  & \DF|Add0~92COUT1_204 ))))
// \DF|Add0~97  = CARRY(((!\DF|Add0~92 ) # (!\DF|counter_r [13])))
// \DF|Add0~97COUT1_206  = CARRY(((!\DF|Add0~92COUT1_204 ) # (!\DF|counter_r [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~107 ),
	.cin0(\DF|Add0~92 ),
	.cin1(\DF|Add0~92COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~97 ),
	.cout1(\DF|Add0~97COUT1_206 ));
// synopsys translate_off
defparam \DF|Add0~95 .cin0_used = "true";
defparam \DF|Add0~95 .cin1_used = "true";
defparam \DF|Add0~95 .cin_used = "true";
defparam \DF|Add0~95 .lut_mask = "3c3f";
defparam \DF|Add0~95 .operation_mode = "arithmetic";
defparam \DF|Add0~95 .output_mode = "comb_only";
defparam \DF|Add0~95 .register_cascade_mode = "off";
defparam \DF|Add0~95 .sum_lutc_input = "cin";
defparam \DF|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxv_lcell \DF|Add0~100 (
// Equation(s):
// \DF|Add0~100_combout  = \DF|counter_r [11] $ ((((\DF|Add0~107 ))))
// \DF|Add0~102  = CARRY(((!\DF|Add0~107 )) # (!\DF|counter_r [11]))
// \DF|Add0~102COUT1_202  = CARRY(((!\DF|Add0~107 )) # (!\DF|counter_r [11]))

	.clk(gnd),
	.dataa(\DF|counter_r [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~107 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~102 ),
	.cout1(\DF|Add0~102COUT1_202 ));
// synopsys translate_off
defparam \DF|Add0~100 .cin_used = "true";
defparam \DF|Add0~100 .lut_mask = "5a5f";
defparam \DF|Add0~100 .operation_mode = "arithmetic";
defparam \DF|Add0~100 .output_mode = "comb_only";
defparam \DF|Add0~100 .register_cascade_mode = "off";
defparam \DF|Add0~100 .sum_lutc_input = "cin";
defparam \DF|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxv_lcell \DF|Add0~105 (
// Equation(s):
// \DF|Add0~105_combout  = (\DF|counter_r [10] $ ((!(!\DF|Add0~137  & \DF|Add0~112 ) # (\DF|Add0~137  & \DF|Add0~112COUT1_200 ))))
// \DF|Add0~107  = CARRY(((\DF|counter_r [10] & !\DF|Add0~112COUT1_200 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~137 ),
	.cin0(\DF|Add0~112 ),
	.cin1(\DF|Add0~112COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~105_combout ),
	.regout(),
	.cout(\DF|Add0~107 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~105 .cin0_used = "true";
defparam \DF|Add0~105 .cin1_used = "true";
defparam \DF|Add0~105 .cin_used = "true";
defparam \DF|Add0~105 .lut_mask = "c30c";
defparam \DF|Add0~105 .operation_mode = "arithmetic";
defparam \DF|Add0~105 .output_mode = "comb_only";
defparam \DF|Add0~105 .register_cascade_mode = "off";
defparam \DF|Add0~105 .sum_lutc_input = "cin";
defparam \DF|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxv_lcell \DF|Add0~110 (
// Equation(s):
// \DF|Add0~110_combout  = (\DF|counter_r [9] $ (((!\DF|Add0~137  & \DF|Add0~117 ) # (\DF|Add0~137  & \DF|Add0~117COUT1_198 ))))
// \DF|Add0~112  = CARRY(((!\DF|Add0~117 ) # (!\DF|counter_r [9])))
// \DF|Add0~112COUT1_200  = CARRY(((!\DF|Add0~117COUT1_198 ) # (!\DF|counter_r [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~137 ),
	.cin0(\DF|Add0~117 ),
	.cin1(\DF|Add0~117COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~112 ),
	.cout1(\DF|Add0~112COUT1_200 ));
// synopsys translate_off
defparam \DF|Add0~110 .cin0_used = "true";
defparam \DF|Add0~110 .cin1_used = "true";
defparam \DF|Add0~110 .cin_used = "true";
defparam \DF|Add0~110 .lut_mask = "3c3f";
defparam \DF|Add0~110 .operation_mode = "arithmetic";
defparam \DF|Add0~110 .output_mode = "comb_only";
defparam \DF|Add0~110 .register_cascade_mode = "off";
defparam \DF|Add0~110 .sum_lutc_input = "cin";
defparam \DF|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxv_lcell \DF|Add0~115 (
// Equation(s):
// \DF|Add0~115_combout  = (\DF|counter_r [8] $ ((!(!\DF|Add0~137  & \DF|Add0~122 ) # (\DF|Add0~137  & \DF|Add0~122COUT1_196 ))))
// \DF|Add0~117  = CARRY(((\DF|counter_r [8] & !\DF|Add0~122 )))
// \DF|Add0~117COUT1_198  = CARRY(((\DF|counter_r [8] & !\DF|Add0~122COUT1_196 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~137 ),
	.cin0(\DF|Add0~122 ),
	.cin1(\DF|Add0~122COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~117 ),
	.cout1(\DF|Add0~117COUT1_198 ));
// synopsys translate_off
defparam \DF|Add0~115 .cin0_used = "true";
defparam \DF|Add0~115 .cin1_used = "true";
defparam \DF|Add0~115 .cin_used = "true";
defparam \DF|Add0~115 .lut_mask = "c30c";
defparam \DF|Add0~115 .operation_mode = "arithmetic";
defparam \DF|Add0~115 .output_mode = "comb_only";
defparam \DF|Add0~115 .register_cascade_mode = "off";
defparam \DF|Add0~115 .sum_lutc_input = "cin";
defparam \DF|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxv_lcell \DF|Add0~120 (
// Equation(s):
// \DF|Add0~120_combout  = (\DF|counter_r [7] $ (((!\DF|Add0~137  & \DF|Add0~132 ) # (\DF|Add0~137  & \DF|Add0~132COUT1_194 ))))
// \DF|Add0~122  = CARRY(((!\DF|Add0~132 ) # (!\DF|counter_r [7])))
// \DF|Add0~122COUT1_196  = CARRY(((!\DF|Add0~132COUT1_194 ) # (!\DF|counter_r [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~137 ),
	.cin0(\DF|Add0~132 ),
	.cin1(\DF|Add0~132COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~122 ),
	.cout1(\DF|Add0~122COUT1_196 ));
// synopsys translate_off
defparam \DF|Add0~120 .cin0_used = "true";
defparam \DF|Add0~120 .cin1_used = "true";
defparam \DF|Add0~120 .cin_used = "true";
defparam \DF|Add0~120 .lut_mask = "3c3f";
defparam \DF|Add0~120 .operation_mode = "arithmetic";
defparam \DF|Add0~120 .output_mode = "comb_only";
defparam \DF|Add0~120 .register_cascade_mode = "off";
defparam \DF|Add0~120 .sum_lutc_input = "cin";
defparam \DF|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N8
maxv_lcell \DF|Add0~125 (
// Equation(s):
// \DF|Add0~125_combout  = (\DF|counter_r [4] $ ((!(!\DF|Add0~157  & \DF|Add0~142 ) # (\DF|Add0~157  & \DF|Add0~142COUT1_190 ))))
// \DF|Add0~127  = CARRY(((\DF|counter_r [4] & !\DF|Add0~142 )))
// \DF|Add0~127COUT1_192  = CARRY(((\DF|counter_r [4] & !\DF|Add0~142COUT1_190 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~157 ),
	.cin0(\DF|Add0~142 ),
	.cin1(\DF|Add0~142COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~127 ),
	.cout1(\DF|Add0~127COUT1_192 ));
// synopsys translate_off
defparam \DF|Add0~125 .cin0_used = "true";
defparam \DF|Add0~125 .cin1_used = "true";
defparam \DF|Add0~125 .cin_used = "true";
defparam \DF|Add0~125 .lut_mask = "c30c";
defparam \DF|Add0~125 .operation_mode = "arithmetic";
defparam \DF|Add0~125 .output_mode = "comb_only";
defparam \DF|Add0~125 .register_cascade_mode = "off";
defparam \DF|Add0~125 .sum_lutc_input = "cin";
defparam \DF|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxv_lcell \DF|Add0~130 (
// Equation(s):
// \DF|Add0~130_combout  = (\DF|counter_r [6] $ ((!\DF|Add0~137 )))
// \DF|Add0~132  = CARRY(((\DF|counter_r [6] & !\DF|Add0~137 )))
// \DF|Add0~132COUT1_194  = CARRY(((\DF|counter_r [6] & !\DF|Add0~137 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~137 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~132 ),
	.cout1(\DF|Add0~132COUT1_194 ));
// synopsys translate_off
defparam \DF|Add0~130 .cin_used = "true";
defparam \DF|Add0~130 .lut_mask = "c30c";
defparam \DF|Add0~130 .operation_mode = "arithmetic";
defparam \DF|Add0~130 .output_mode = "comb_only";
defparam \DF|Add0~130 .register_cascade_mode = "off";
defparam \DF|Add0~130 .sum_lutc_input = "cin";
defparam \DF|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxv_lcell \DF|Add0~135 (
// Equation(s):
// \DF|Add0~135_combout  = (\DF|counter_r [5] $ (((!\DF|Add0~157  & \DF|Add0~127 ) # (\DF|Add0~157  & \DF|Add0~127COUT1_192 ))))
// \DF|Add0~137  = CARRY(((!\DF|Add0~127COUT1_192 ) # (!\DF|counter_r [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~157 ),
	.cin0(\DF|Add0~127 ),
	.cin1(\DF|Add0~127COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~135_combout ),
	.regout(),
	.cout(\DF|Add0~137 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~135 .cin0_used = "true";
defparam \DF|Add0~135 .cin1_used = "true";
defparam \DF|Add0~135 .cin_used = "true";
defparam \DF|Add0~135 .lut_mask = "3c3f";
defparam \DF|Add0~135 .operation_mode = "arithmetic";
defparam \DF|Add0~135 .output_mode = "comb_only";
defparam \DF|Add0~135 .register_cascade_mode = "off";
defparam \DF|Add0~135 .sum_lutc_input = "cin";
defparam \DF|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxv_lcell \DF|Add0~140 (
// Equation(s):
// \DF|Add0~140_combout  = (\DF|counter_r [3] $ (((!\DF|Add0~157  & \DF|Add0~147 ) # (\DF|Add0~157  & \DF|Add0~147COUT1_188 ))))
// \DF|Add0~142  = CARRY(((!\DF|Add0~147 ) # (!\DF|counter_r [3])))
// \DF|Add0~142COUT1_190  = CARRY(((!\DF|Add0~147COUT1_188 ) # (!\DF|counter_r [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~157 ),
	.cin0(\DF|Add0~147 ),
	.cin1(\DF|Add0~147COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~140_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~142 ),
	.cout1(\DF|Add0~142COUT1_190 ));
// synopsys translate_off
defparam \DF|Add0~140 .cin0_used = "true";
defparam \DF|Add0~140 .cin1_used = "true";
defparam \DF|Add0~140 .cin_used = "true";
defparam \DF|Add0~140 .lut_mask = "3c3f";
defparam \DF|Add0~140 .operation_mode = "arithmetic";
defparam \DF|Add0~140 .output_mode = "comb_only";
defparam \DF|Add0~140 .register_cascade_mode = "off";
defparam \DF|Add0~140 .sum_lutc_input = "cin";
defparam \DF|Add0~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxv_lcell \DF|Add0~145 (
// Equation(s):
// \DF|Add0~145_combout  = (\DF|counter_r [2] $ ((!(!\DF|Add0~157  & \DF|Add0~152 ) # (\DF|Add0~157  & \DF|Add0~152COUT1_186 ))))
// \DF|Add0~147  = CARRY(((\DF|counter_r [2] & !\DF|Add0~152 )))
// \DF|Add0~147COUT1_188  = CARRY(((\DF|counter_r [2] & !\DF|Add0~152COUT1_186 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~157 ),
	.cin0(\DF|Add0~152 ),
	.cin1(\DF|Add0~152COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~145_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~147 ),
	.cout1(\DF|Add0~147COUT1_188 ));
// synopsys translate_off
defparam \DF|Add0~145 .cin0_used = "true";
defparam \DF|Add0~145 .cin1_used = "true";
defparam \DF|Add0~145 .cin_used = "true";
defparam \DF|Add0~145 .lut_mask = "c30c";
defparam \DF|Add0~145 .operation_mode = "arithmetic";
defparam \DF|Add0~145 .output_mode = "comb_only";
defparam \DF|Add0~145 .register_cascade_mode = "off";
defparam \DF|Add0~145 .sum_lutc_input = "cin";
defparam \DF|Add0~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N5
maxv_lcell \DF|Add0~150 (
// Equation(s):
// \DF|Add0~150_combout  = (\DF|counter_r [1] $ ((\DF|Add0~157 )))
// \DF|Add0~152  = CARRY(((!\DF|Add0~157 ) # (!\DF|counter_r [1])))
// \DF|Add0~152COUT1_186  = CARRY(((!\DF|Add0~157 ) # (!\DF|counter_r [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DF|counter_r [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\DF|Add0~157 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~150_combout ),
	.regout(),
	.cout(),
	.cout0(\DF|Add0~152 ),
	.cout1(\DF|Add0~152COUT1_186 ));
// synopsys translate_off
defparam \DF|Add0~150 .cin_used = "true";
defparam \DF|Add0~150 .lut_mask = "3c3f";
defparam \DF|Add0~150 .operation_mode = "arithmetic";
defparam \DF|Add0~150 .output_mode = "comb_only";
defparam \DF|Add0~150 .register_cascade_mode = "off";
defparam \DF|Add0~150 .sum_lutc_input = "cin";
defparam \DF|Add0~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxv_lcell \DF|Add0~155 (
// Equation(s):
// \DF|Add0~155_combout  = (!\DF|counter_r [0])
// \DF|Add0~157  = CARRY((\DF|counter_r [0]))

	.clk(gnd),
	.dataa(\DF|counter_r [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DF|Add0~155_combout ),
	.regout(),
	.cout(\DF|Add0~157 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DF|Add0~155 .lut_mask = "55aa";
defparam \DF|Add0~155 .operation_mode = "arithmetic";
defparam \DF|Add0~155 .output_mode = "comb_only";
defparam \DF|Add0~155 .register_cascade_mode = "off";
defparam \DF|Add0~155 .sum_lutc_input = "datac";
defparam \DF|Add0~155 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dato_write_i[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dato_write_i~combout [2]),
	.padio(dato_write_i[2]));
// synopsys translate_off
defparam \dato_write_i[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \rst_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_i~combout ),
	.padio(rst_i));
// synopsys translate_off
defparam \rst_i~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \wren_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\wren_i~combout ),
	.padio(wren_i));
// synopsys translate_off
defparam \wren_i~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \addr_i[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\addr_i~combout [1]),
	.padio(addr_i[1]));
// synopsys translate_off
defparam \addr_i[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \addr_i[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\addr_i~combout [2]),
	.padio(addr_i[2]));
// synopsys translate_off
defparam \addr_i[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \addr_i[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\addr_i~combout [0]),
	.padio(addr_i[0]));
// synopsys translate_off
defparam \addr_i[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \addr_i[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\addr_i~combout [3]),
	.padio(addr_i[3]));
// synopsys translate_off
defparam \addr_i[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxv_lcell \memRam|RAM~126 (
// Equation(s):
// \memRam|RAM~126_combout  = (\addr_i~combout [1] & (!\addr_i~combout [2] & (\addr_i~combout [0] & !\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~126_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~126 .lut_mask = "0020";
defparam \memRam|RAM~126 .operation_mode = "normal";
defparam \memRam|RAM~126 .output_mode = "comb_only";
defparam \memRam|RAM~126 .register_cascade_mode = "off";
defparam \memRam|RAM~126 .sum_lutc_input = "datac";
defparam \memRam|RAM~126 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxv_lcell \memRam|RAM~127 (
// Equation(s):
// \memRam|RAM~127_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~126_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~126_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~127_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~127 .lut_mask = "3000";
defparam \memRam|RAM~127 .operation_mode = "normal";
defparam \memRam|RAM~127 .output_mode = "comb_only";
defparam \memRam|RAM~127 .register_cascade_mode = "off";
defparam \memRam|RAM~127 .sum_lutc_input = "datac";
defparam \memRam|RAM~127 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \memRam|RAM~14 (
// Equation(s):
// \memRam|RAM~14_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~127_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~127_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~14_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~14 .lut_mask = "0f0f";
defparam \memRam|RAM~14 .operation_mode = "normal";
defparam \memRam|RAM~14 .output_mode = "reg_only";
defparam \memRam|RAM~14 .register_cascade_mode = "off";
defparam \memRam|RAM~14 .sum_lutc_input = "datac";
defparam \memRam|RAM~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxv_lcell \memRam|RAM~120 (
// Equation(s):
// \memRam|RAM~120_combout  = (\addr_i~combout [1] & (!\addr_i~combout [2] & (!\addr_i~combout [0] & !\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~120_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~120 .lut_mask = "0002";
defparam \memRam|RAM~120 .operation_mode = "normal";
defparam \memRam|RAM~120 .output_mode = "comb_only";
defparam \memRam|RAM~120 .register_cascade_mode = "off";
defparam \memRam|RAM~120 .sum_lutc_input = "datac";
defparam \memRam|RAM~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxv_lcell \memRam|RAM~121 (
// Equation(s):
// \memRam|RAM~121_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~120_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~121_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~121 .lut_mask = "3000";
defparam \memRam|RAM~121 .operation_mode = "normal";
defparam \memRam|RAM~121 .output_mode = "comb_only";
defparam \memRam|RAM~121 .register_cascade_mode = "off";
defparam \memRam|RAM~121 .sum_lutc_input = "datac";
defparam \memRam|RAM~121 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxv_lcell \memRam|RAM~10 (
// Equation(s):
// \memRam|RAM~10_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~121_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~121_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~10_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~10 .lut_mask = "00ff";
defparam \memRam|RAM~10 .operation_mode = "normal";
defparam \memRam|RAM~10 .output_mode = "reg_only";
defparam \memRam|RAM~10 .register_cascade_mode = "off";
defparam \memRam|RAM~10 .sum_lutc_input = "datac";
defparam \memRam|RAM~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxv_lcell \memRam|RAM~124 (
// Equation(s):
// \memRam|RAM~124_combout  = (!\addr_i~combout [1] & (!\addr_i~combout [2] & (!\addr_i~combout [0] & !\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~124_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~124 .lut_mask = "0001";
defparam \memRam|RAM~124 .operation_mode = "normal";
defparam \memRam|RAM~124 .output_mode = "comb_only";
defparam \memRam|RAM~124 .register_cascade_mode = "off";
defparam \memRam|RAM~124 .sum_lutc_input = "datac";
defparam \memRam|RAM~124 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxv_lcell \memRam|RAM~125 (
// Equation(s):
// \memRam|RAM~125_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~124_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~124_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~125 .lut_mask = "3000";
defparam \memRam|RAM~125 .operation_mode = "normal";
defparam \memRam|RAM~125 .output_mode = "comb_only";
defparam \memRam|RAM~125 .register_cascade_mode = "off";
defparam \memRam|RAM~125 .sum_lutc_input = "datac";
defparam \memRam|RAM~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxv_lcell \memRam|RAM~2 (
// Equation(s):
// \memRam|RAM~2_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~125_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~125_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~2_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~2 .lut_mask = "0f0f";
defparam \memRam|RAM~2 .operation_mode = "normal";
defparam \memRam|RAM~2 .output_mode = "reg_only";
defparam \memRam|RAM~2 .register_cascade_mode = "off";
defparam \memRam|RAM~2 .sum_lutc_input = "datac";
defparam \memRam|RAM~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxv_lcell \memRam|RAM~88 (
// Equation(s):
// \memRam|RAM~88_combout  = (\addr_i~combout [0] & (((\addr_i~combout [1])))) # (!\addr_i~combout [0] & ((\addr_i~combout [1] & (!\memRam|RAM~10_regout )) # (!\addr_i~combout [1] & ((!\memRam|RAM~2_regout )))))

	.clk(gnd),
	.dataa(\memRam|RAM~10_regout ),
	.datab(\addr_i~combout [0]),
	.datac(\addr_i~combout [1]),
	.datad(\memRam|RAM~2_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~88 .lut_mask = "d0d3";
defparam \memRam|RAM~88 .operation_mode = "normal";
defparam \memRam|RAM~88 .output_mode = "comb_only";
defparam \memRam|RAM~88 .register_cascade_mode = "off";
defparam \memRam|RAM~88 .sum_lutc_input = "datac";
defparam \memRam|RAM~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxv_lcell \memRam|RAM~122 (
// Equation(s):
// \memRam|RAM~122_combout  = (!\addr_i~combout [1] & (!\addr_i~combout [2] & (\addr_i~combout [0] & !\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~122_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~122 .lut_mask = "0010";
defparam \memRam|RAM~122 .operation_mode = "normal";
defparam \memRam|RAM~122 .output_mode = "comb_only";
defparam \memRam|RAM~122 .register_cascade_mode = "off";
defparam \memRam|RAM~122 .sum_lutc_input = "datac";
defparam \memRam|RAM~122 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxv_lcell \memRam|RAM~123 (
// Equation(s):
// \memRam|RAM~123_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~122_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~122_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~123_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~123 .lut_mask = "3000";
defparam \memRam|RAM~123 .operation_mode = "normal";
defparam \memRam|RAM~123 .output_mode = "comb_only";
defparam \memRam|RAM~123 .register_cascade_mode = "off";
defparam \memRam|RAM~123 .sum_lutc_input = "datac";
defparam \memRam|RAM~123 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxv_lcell \memRam|RAM~6 (
// Equation(s):
// \memRam|RAM~6_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~123_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~123_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~6_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~6 .lut_mask = "00ff";
defparam \memRam|RAM~6 .operation_mode = "normal";
defparam \memRam|RAM~6 .output_mode = "reg_only";
defparam \memRam|RAM~6 .register_cascade_mode = "off";
defparam \memRam|RAM~6 .sum_lutc_input = "datac";
defparam \memRam|RAM~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxv_lcell \memRam|RAM~89 (
// Equation(s):
// \memRam|RAM~89_combout  = (\addr_i~combout [0] & ((\memRam|RAM~88_combout  & (!\memRam|RAM~14_regout )) # (!\memRam|RAM~88_combout  & ((!\memRam|RAM~6_regout ))))) # (!\addr_i~combout [0] & (((\memRam|RAM~88_combout ))))

	.clk(gnd),
	.dataa(\memRam|RAM~14_regout ),
	.datab(\addr_i~combout [0]),
	.datac(\memRam|RAM~88_combout ),
	.datad(\memRam|RAM~6_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~89 .lut_mask = "707c";
defparam \memRam|RAM~89 .operation_mode = "normal";
defparam \memRam|RAM~89 .output_mode = "comb_only";
defparam \memRam|RAM~89 .register_cascade_mode = "off";
defparam \memRam|RAM~89 .sum_lutc_input = "datac";
defparam \memRam|RAM~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \memRam|RAM~110 (
// Equation(s):
// \memRam|RAM~110_combout  = (\addr_i~combout [0] & (\addr_i~combout [1] & (\addr_i~combout [3] & !\addr_i~combout [2])))

	.clk(gnd),
	.dataa(\addr_i~combout [0]),
	.datab(\addr_i~combout [1]),
	.datac(\addr_i~combout [3]),
	.datad(\addr_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~110 .lut_mask = "0080";
defparam \memRam|RAM~110 .operation_mode = "normal";
defparam \memRam|RAM~110 .output_mode = "comb_only";
defparam \memRam|RAM~110 .register_cascade_mode = "off";
defparam \memRam|RAM~110 .sum_lutc_input = "datac";
defparam \memRam|RAM~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \memRam|RAM~111 (
// Equation(s):
// \memRam|RAM~111_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~110_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~111_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~111 .lut_mask = "3000";
defparam \memRam|RAM~111 .operation_mode = "normal";
defparam \memRam|RAM~111 .output_mode = "comb_only";
defparam \memRam|RAM~111 .register_cascade_mode = "off";
defparam \memRam|RAM~111 .sum_lutc_input = "datac";
defparam \memRam|RAM~111 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \memRam|RAM~46 (
// Equation(s):
// \memRam|RAM~46_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~111_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~111_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~46_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~46 .lut_mask = "0f0f";
defparam \memRam|RAM~46 .operation_mode = "normal";
defparam \memRam|RAM~46 .output_mode = "reg_only";
defparam \memRam|RAM~46 .register_cascade_mode = "off";
defparam \memRam|RAM~46 .sum_lutc_input = "datac";
defparam \memRam|RAM~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxv_lcell \memRam|RAM~106 (
// Equation(s):
// \memRam|RAM~106_combout  = (!\addr_i~combout [1] & (\addr_i~combout [0] & (!\addr_i~combout [2] & \addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [0]),
	.datac(\addr_i~combout [2]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~106 .lut_mask = "0400";
defparam \memRam|RAM~106 .operation_mode = "normal";
defparam \memRam|RAM~106 .output_mode = "comb_only";
defparam \memRam|RAM~106 .register_cascade_mode = "off";
defparam \memRam|RAM~106 .sum_lutc_input = "datac";
defparam \memRam|RAM~106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxv_lcell \memRam|RAM~107 (
// Equation(s):
// \memRam|RAM~107_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~106_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~106_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~107_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~107 .lut_mask = "3000";
defparam \memRam|RAM~107 .operation_mode = "normal";
defparam \memRam|RAM~107 .output_mode = "comb_only";
defparam \memRam|RAM~107 .register_cascade_mode = "off";
defparam \memRam|RAM~107 .sum_lutc_input = "datac";
defparam \memRam|RAM~107 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxv_lcell \memRam|RAM~38 (
// Equation(s):
// \memRam|RAM~38_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~107_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~107_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~38_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~38 .lut_mask = "00ff";
defparam \memRam|RAM~38 .operation_mode = "normal";
defparam \memRam|RAM~38 .output_mode = "reg_only";
defparam \memRam|RAM~38 .register_cascade_mode = "off";
defparam \memRam|RAM~38 .sum_lutc_input = "datac";
defparam \memRam|RAM~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxv_lcell \memRam|RAM~104 (
// Equation(s):
// \memRam|RAM~104_combout  = (\addr_i~combout [1] & (!\addr_i~combout [2] & (!\addr_i~combout [0] & \addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~104 .lut_mask = "0200";
defparam \memRam|RAM~104 .operation_mode = "normal";
defparam \memRam|RAM~104 .output_mode = "comb_only";
defparam \memRam|RAM~104 .register_cascade_mode = "off";
defparam \memRam|RAM~104 .sum_lutc_input = "datac";
defparam \memRam|RAM~104 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxv_lcell \memRam|RAM~105 (
// Equation(s):
// \memRam|RAM~105_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~104_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~104_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~105_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~105 .lut_mask = "3000";
defparam \memRam|RAM~105 .operation_mode = "normal";
defparam \memRam|RAM~105 .output_mode = "comb_only";
defparam \memRam|RAM~105 .register_cascade_mode = "off";
defparam \memRam|RAM~105 .sum_lutc_input = "datac";
defparam \memRam|RAM~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxv_lcell \memRam|RAM~42 (
// Equation(s):
// \memRam|RAM~42_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~105_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~105_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~42_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~42 .lut_mask = "00ff";
defparam \memRam|RAM~42 .operation_mode = "normal";
defparam \memRam|RAM~42 .output_mode = "reg_only";
defparam \memRam|RAM~42 .register_cascade_mode = "off";
defparam \memRam|RAM~42 .sum_lutc_input = "datac";
defparam \memRam|RAM~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxv_lcell \memRam|RAM~108 (
// Equation(s):
// \memRam|RAM~108_combout  = (!\addr_i~combout [1] & (!\addr_i~combout [0] & (!\addr_i~combout [2] & \addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [0]),
	.datac(\addr_i~combout [2]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~108_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~108 .lut_mask = "0100";
defparam \memRam|RAM~108 .operation_mode = "normal";
defparam \memRam|RAM~108 .output_mode = "comb_only";
defparam \memRam|RAM~108 .register_cascade_mode = "off";
defparam \memRam|RAM~108 .sum_lutc_input = "datac";
defparam \memRam|RAM~108 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxv_lcell \memRam|RAM~109 (
// Equation(s):
// \memRam|RAM~109_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~108_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~108_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~109_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~109 .lut_mask = "3000";
defparam \memRam|RAM~109 .operation_mode = "normal";
defparam \memRam|RAM~109 .output_mode = "comb_only";
defparam \memRam|RAM~109 .register_cascade_mode = "off";
defparam \memRam|RAM~109 .sum_lutc_input = "datac";
defparam \memRam|RAM~109 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxv_lcell \memRam|RAM~34 (
// Equation(s):
// \memRam|RAM~34_regout  = DFFEAS((((!\dato_write_i~combout [2]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~109_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~109_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~34_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~34 .lut_mask = "00ff";
defparam \memRam|RAM~34 .operation_mode = "normal";
defparam \memRam|RAM~34 .output_mode = "reg_only";
defparam \memRam|RAM~34 .register_cascade_mode = "off";
defparam \memRam|RAM~34 .sum_lutc_input = "datac";
defparam \memRam|RAM~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxv_lcell \memRam|RAM~86 (
// Equation(s):
// \memRam|RAM~86_combout  = (\addr_i~combout [1] & (((\addr_i~combout [0])) # (!\memRam|RAM~42_regout ))) # (!\addr_i~combout [1] & (((!\addr_i~combout [0] & !\memRam|RAM~34_regout ))))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\memRam|RAM~42_regout ),
	.datac(\addr_i~combout [0]),
	.datad(\memRam|RAM~34_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~86 .lut_mask = "a2a7";
defparam \memRam|RAM~86 .operation_mode = "normal";
defparam \memRam|RAM~86 .output_mode = "comb_only";
defparam \memRam|RAM~86 .register_cascade_mode = "off";
defparam \memRam|RAM~86 .sum_lutc_input = "datac";
defparam \memRam|RAM~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \memRam|RAM~87 (
// Equation(s):
// \memRam|RAM~87_combout  = (\addr_i~combout [0] & ((\memRam|RAM~86_combout  & (!\memRam|RAM~46_regout )) # (!\memRam|RAM~86_combout  & ((!\memRam|RAM~38_regout ))))) # (!\addr_i~combout [0] & (((\memRam|RAM~86_combout ))))

	.clk(gnd),
	.dataa(\memRam|RAM~46_regout ),
	.datab(\memRam|RAM~38_regout ),
	.datac(\addr_i~combout [0]),
	.datad(\memRam|RAM~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~87 .lut_mask = "5f30";
defparam \memRam|RAM~87 .operation_mode = "normal";
defparam \memRam|RAM~87 .output_mode = "comb_only";
defparam \memRam|RAM~87 .register_cascade_mode = "off";
defparam \memRam|RAM~87 .sum_lutc_input = "datac";
defparam \memRam|RAM~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \memRam|RAM~90 (
// Equation(s):
// \memRam|RAM~90_combout  = (\addr_i~combout [3] & (((\addr_i~combout [2]) # (\memRam|RAM~87_combout )))) # (!\addr_i~combout [3] & (\memRam|RAM~89_combout  & (!\addr_i~combout [2])))

	.clk(gnd),
	.dataa(\memRam|RAM~89_combout ),
	.datab(\addr_i~combout [3]),
	.datac(\addr_i~combout [2]),
	.datad(\memRam|RAM~87_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~90 .lut_mask = "cec2";
defparam \memRam|RAM~90 .operation_mode = "normal";
defparam \memRam|RAM~90 .output_mode = "comb_only";
defparam \memRam|RAM~90 .register_cascade_mode = "off";
defparam \memRam|RAM~90 .sum_lutc_input = "datac";
defparam \memRam|RAM~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxv_lcell \memRam|RAM~134 (
// Equation(s):
// \memRam|RAM~134_combout  = (\addr_i~combout [0] & (\addr_i~combout [1] & (\addr_i~combout [3] & \addr_i~combout [2])))

	.clk(gnd),
	.dataa(\addr_i~combout [0]),
	.datab(\addr_i~combout [1]),
	.datac(\addr_i~combout [3]),
	.datad(\addr_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~134_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~134 .lut_mask = "8000";
defparam \memRam|RAM~134 .operation_mode = "normal";
defparam \memRam|RAM~134 .output_mode = "comb_only";
defparam \memRam|RAM~134 .register_cascade_mode = "off";
defparam \memRam|RAM~134 .sum_lutc_input = "datac";
defparam \memRam|RAM~134 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \memRam|RAM~135 (
// Equation(s):
// \memRam|RAM~135_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~134_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~134_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~135 .lut_mask = "3000";
defparam \memRam|RAM~135 .operation_mode = "normal";
defparam \memRam|RAM~135 .output_mode = "comb_only";
defparam \memRam|RAM~135 .register_cascade_mode = "off";
defparam \memRam|RAM~135 .sum_lutc_input = "datac";
defparam \memRam|RAM~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxv_lcell \memRam|RAM~62 (
// Equation(s):
// \memRam|RAM~62_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~135_combout , \dato_write_i~combout [2], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~135_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~62_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~62 .lut_mask = "0000";
defparam \memRam|RAM~62 .operation_mode = "normal";
defparam \memRam|RAM~62 .output_mode = "reg_only";
defparam \memRam|RAM~62 .register_cascade_mode = "off";
defparam \memRam|RAM~62 .sum_lutc_input = "datac";
defparam \memRam|RAM~62 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxv_lcell \memRam|RAM~132 (
// Equation(s):
// \memRam|RAM~132_combout  = (!\addr_i~combout [0] & (!\addr_i~combout [1] & (\addr_i~combout [2] & \addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [0]),
	.datab(\addr_i~combout [1]),
	.datac(\addr_i~combout [2]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~132_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~132 .lut_mask = "1000";
defparam \memRam|RAM~132 .operation_mode = "normal";
defparam \memRam|RAM~132 .output_mode = "comb_only";
defparam \memRam|RAM~132 .register_cascade_mode = "off";
defparam \memRam|RAM~132 .sum_lutc_input = "datac";
defparam \memRam|RAM~132 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxv_lcell \memRam|RAM~133 (
// Equation(s):
// \memRam|RAM~133_combout  = (\wren_i~combout  & (((!\rst_i~combout  & \memRam|RAM~132_combout ))))

	.clk(gnd),
	.dataa(\wren_i~combout ),
	.datab(vcc),
	.datac(\rst_i~combout ),
	.datad(\memRam|RAM~132_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~133_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~133 .lut_mask = "0a00";
defparam \memRam|RAM~133 .operation_mode = "normal";
defparam \memRam|RAM~133 .output_mode = "comb_only";
defparam \memRam|RAM~133 .register_cascade_mode = "off";
defparam \memRam|RAM~133 .sum_lutc_input = "datac";
defparam \memRam|RAM~133 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxv_lcell \memRam|RAM~50 (
// Equation(s):
// \memRam|RAM~50_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~133_combout , \dato_write_i~combout [2], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~133_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~50_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~50 .lut_mask = "0000";
defparam \memRam|RAM~50 .operation_mode = "normal";
defparam \memRam|RAM~50 .output_mode = "reg_only";
defparam \memRam|RAM~50 .register_cascade_mode = "off";
defparam \memRam|RAM~50 .sum_lutc_input = "datac";
defparam \memRam|RAM~50 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxv_lcell \memRam|RAM~128 (
// Equation(s):
// \memRam|RAM~128_combout  = (\addr_i~combout [0] & (!\addr_i~combout [1] & (\addr_i~combout [2] & \addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [0]),
	.datab(\addr_i~combout [1]),
	.datac(\addr_i~combout [2]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~128_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~128 .lut_mask = "2000";
defparam \memRam|RAM~128 .operation_mode = "normal";
defparam \memRam|RAM~128 .output_mode = "comb_only";
defparam \memRam|RAM~128 .register_cascade_mode = "off";
defparam \memRam|RAM~128 .sum_lutc_input = "datac";
defparam \memRam|RAM~128 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxv_lcell \memRam|RAM~129 (
// Equation(s):
// \memRam|RAM~129_combout  = (\wren_i~combout  & (((!\rst_i~combout  & \memRam|RAM~128_combout ))))

	.clk(gnd),
	.dataa(\wren_i~combout ),
	.datab(vcc),
	.datac(\rst_i~combout ),
	.datad(\memRam|RAM~128_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~129_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~129 .lut_mask = "0a00";
defparam \memRam|RAM~129 .operation_mode = "normal";
defparam \memRam|RAM~129 .output_mode = "comb_only";
defparam \memRam|RAM~129 .register_cascade_mode = "off";
defparam \memRam|RAM~129 .sum_lutc_input = "datac";
defparam \memRam|RAM~129 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxv_lcell \memRam|RAM~54 (
// Equation(s):
// \memRam|RAM~91  = (\addr_i~combout [0] & ((\addr_i~combout [1]) # ((D1L56Q)))) # (!\addr_i~combout [0] & (!\addr_i~combout [1] & ((\memRam|RAM~50_regout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [0]),
	.datab(\addr_i~combout [1]),
	.datac(\dato_write_i~combout [2]),
	.datad(\memRam|RAM~50_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~129_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~91 ),
	.regout(\memRam|RAM~54_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~54 .lut_mask = "b9a8";
defparam \memRam|RAM~54 .operation_mode = "normal";
defparam \memRam|RAM~54 .output_mode = "comb_only";
defparam \memRam|RAM~54 .register_cascade_mode = "off";
defparam \memRam|RAM~54 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~54 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxv_lcell \memRam|RAM~130 (
// Equation(s):
// \memRam|RAM~130_combout  = (\addr_i~combout [1] & (!\addr_i~combout [0] & (\addr_i~combout [2] & \addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [0]),
	.datac(\addr_i~combout [2]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~130_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~130 .lut_mask = "2000";
defparam \memRam|RAM~130 .operation_mode = "normal";
defparam \memRam|RAM~130 .output_mode = "comb_only";
defparam \memRam|RAM~130 .register_cascade_mode = "off";
defparam \memRam|RAM~130 .sum_lutc_input = "datac";
defparam \memRam|RAM~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxv_lcell \memRam|RAM~131 (
// Equation(s):
// \memRam|RAM~131_combout  = (\wren_i~combout  & (((!\rst_i~combout  & \memRam|RAM~130_combout ))))

	.clk(gnd),
	.dataa(\wren_i~combout ),
	.datab(vcc),
	.datac(\rst_i~combout ),
	.datad(\memRam|RAM~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~131_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~131 .lut_mask = "0a00";
defparam \memRam|RAM~131 .operation_mode = "normal";
defparam \memRam|RAM~131 .output_mode = "comb_only";
defparam \memRam|RAM~131 .register_cascade_mode = "off";
defparam \memRam|RAM~131 .sum_lutc_input = "datac";
defparam \memRam|RAM~131 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxv_lcell \memRam|RAM~58 (
// Equation(s):
// \memRam|RAM~92  = (\addr_i~combout [1] & ((\memRam|RAM~91  & (\memRam|RAM~62_regout )) # (!\memRam|RAM~91  & ((D1L60Q))))) # (!\addr_i~combout [1] & (((\memRam|RAM~91 ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [1]),
	.datab(\memRam|RAM~62_regout ),
	.datac(\dato_write_i~combout [2]),
	.datad(\memRam|RAM~91 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~131_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~92 ),
	.regout(\memRam|RAM~58_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~58 .lut_mask = "dda0";
defparam \memRam|RAM~58 .operation_mode = "normal";
defparam \memRam|RAM~58 .output_mode = "comb_only";
defparam \memRam|RAM~58 .register_cascade_mode = "off";
defparam \memRam|RAM~58 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~58 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \memRam|RAM~118 (
// Equation(s):
// \memRam|RAM~118_combout  = (\addr_i~combout [2] & (\addr_i~combout [1] & (\addr_i~combout [0] & !\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [2]),
	.datab(\addr_i~combout [1]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~118_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~118 .lut_mask = "0080";
defparam \memRam|RAM~118 .operation_mode = "normal";
defparam \memRam|RAM~118 .output_mode = "comb_only";
defparam \memRam|RAM~118 .register_cascade_mode = "off";
defparam \memRam|RAM~118 .sum_lutc_input = "datac";
defparam \memRam|RAM~118 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxv_lcell \memRam|RAM~119 (
// Equation(s):
// \memRam|RAM~119_combout  = (!\rst_i~combout  & (\wren_i~combout  & ((\memRam|RAM~118_combout ))))

	.clk(gnd),
	.dataa(\rst_i~combout ),
	.datab(\wren_i~combout ),
	.datac(vcc),
	.datad(\memRam|RAM~118_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~119_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~119 .lut_mask = "4400";
defparam \memRam|RAM~119 .operation_mode = "normal";
defparam \memRam|RAM~119 .output_mode = "comb_only";
defparam \memRam|RAM~119 .register_cascade_mode = "off";
defparam \memRam|RAM~119 .sum_lutc_input = "datac";
defparam \memRam|RAM~119 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \memRam|RAM~30 (
// Equation(s):
// \memRam|RAM~30_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~119_combout , \dato_write_i~combout [2], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~119_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~30_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~30 .lut_mask = "0000";
defparam \memRam|RAM~30 .operation_mode = "normal";
defparam \memRam|RAM~30 .output_mode = "reg_only";
defparam \memRam|RAM~30 .register_cascade_mode = "off";
defparam \memRam|RAM~30 .sum_lutc_input = "datac";
defparam \memRam|RAM~30 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \memRam|RAM~116 (
// Equation(s):
// \memRam|RAM~116_combout  = (!\addr_i~combout [1] & (\addr_i~combout [2] & (!\addr_i~combout [0] & !\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~116_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~116 .lut_mask = "0004";
defparam \memRam|RAM~116 .operation_mode = "normal";
defparam \memRam|RAM~116 .output_mode = "comb_only";
defparam \memRam|RAM~116 .register_cascade_mode = "off";
defparam \memRam|RAM~116 .sum_lutc_input = "datac";
defparam \memRam|RAM~116 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \memRam|RAM~117 (
// Equation(s):
// \memRam|RAM~117_combout  = ((\memRam|RAM~116_combout  & (\wren_i~combout  & !\rst_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\memRam|RAM~116_combout ),
	.datac(\wren_i~combout ),
	.datad(\rst_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~117_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~117 .lut_mask = "00c0";
defparam \memRam|RAM~117 .operation_mode = "normal";
defparam \memRam|RAM~117 .output_mode = "comb_only";
defparam \memRam|RAM~117 .register_cascade_mode = "off";
defparam \memRam|RAM~117 .sum_lutc_input = "datac";
defparam \memRam|RAM~117 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \memRam|RAM~18 (
// Equation(s):
// \memRam|RAM~18_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~117_combout , \dato_write_i~combout [2], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~117_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~18_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~18 .lut_mask = "0000";
defparam \memRam|RAM~18 .operation_mode = "normal";
defparam \memRam|RAM~18 .output_mode = "reg_only";
defparam \memRam|RAM~18 .register_cascade_mode = "off";
defparam \memRam|RAM~18 .sum_lutc_input = "datac";
defparam \memRam|RAM~18 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxv_lcell \memRam|RAM~112 (
// Equation(s):
// \memRam|RAM~112_combout  = (!\addr_i~combout [1] & (\addr_i~combout [2] & (\addr_i~combout [0] & !\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~112_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~112 .lut_mask = "0040";
defparam \memRam|RAM~112 .operation_mode = "normal";
defparam \memRam|RAM~112 .output_mode = "comb_only";
defparam \memRam|RAM~112 .register_cascade_mode = "off";
defparam \memRam|RAM~112 .sum_lutc_input = "datac";
defparam \memRam|RAM~112 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxv_lcell \memRam|RAM~113 (
// Equation(s):
// \memRam|RAM~113_combout  = ((!\rst_i~combout  & (\wren_i~combout  & \memRam|RAM~112_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_i~combout ),
	.datac(\wren_i~combout ),
	.datad(\memRam|RAM~112_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~113_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~113 .lut_mask = "3000";
defparam \memRam|RAM~113 .operation_mode = "normal";
defparam \memRam|RAM~113 .output_mode = "comb_only";
defparam \memRam|RAM~113 .register_cascade_mode = "off";
defparam \memRam|RAM~113 .sum_lutc_input = "datac";
defparam \memRam|RAM~113 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxv_lcell \memRam|RAM~22 (
// Equation(s):
// \memRam|RAM~84  = (\addr_i~combout [0] & ((\addr_i~combout [1]) # ((D1L24Q)))) # (!\addr_i~combout [0] & (!\addr_i~combout [1] & ((\memRam|RAM~18_regout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [0]),
	.datab(\addr_i~combout [1]),
	.datac(\dato_write_i~combout [2]),
	.datad(\memRam|RAM~18_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~113_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~84 ),
	.regout(\memRam|RAM~22_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~22 .lut_mask = "b9a8";
defparam \memRam|RAM~22 .operation_mode = "normal";
defparam \memRam|RAM~22 .output_mode = "comb_only";
defparam \memRam|RAM~22 .register_cascade_mode = "off";
defparam \memRam|RAM~22 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~22 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxv_lcell \memRam|RAM~114 (
// Equation(s):
// \memRam|RAM~114_combout  = (\addr_i~combout [1] & (!\addr_i~combout [0] & (!\addr_i~combout [3] & \addr_i~combout [2])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [0]),
	.datac(\addr_i~combout [3]),
	.datad(\addr_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~114_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~114 .lut_mask = "0200";
defparam \memRam|RAM~114 .operation_mode = "normal";
defparam \memRam|RAM~114 .output_mode = "comb_only";
defparam \memRam|RAM~114 .register_cascade_mode = "off";
defparam \memRam|RAM~114 .sum_lutc_input = "datac";
defparam \memRam|RAM~114 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \memRam|RAM~115 (
// Equation(s):
// \memRam|RAM~115_combout  = ((\memRam|RAM~114_combout  & (\wren_i~combout  & !\rst_i~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\memRam|RAM~114_combout ),
	.datac(\wren_i~combout ),
	.datad(\rst_i~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~115_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~115 .lut_mask = "00c0";
defparam \memRam|RAM~115 .operation_mode = "normal";
defparam \memRam|RAM~115 .output_mode = "comb_only";
defparam \memRam|RAM~115 .register_cascade_mode = "off";
defparam \memRam|RAM~115 .sum_lutc_input = "datac";
defparam \memRam|RAM~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \memRam|RAM~26 (
// Equation(s):
// \memRam|RAM~85  = (\addr_i~combout [1] & ((\memRam|RAM~84  & (\memRam|RAM~30_regout )) # (!\memRam|RAM~84  & ((D1L28Q))))) # (!\addr_i~combout [1] & (((\memRam|RAM~84 ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [1]),
	.datab(\memRam|RAM~30_regout ),
	.datac(\dato_write_i~combout [2]),
	.datad(\memRam|RAM~84 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~115_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~85 ),
	.regout(\memRam|RAM~26_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~26 .lut_mask = "dda0";
defparam \memRam|RAM~26 .operation_mode = "normal";
defparam \memRam|RAM~26 .output_mode = "comb_only";
defparam \memRam|RAM~26 .register_cascade_mode = "off";
defparam \memRam|RAM~26 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~26 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \memRam|RAM~93 (
// Equation(s):
// \memRam|RAM~93_combout  = (\memRam|RAM~90_combout  & ((\memRam|RAM~92 ) # ((!\addr_i~combout [2])))) # (!\memRam|RAM~90_combout  & (((\addr_i~combout [2] & \memRam|RAM~85 ))))

	.clk(gnd),
	.dataa(\memRam|RAM~90_combout ),
	.datab(\memRam|RAM~92 ),
	.datac(\addr_i~combout [2]),
	.datad(\memRam|RAM~85 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~93 .lut_mask = "da8a";
defparam \memRam|RAM~93 .operation_mode = "normal";
defparam \memRam|RAM~93 .output_mode = "comb_only";
defparam \memRam|RAM~93 .register_cascade_mode = "off";
defparam \memRam|RAM~93 .sum_lutc_input = "datac";
defparam \memRam|RAM~93 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \rden_i~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rden_i~combout ),
	.padio(rden_i));
// synopsys translate_off
defparam \rden_i~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxv_lcell \memRam|Mux0~0 (
// Equation(s):
// \memRam|Mux0~0_combout  = (\addr_i~combout [1] & (((\addr_i~combout [0]) # (!\addr_i~combout [3])))) # (!\addr_i~combout [1] & (\addr_i~combout [2]))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [0]),
	.datad(\addr_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|Mux0~0 .lut_mask = "e4ee";
defparam \memRam|Mux0~0 .operation_mode = "normal";
defparam \memRam|Mux0~0 .output_mode = "comb_only";
defparam \memRam|Mux0~0 .register_cascade_mode = "off";
defparam \memRam|Mux0~0 .sum_lutc_input = "datac";
defparam \memRam|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxv_lcell \memRam|dato_read_o[2]~2 (
// Equation(s):
// \memRam|dato_read_o[2]~2_combout  = ((\memRam|RAM~93_combout  & (\rden_i~combout  & \memRam|Mux0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\memRam|RAM~93_combout ),
	.datac(\rden_i~combout ),
	.datad(\memRam|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|dato_read_o[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|dato_read_o[2]~2 .lut_mask = "c000";
defparam \memRam|dato_read_o[2]~2 .operation_mode = "normal";
defparam \memRam|dato_read_o[2]~2 .output_mode = "comb_only";
defparam \memRam|dato_read_o[2]~2 .register_cascade_mode = "off";
defparam \memRam|dato_read_o[2]~2 .sum_lutc_input = "datac";
defparam \memRam|dato_read_o[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dato_write_i[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dato_write_i~combout [3]),
	.padio(dato_write_i[3]));
// synopsys translate_off
defparam \dato_write_i[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \memRam|RAM~31 (
// Equation(s):
// \memRam|RAM~31_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~119_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~119_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~31_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~31 .lut_mask = "0f0f";
defparam \memRam|RAM~31 .operation_mode = "normal";
defparam \memRam|RAM~31 .output_mode = "reg_only";
defparam \memRam|RAM~31 .register_cascade_mode = "off";
defparam \memRam|RAM~31 .sum_lutc_input = "datac";
defparam \memRam|RAM~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \memRam|RAM~15 (
// Equation(s):
// \memRam|RAM~15_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~127_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~127_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~15_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~15 .lut_mask = "0f0f";
defparam \memRam|RAM~15 .operation_mode = "normal";
defparam \memRam|RAM~15 .output_mode = "reg_only";
defparam \memRam|RAM~15 .register_cascade_mode = "off";
defparam \memRam|RAM~15 .sum_lutc_input = "datac";
defparam \memRam|RAM~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \memRam|RAM~47 (
// Equation(s):
// \memRam|RAM~101  = (\addr_i~combout [3] & (((D1L49Q) # (\addr_i~combout [2])))) # (!\addr_i~combout [3] & (!\memRam|RAM~15_regout  & ((!\addr_i~combout [2]))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [3]),
	.datab(\memRam|RAM~15_regout ),
	.datac(\dato_write_i~combout [3]),
	.datad(\addr_i~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~111_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~101 ),
	.regout(\memRam|RAM~47_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~47 .lut_mask = "aab1";
defparam \memRam|RAM~47 .operation_mode = "normal";
defparam \memRam|RAM~47 .output_mode = "comb_only";
defparam \memRam|RAM~47 .register_cascade_mode = "off";
defparam \memRam|RAM~47 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~47 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxv_lcell \memRam|RAM~63 (
// Equation(s):
// \memRam|RAM~102  = (\addr_i~combout [2] & ((\memRam|RAM~101  & ((D1L65Q))) # (!\memRam|RAM~101  & (!\memRam|RAM~31_regout )))) # (!\addr_i~combout [2] & (((\memRam|RAM~101 ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [2]),
	.datab(\memRam|RAM~31_regout ),
	.datac(\dato_write_i~combout [3]),
	.datad(\memRam|RAM~101 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~135_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~102 ),
	.regout(\memRam|RAM~63_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~63 .lut_mask = "f522";
defparam \memRam|RAM~63 .operation_mode = "normal";
defparam \memRam|RAM~63 .output_mode = "comb_only";
defparam \memRam|RAM~63 .register_cascade_mode = "off";
defparam \memRam|RAM~63 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~63 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxv_lcell \memRam|RAM~7 (
// Equation(s):
// \memRam|RAM~7_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~123_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~123_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~7_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~7 .lut_mask = "00ff";
defparam \memRam|RAM~7 .operation_mode = "normal";
defparam \memRam|RAM~7 .output_mode = "reg_only";
defparam \memRam|RAM~7 .register_cascade_mode = "off";
defparam \memRam|RAM~7 .sum_lutc_input = "datac";
defparam \memRam|RAM~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxv_lcell \memRam|RAM~39 (
// Equation(s):
// \memRam|RAM~94  = (\addr_i~combout [2] & (\addr_i~combout [3])) # (!\addr_i~combout [2] & ((\addr_i~combout [3] & (D1L41Q)) # (!\addr_i~combout [3] & ((!\memRam|RAM~7_regout )))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [2]),
	.datab(\addr_i~combout [3]),
	.datac(\dato_write_i~combout [3]),
	.datad(\memRam|RAM~7_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~107_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~94 ),
	.regout(\memRam|RAM~39_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~39 .lut_mask = "c8d9";
defparam \memRam|RAM~39 .operation_mode = "normal";
defparam \memRam|RAM~39 .output_mode = "comb_only";
defparam \memRam|RAM~39 .register_cascade_mode = "off";
defparam \memRam|RAM~39 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~39 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxv_lcell \memRam|RAM~23 (
// Equation(s):
// \memRam|RAM~23_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~113_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~113_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~23_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~23 .lut_mask = "00ff";
defparam \memRam|RAM~23 .operation_mode = "normal";
defparam \memRam|RAM~23 .output_mode = "reg_only";
defparam \memRam|RAM~23 .register_cascade_mode = "off";
defparam \memRam|RAM~23 .sum_lutc_input = "datac";
defparam \memRam|RAM~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxv_lcell \memRam|RAM~55 (
// Equation(s):
// \memRam|RAM~95  = (\addr_i~combout [2] & ((\memRam|RAM~94  & (D1L57Q)) # (!\memRam|RAM~94  & ((!\memRam|RAM~23_regout ))))) # (!\addr_i~combout [2] & (\memRam|RAM~94 ))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [2]),
	.datab(\memRam|RAM~94 ),
	.datac(\dato_write_i~combout [3]),
	.datad(\memRam|RAM~23_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~129_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~95 ),
	.regout(\memRam|RAM~55_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~55 .lut_mask = "c4e6";
defparam \memRam|RAM~55 .operation_mode = "normal";
defparam \memRam|RAM~55 .output_mode = "comb_only";
defparam \memRam|RAM~55 .register_cascade_mode = "off";
defparam \memRam|RAM~55 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~55 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxv_lcell \memRam|RAM~51 (
// Equation(s):
// \memRam|RAM~51_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~133_combout , \dato_write_i~combout [3], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~133_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~51_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~51 .lut_mask = "0000";
defparam \memRam|RAM~51 .operation_mode = "normal";
defparam \memRam|RAM~51 .output_mode = "reg_only";
defparam \memRam|RAM~51 .register_cascade_mode = "off";
defparam \memRam|RAM~51 .sum_lutc_input = "datac";
defparam \memRam|RAM~51 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxv_lcell \memRam|RAM~3 (
// Equation(s):
// \memRam|RAM~3_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~125_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~125_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~3_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~3 .lut_mask = "0f0f";
defparam \memRam|RAM~3 .operation_mode = "normal";
defparam \memRam|RAM~3 .output_mode = "reg_only";
defparam \memRam|RAM~3 .register_cascade_mode = "off";
defparam \memRam|RAM~3 .sum_lutc_input = "datac";
defparam \memRam|RAM~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \memRam|RAM~19 (
// Equation(s):
// \memRam|RAM~19_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~117_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~117_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~19_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~19 .lut_mask = "00ff";
defparam \memRam|RAM~19 .operation_mode = "normal";
defparam \memRam|RAM~19 .output_mode = "reg_only";
defparam \memRam|RAM~19 .register_cascade_mode = "off";
defparam \memRam|RAM~19 .sum_lutc_input = "datac";
defparam \memRam|RAM~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxv_lcell \memRam|RAM~98 (
// Equation(s):
// \memRam|RAM~98_combout  = (\addr_i~combout [2] & (((\addr_i~combout [3]) # (!\memRam|RAM~19_regout )))) # (!\addr_i~combout [2] & (!\memRam|RAM~3_regout  & (!\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\memRam|RAM~3_regout ),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [3]),
	.datad(\memRam|RAM~19_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~98 .lut_mask = "c1cd";
defparam \memRam|RAM~98 .operation_mode = "normal";
defparam \memRam|RAM~98 .output_mode = "comb_only";
defparam \memRam|RAM~98 .register_cascade_mode = "off";
defparam \memRam|RAM~98 .sum_lutc_input = "datac";
defparam \memRam|RAM~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxv_lcell \memRam|RAM~35 (
// Equation(s):
// \memRam|RAM~99  = (\addr_i~combout [3] & ((\memRam|RAM~98_combout  & (\memRam|RAM~51_regout )) # (!\memRam|RAM~98_combout  & ((D1L37Q))))) # (!\addr_i~combout [3] & (((\memRam|RAM~98_combout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [3]),
	.datab(\memRam|RAM~51_regout ),
	.datac(\dato_write_i~combout [3]),
	.datad(\memRam|RAM~98_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~109_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~99 ),
	.regout(\memRam|RAM~35_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~35 .lut_mask = "dda0";
defparam \memRam|RAM~35 .operation_mode = "normal";
defparam \memRam|RAM~35 .output_mode = "comb_only";
defparam \memRam|RAM~35 .register_cascade_mode = "off";
defparam \memRam|RAM~35 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~35 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxv_lcell \memRam|RAM~59 (
// Equation(s):
// \memRam|RAM~59_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~131_combout , \dato_write_i~combout [3], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~131_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~59_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~59 .lut_mask = "0000";
defparam \memRam|RAM~59 .operation_mode = "normal";
defparam \memRam|RAM~59 .output_mode = "reg_only";
defparam \memRam|RAM~59 .register_cascade_mode = "off";
defparam \memRam|RAM~59 .sum_lutc_input = "datac";
defparam \memRam|RAM~59 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxv_lcell \memRam|RAM~11 (
// Equation(s):
// \memRam|RAM~11_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~121_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~121_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~11_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~11 .lut_mask = "00ff";
defparam \memRam|RAM~11 .operation_mode = "normal";
defparam \memRam|RAM~11 .output_mode = "reg_only";
defparam \memRam|RAM~11 .register_cascade_mode = "off";
defparam \memRam|RAM~11 .sum_lutc_input = "datac";
defparam \memRam|RAM~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \memRam|RAM~27 (
// Equation(s):
// \memRam|RAM~27_regout  = DFFEAS((((!\dato_write_i~combout [3]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~115_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~115_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~27_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~27 .lut_mask = "00ff";
defparam \memRam|RAM~27 .operation_mode = "normal";
defparam \memRam|RAM~27 .output_mode = "reg_only";
defparam \memRam|RAM~27 .register_cascade_mode = "off";
defparam \memRam|RAM~27 .sum_lutc_input = "datac";
defparam \memRam|RAM~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxv_lcell \memRam|RAM~96 (
// Equation(s):
// \memRam|RAM~96_combout  = (\addr_i~combout [2] & (((\addr_i~combout [3]) # (!\memRam|RAM~27_regout )))) # (!\addr_i~combout [2] & (!\memRam|RAM~11_regout  & (!\addr_i~combout [3])))

	.clk(gnd),
	.dataa(\memRam|RAM~11_regout ),
	.datab(\addr_i~combout [2]),
	.datac(\addr_i~combout [3]),
	.datad(\memRam|RAM~27_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~96 .lut_mask = "c1cd";
defparam \memRam|RAM~96 .operation_mode = "normal";
defparam \memRam|RAM~96 .output_mode = "comb_only";
defparam \memRam|RAM~96 .register_cascade_mode = "off";
defparam \memRam|RAM~96 .sum_lutc_input = "datac";
defparam \memRam|RAM~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxv_lcell \memRam|RAM~43 (
// Equation(s):
// \memRam|RAM~97  = (\addr_i~combout [3] & ((\memRam|RAM~96_combout  & (\memRam|RAM~59_regout )) # (!\memRam|RAM~96_combout  & ((D1L45Q))))) # (!\addr_i~combout [3] & (((\memRam|RAM~96_combout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [3]),
	.datab(\memRam|RAM~59_regout ),
	.datac(\dato_write_i~combout [3]),
	.datad(\memRam|RAM~96_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~105_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~97 ),
	.regout(\memRam|RAM~43_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~43 .lut_mask = "dda0";
defparam \memRam|RAM~43 .operation_mode = "normal";
defparam \memRam|RAM~43 .output_mode = "comb_only";
defparam \memRam|RAM~43 .register_cascade_mode = "off";
defparam \memRam|RAM~43 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~43 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxv_lcell \memRam|RAM~100 (
// Equation(s):
// \memRam|RAM~100_combout  = (\addr_i~combout [1] & (((\addr_i~combout [0]) # (\memRam|RAM~97 )))) # (!\addr_i~combout [1] & (\memRam|RAM~99  & (!\addr_i~combout [0])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\memRam|RAM~99 ),
	.datac(\addr_i~combout [0]),
	.datad(\memRam|RAM~97 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~100 .lut_mask = "aea4";
defparam \memRam|RAM~100 .operation_mode = "normal";
defparam \memRam|RAM~100 .output_mode = "comb_only";
defparam \memRam|RAM~100 .register_cascade_mode = "off";
defparam \memRam|RAM~100 .sum_lutc_input = "datac";
defparam \memRam|RAM~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxv_lcell \memRam|RAM~103 (
// Equation(s):
// \memRam|RAM~103_combout  = (\addr_i~combout [0] & ((\memRam|RAM~100_combout  & (\memRam|RAM~102 )) # (!\memRam|RAM~100_combout  & ((\memRam|RAM~95 ))))) # (!\addr_i~combout [0] & (((\memRam|RAM~100_combout ))))

	.clk(gnd),
	.dataa(\memRam|RAM~102 ),
	.datab(\addr_i~combout [0]),
	.datac(\memRam|RAM~95 ),
	.datad(\memRam|RAM~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~103 .lut_mask = "bbc0";
defparam \memRam|RAM~103 .operation_mode = "normal";
defparam \memRam|RAM~103 .output_mode = "comb_only";
defparam \memRam|RAM~103 .register_cascade_mode = "off";
defparam \memRam|RAM~103 .sum_lutc_input = "datac";
defparam \memRam|RAM~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxv_lcell \memRam|dato_read_o[3]~3 (
// Equation(s):
// \memRam|dato_read_o[3]~3_combout  = ((\memRam|RAM~103_combout  & (\rden_i~combout  & \memRam|Mux0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\memRam|RAM~103_combout ),
	.datac(\rden_i~combout ),
	.datad(\memRam|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|dato_read_o[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|dato_read_o[3]~3 .lut_mask = "c000";
defparam \memRam|dato_read_o[3]~3 .operation_mode = "normal";
defparam \memRam|dato_read_o[3]~3 .output_mode = "comb_only";
defparam \memRam|dato_read_o[3]~3 .register_cascade_mode = "off";
defparam \memRam|dato_read_o[3]~3 .sum_lutc_input = "datac";
defparam \memRam|dato_read_o[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dato_write_i[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dato_write_i~combout [0]),
	.padio(dato_write_i[0]));
// synopsys translate_off
defparam \dato_write_i[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxv_lcell \memRam|RAM~8 (
// Equation(s):
// \memRam|RAM~8_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~121_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~121_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~8_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~8 .lut_mask = "0f0f";
defparam \memRam|RAM~8 .operation_mode = "normal";
defparam \memRam|RAM~8 .output_mode = "reg_only";
defparam \memRam|RAM~8 .register_cascade_mode = "off";
defparam \memRam|RAM~8 .sum_lutc_input = "datac";
defparam \memRam|RAM~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxv_lcell \memRam|RAM~0 (
// Equation(s):
// \memRam|RAM~0_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~125_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~125_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~0 .lut_mask = "0f0f";
defparam \memRam|RAM~0 .operation_mode = "normal";
defparam \memRam|RAM~0 .output_mode = "reg_only";
defparam \memRam|RAM~0 .register_cascade_mode = "off";
defparam \memRam|RAM~0 .sum_lutc_input = "datac";
defparam \memRam|RAM~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxv_lcell \memRam|RAM~4 (
// Equation(s):
// \memRam|RAM~68  = (\addr_i~combout [1] & (((\addr_i~combout [0])))) # (!\addr_i~combout [1] & ((\addr_i~combout [0] & ((D1L6Q))) # (!\addr_i~combout [0] & (!\memRam|RAM~0_regout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\memRam|RAM~0_regout ),
	.datab(\addr_i~combout [1]),
	.datac(\dato_write_i~combout [0]),
	.datad(\addr_i~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~123_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~68 ),
	.regout(\memRam|RAM~4_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~4 .lut_mask = "fc11";
defparam \memRam|RAM~4 .operation_mode = "normal";
defparam \memRam|RAM~4 .output_mode = "comb_only";
defparam \memRam|RAM~4 .register_cascade_mode = "off";
defparam \memRam|RAM~4 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \memRam|RAM~12 (
// Equation(s):
// \memRam|RAM~69  = (\addr_i~combout [1] & ((\memRam|RAM~68  & ((D1L14Q))) # (!\memRam|RAM~68  & (!\memRam|RAM~8_regout )))) # (!\addr_i~combout [1] & (((\memRam|RAM~68 ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\memRam|RAM~8_regout ),
	.datab(\addr_i~combout [1]),
	.datac(\dato_write_i~combout [0]),
	.datad(\memRam|RAM~68 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~127_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~69 ),
	.regout(\memRam|RAM~12_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~12 .lut_mask = "f344";
defparam \memRam|RAM~12 .operation_mode = "normal";
defparam \memRam|RAM~12 .output_mode = "comb_only";
defparam \memRam|RAM~12 .register_cascade_mode = "off";
defparam \memRam|RAM~12 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~12 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \memRam|RAM~28 (
// Equation(s):
// \memRam|RAM~28_regout  = DFFEAS((((\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~119_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~119_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~28_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~28 .lut_mask = "ff00";
defparam \memRam|RAM~28 .operation_mode = "normal";
defparam \memRam|RAM~28 .output_mode = "reg_only";
defparam \memRam|RAM~28 .register_cascade_mode = "off";
defparam \memRam|RAM~28 .sum_lutc_input = "datac";
defparam \memRam|RAM~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \memRam|RAM~16 (
// Equation(s):
// \memRam|RAM~16_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~117_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~117_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~16_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~16 .lut_mask = "0f0f";
defparam \memRam|RAM~16 .operation_mode = "normal";
defparam \memRam|RAM~16 .output_mode = "reg_only";
defparam \memRam|RAM~16 .register_cascade_mode = "off";
defparam \memRam|RAM~16 .sum_lutc_input = "datac";
defparam \memRam|RAM~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \memRam|RAM~24 (
// Equation(s):
// \memRam|RAM~24_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~115_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~115_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~24_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~24 .lut_mask = "0f0f";
defparam \memRam|RAM~24 .operation_mode = "normal";
defparam \memRam|RAM~24 .output_mode = "reg_only";
defparam \memRam|RAM~24 .register_cascade_mode = "off";
defparam \memRam|RAM~24 .sum_lutc_input = "datac";
defparam \memRam|RAM~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \memRam|RAM~66 (
// Equation(s):
// \memRam|RAM~66_combout  = (\addr_i~combout [1] & (((\addr_i~combout [0]) # (!\memRam|RAM~24_regout )))) # (!\addr_i~combout [1] & (!\memRam|RAM~16_regout  & (!\addr_i~combout [0])))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\memRam|RAM~16_regout ),
	.datac(\addr_i~combout [0]),
	.datad(\memRam|RAM~24_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~66 .lut_mask = "a1ab";
defparam \memRam|RAM~66 .operation_mode = "normal";
defparam \memRam|RAM~66 .output_mode = "comb_only";
defparam \memRam|RAM~66 .register_cascade_mode = "off";
defparam \memRam|RAM~66 .sum_lutc_input = "datac";
defparam \memRam|RAM~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxv_lcell \memRam|RAM~20 (
// Equation(s):
// \memRam|RAM~67  = (\addr_i~combout [0] & ((\memRam|RAM~66_combout  & (\memRam|RAM~28_regout )) # (!\memRam|RAM~66_combout  & ((D1L22Q))))) # (!\addr_i~combout [0] & (((\memRam|RAM~66_combout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [0]),
	.datab(\memRam|RAM~28_regout ),
	.datac(\dato_write_i~combout [0]),
	.datad(\memRam|RAM~66_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~113_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~67 ),
	.regout(\memRam|RAM~20_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~20 .lut_mask = "dda0";
defparam \memRam|RAM~20 .operation_mode = "normal";
defparam \memRam|RAM~20 .output_mode = "comb_only";
defparam \memRam|RAM~20 .register_cascade_mode = "off";
defparam \memRam|RAM~20 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~20 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxv_lcell \memRam|RAM~70 (
// Equation(s):
// \memRam|RAM~70_combout  = (\addr_i~combout [3] & (\addr_i~combout [2])) # (!\addr_i~combout [3] & ((\addr_i~combout [2] & ((\memRam|RAM~67 ))) # (!\addr_i~combout [2] & (\memRam|RAM~69 ))))

	.clk(gnd),
	.dataa(\addr_i~combout [3]),
	.datab(\addr_i~combout [2]),
	.datac(\memRam|RAM~69 ),
	.datad(\memRam|RAM~67 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~70 .lut_mask = "dc98";
defparam \memRam|RAM~70 .operation_mode = "normal";
defparam \memRam|RAM~70 .output_mode = "comb_only";
defparam \memRam|RAM~70 .register_cascade_mode = "off";
defparam \memRam|RAM~70 .sum_lutc_input = "datac";
defparam \memRam|RAM~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxv_lcell \memRam|RAM~60 (
// Equation(s):
// \memRam|RAM~60_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~135_combout , \dato_write_i~combout [0], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~135_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~60_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~60 .lut_mask = "0000";
defparam \memRam|RAM~60 .operation_mode = "normal";
defparam \memRam|RAM~60 .output_mode = "reg_only";
defparam \memRam|RAM~60 .register_cascade_mode = "off";
defparam \memRam|RAM~60 .sum_lutc_input = "datac";
defparam \memRam|RAM~60 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxv_lcell \memRam|RAM~56 (
// Equation(s):
// \memRam|RAM~56_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~131_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~131_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~56_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~56 .lut_mask = "0f0f";
defparam \memRam|RAM~56 .operation_mode = "normal";
defparam \memRam|RAM~56 .output_mode = "reg_only";
defparam \memRam|RAM~56 .register_cascade_mode = "off";
defparam \memRam|RAM~56 .sum_lutc_input = "datac";
defparam \memRam|RAM~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxv_lcell \memRam|RAM~48 (
// Equation(s):
// \memRam|RAM~48_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~133_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~133_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~48_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~48 .lut_mask = "0f0f";
defparam \memRam|RAM~48 .operation_mode = "normal";
defparam \memRam|RAM~48 .output_mode = "reg_only";
defparam \memRam|RAM~48 .register_cascade_mode = "off";
defparam \memRam|RAM~48 .sum_lutc_input = "datac";
defparam \memRam|RAM~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxv_lcell \memRam|RAM~71 (
// Equation(s):
// \memRam|RAM~71_combout  = (\addr_i~combout [1] & (((\addr_i~combout [0])) # (!\memRam|RAM~56_regout ))) # (!\addr_i~combout [1] & (((!\addr_i~combout [0] & !\memRam|RAM~48_regout ))))

	.clk(gnd),
	.dataa(\addr_i~combout [1]),
	.datab(\memRam|RAM~56_regout ),
	.datac(\addr_i~combout [0]),
	.datad(\memRam|RAM~48_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~71 .lut_mask = "a2a7";
defparam \memRam|RAM~71 .operation_mode = "normal";
defparam \memRam|RAM~71 .output_mode = "comb_only";
defparam \memRam|RAM~71 .register_cascade_mode = "off";
defparam \memRam|RAM~71 .sum_lutc_input = "datac";
defparam \memRam|RAM~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxv_lcell \memRam|RAM~52 (
// Equation(s):
// \memRam|RAM~72  = (\addr_i~combout [0] & ((\memRam|RAM~71_combout  & (\memRam|RAM~60_regout )) # (!\memRam|RAM~71_combout  & ((D1L54Q))))) # (!\addr_i~combout [0] & (((\memRam|RAM~71_combout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [0]),
	.datab(\memRam|RAM~60_regout ),
	.datac(\dato_write_i~combout [0]),
	.datad(\memRam|RAM~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~129_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~72 ),
	.regout(\memRam|RAM~52_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~52 .lut_mask = "dda0";
defparam \memRam|RAM~52 .operation_mode = "normal";
defparam \memRam|RAM~52 .output_mode = "comb_only";
defparam \memRam|RAM~52 .register_cascade_mode = "off";
defparam \memRam|RAM~52 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~52 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxv_lcell \memRam|RAM~40 (
// Equation(s):
// \memRam|RAM~40_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~105_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~105_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~40_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~40 .lut_mask = "00ff";
defparam \memRam|RAM~40 .operation_mode = "normal";
defparam \memRam|RAM~40 .output_mode = "reg_only";
defparam \memRam|RAM~40 .register_cascade_mode = "off";
defparam \memRam|RAM~40 .sum_lutc_input = "datac";
defparam \memRam|RAM~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxv_lcell \memRam|RAM~32 (
// Equation(s):
// \memRam|RAM~32_regout  = DFFEAS((((!\dato_write_i~combout [0]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~109_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~109_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~32_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~32 .lut_mask = "00ff";
defparam \memRam|RAM~32 .operation_mode = "normal";
defparam \memRam|RAM~32 .output_mode = "reg_only";
defparam \memRam|RAM~32 .register_cascade_mode = "off";
defparam \memRam|RAM~32 .sum_lutc_input = "datac";
defparam \memRam|RAM~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxv_lcell \memRam|RAM~36 (
// Equation(s):
// \memRam|RAM~64  = (\addr_i~combout [1] & (((\addr_i~combout [0])))) # (!\addr_i~combout [1] & ((\addr_i~combout [0] & ((D1L38Q))) # (!\addr_i~combout [0] & (!\memRam|RAM~32_regout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [1]),
	.datab(\memRam|RAM~32_regout ),
	.datac(\dato_write_i~combout [0]),
	.datad(\addr_i~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~107_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~64 ),
	.regout(\memRam|RAM~36_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~36 .lut_mask = "fa11";
defparam \memRam|RAM~36 .operation_mode = "normal";
defparam \memRam|RAM~36 .output_mode = "comb_only";
defparam \memRam|RAM~36 .register_cascade_mode = "off";
defparam \memRam|RAM~36 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~36 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxv_lcell \memRam|RAM~44 (
// Equation(s):
// \memRam|RAM~65  = (\memRam|RAM~64  & (((D1L46Q) # (!\addr_i~combout [1])))) # (!\memRam|RAM~64  & (!\memRam|RAM~40_regout  & ((\addr_i~combout [1]))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\memRam|RAM~40_regout ),
	.datab(\memRam|RAM~64 ),
	.datac(\dato_write_i~combout [0]),
	.datad(\addr_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~111_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~65 ),
	.regout(\memRam|RAM~44_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~44 .lut_mask = "d1cc";
defparam \memRam|RAM~44 .operation_mode = "normal";
defparam \memRam|RAM~44 .output_mode = "comb_only";
defparam \memRam|RAM~44 .register_cascade_mode = "off";
defparam \memRam|RAM~44 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~44 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxv_lcell \memRam|RAM~73 (
// Equation(s):
// \memRam|RAM~73_combout  = (\addr_i~combout [3] & ((\memRam|RAM~70_combout  & (\memRam|RAM~72 )) # (!\memRam|RAM~70_combout  & ((\memRam|RAM~65 ))))) # (!\addr_i~combout [3] & (\memRam|RAM~70_combout ))

	.clk(gnd),
	.dataa(\addr_i~combout [3]),
	.datab(\memRam|RAM~70_combout ),
	.datac(\memRam|RAM~72 ),
	.datad(\memRam|RAM~65 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~73 .lut_mask = "e6c4";
defparam \memRam|RAM~73 .operation_mode = "normal";
defparam \memRam|RAM~73 .output_mode = "comb_only";
defparam \memRam|RAM~73 .register_cascade_mode = "off";
defparam \memRam|RAM~73 .sum_lutc_input = "datac";
defparam \memRam|RAM~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxv_lcell \memRam|dato_read_o[0]~0 (
// Equation(s):
// \memRam|dato_read_o[0]~0_combout  = ((\memRam|Mux0~0_combout  & (\rden_i~combout  & \memRam|RAM~73_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\memRam|Mux0~0_combout ),
	.datac(\rden_i~combout ),
	.datad(\memRam|RAM~73_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|dato_read_o[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|dato_read_o[0]~0 .lut_mask = "c000";
defparam \memRam|dato_read_o[0]~0 .operation_mode = "normal";
defparam \memRam|dato_read_o[0]~0 .output_mode = "comb_only";
defparam \memRam|dato_read_o[0]~0 .register_cascade_mode = "off";
defparam \memRam|dato_read_o[0]~0 .sum_lutc_input = "datac";
defparam \memRam|dato_read_o[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dato_write_i[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dato_write_i~combout [1]),
	.padio(dato_write_i[1]));
// synopsys translate_off
defparam \dato_write_i[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \memRam|RAM~13 (
// Equation(s):
// \memRam|RAM~13_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~127_combout , \dato_write_i~combout [1], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~127_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~13_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~13 .lut_mask = "0000";
defparam \memRam|RAM~13 .operation_mode = "normal";
defparam \memRam|RAM~13 .output_mode = "reg_only";
defparam \memRam|RAM~13 .register_cascade_mode = "off";
defparam \memRam|RAM~13 .sum_lutc_input = "datac";
defparam \memRam|RAM~13 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \memRam|RAM~29 (
// Equation(s):
// \memRam|RAM~81  = (\addr_i~combout [2] & ((\addr_i~combout [3]) # ((D1L31Q)))) # (!\addr_i~combout [2] & (!\addr_i~combout [3] & ((\memRam|RAM~13_regout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [2]),
	.datab(\addr_i~combout [3]),
	.datac(\dato_write_i~combout [1]),
	.datad(\memRam|RAM~13_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~119_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~81 ),
	.regout(\memRam|RAM~29_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~29 .lut_mask = "b9a8";
defparam \memRam|RAM~29 .operation_mode = "normal";
defparam \memRam|RAM~29 .output_mode = "comb_only";
defparam \memRam|RAM~29 .register_cascade_mode = "off";
defparam \memRam|RAM~29 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~29 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \memRam|RAM~61 (
// Equation(s):
// \memRam|RAM~61_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~135_combout , \dato_write_i~combout [1], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~135_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~61_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~61 .lut_mask = "0000";
defparam \memRam|RAM~61 .operation_mode = "normal";
defparam \memRam|RAM~61 .output_mode = "reg_only";
defparam \memRam|RAM~61 .register_cascade_mode = "off";
defparam \memRam|RAM~61 .sum_lutc_input = "datac";
defparam \memRam|RAM~61 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \memRam|RAM~45 (
// Equation(s):
// \memRam|RAM~82  = (\addr_i~combout [3] & ((\memRam|RAM~81  & ((\memRam|RAM~61_regout ))) # (!\memRam|RAM~81  & (D1L47Q)))) # (!\addr_i~combout [3] & (\memRam|RAM~81 ))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [3]),
	.datab(\memRam|RAM~81 ),
	.datac(\dato_write_i~combout [1]),
	.datad(\memRam|RAM~61_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~111_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~82 ),
	.regout(\memRam|RAM~45_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~45 .lut_mask = "ec64";
defparam \memRam|RAM~45 .operation_mode = "normal";
defparam \memRam|RAM~45 .output_mode = "comb_only";
defparam \memRam|RAM~45 .register_cascade_mode = "off";
defparam \memRam|RAM~45 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~45 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \memRam|RAM~17 (
// Equation(s):
// \memRam|RAM~17_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~117_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~117_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~17_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~17 .lut_mask = "00ff";
defparam \memRam|RAM~17 .operation_mode = "normal";
defparam \memRam|RAM~17 .output_mode = "reg_only";
defparam \memRam|RAM~17 .register_cascade_mode = "off";
defparam \memRam|RAM~17 .sum_lutc_input = "datac";
defparam \memRam|RAM~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxv_lcell \memRam|RAM~33 (
// Equation(s):
// \memRam|RAM~33_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~109_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~109_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~33_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~33 .lut_mask = "0f0f";
defparam \memRam|RAM~33 .operation_mode = "normal";
defparam \memRam|RAM~33 .output_mode = "reg_only";
defparam \memRam|RAM~33 .register_cascade_mode = "off";
defparam \memRam|RAM~33 .sum_lutc_input = "datac";
defparam \memRam|RAM~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxv_lcell \memRam|RAM~1 (
// Equation(s):
// \memRam|RAM~1_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~125_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~125_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~1_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~1 .lut_mask = "00ff";
defparam \memRam|RAM~1 .operation_mode = "normal";
defparam \memRam|RAM~1 .output_mode = "reg_only";
defparam \memRam|RAM~1 .register_cascade_mode = "off";
defparam \memRam|RAM~1 .sum_lutc_input = "datac";
defparam \memRam|RAM~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxv_lcell \memRam|RAM~78 (
// Equation(s):
// \memRam|RAM~78_combout  = (\addr_i~combout [2] & (\addr_i~combout [3])) # (!\addr_i~combout [2] & ((\addr_i~combout [3] & (!\memRam|RAM~33_regout )) # (!\addr_i~combout [3] & ((!\memRam|RAM~1_regout )))))

	.clk(gnd),
	.dataa(\addr_i~combout [2]),
	.datab(\addr_i~combout [3]),
	.datac(\memRam|RAM~33_regout ),
	.datad(\memRam|RAM~1_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~78 .lut_mask = "8c9d";
defparam \memRam|RAM~78 .operation_mode = "normal";
defparam \memRam|RAM~78 .output_mode = "comb_only";
defparam \memRam|RAM~78 .register_cascade_mode = "off";
defparam \memRam|RAM~78 .sum_lutc_input = "datac";
defparam \memRam|RAM~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxv_lcell \memRam|RAM~49 (
// Equation(s):
// \memRam|RAM~49_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~133_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~133_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~49_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~49 .lut_mask = "00ff";
defparam \memRam|RAM~49 .operation_mode = "normal";
defparam \memRam|RAM~49 .output_mode = "reg_only";
defparam \memRam|RAM~49 .register_cascade_mode = "off";
defparam \memRam|RAM~49 .sum_lutc_input = "datac";
defparam \memRam|RAM~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxv_lcell \memRam|RAM~79 (
// Equation(s):
// \memRam|RAM~79_combout  = (\memRam|RAM~78_combout  & (((!\memRam|RAM~49_regout ) # (!\addr_i~combout [2])))) # (!\memRam|RAM~78_combout  & (!\memRam|RAM~17_regout  & (\addr_i~combout [2])))

	.clk(gnd),
	.dataa(\memRam|RAM~17_regout ),
	.datab(\memRam|RAM~78_combout ),
	.datac(\addr_i~combout [2]),
	.datad(\memRam|RAM~49_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~79 .lut_mask = "1cdc";
defparam \memRam|RAM~79 .operation_mode = "normal";
defparam \memRam|RAM~79 .output_mode = "comb_only";
defparam \memRam|RAM~79 .register_cascade_mode = "off";
defparam \memRam|RAM~79 .sum_lutc_input = "datac";
defparam \memRam|RAM~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxv_lcell \memRam|RAM~37 (
// Equation(s):
// \memRam|RAM~37_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~107_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~107_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~37_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~37 .lut_mask = "00ff";
defparam \memRam|RAM~37 .operation_mode = "normal";
defparam \memRam|RAM~37 .output_mode = "reg_only";
defparam \memRam|RAM~37 .register_cascade_mode = "off";
defparam \memRam|RAM~37 .sum_lutc_input = "datac";
defparam \memRam|RAM~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxv_lcell \memRam|RAM~53 (
// Equation(s):
// \memRam|RAM~53_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~129_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~129_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~53_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~53 .lut_mask = "00ff";
defparam \memRam|RAM~53 .operation_mode = "normal";
defparam \memRam|RAM~53 .output_mode = "reg_only";
defparam \memRam|RAM~53 .register_cascade_mode = "off";
defparam \memRam|RAM~53 .sum_lutc_input = "datac";
defparam \memRam|RAM~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxv_lcell \memRam|RAM~21 (
// Equation(s):
// \memRam|RAM~21_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~113_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~113_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~21_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~21 .lut_mask = "00ff";
defparam \memRam|RAM~21 .operation_mode = "normal";
defparam \memRam|RAM~21 .output_mode = "reg_only";
defparam \memRam|RAM~21 .register_cascade_mode = "off";
defparam \memRam|RAM~21 .sum_lutc_input = "datac";
defparam \memRam|RAM~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxv_lcell \memRam|RAM~5 (
// Equation(s):
// \memRam|RAM~5_regout  = DFFEAS((((!\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~123_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~123_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~5_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~5 .lut_mask = "0f0f";
defparam \memRam|RAM~5 .operation_mode = "normal";
defparam \memRam|RAM~5 .output_mode = "reg_only";
defparam \memRam|RAM~5 .register_cascade_mode = "off";
defparam \memRam|RAM~5 .sum_lutc_input = "datac";
defparam \memRam|RAM~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxv_lcell \memRam|RAM~76 (
// Equation(s):
// \memRam|RAM~76_combout  = (\addr_i~combout [3] & (((\addr_i~combout [2])))) # (!\addr_i~combout [3] & ((\addr_i~combout [2] & (!\memRam|RAM~21_regout )) # (!\addr_i~combout [2] & ((!\memRam|RAM~5_regout )))))

	.clk(gnd),
	.dataa(\memRam|RAM~21_regout ),
	.datab(\addr_i~combout [3]),
	.datac(\addr_i~combout [2]),
	.datad(\memRam|RAM~5_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~76 .lut_mask = "d0d3";
defparam \memRam|RAM~76 .operation_mode = "normal";
defparam \memRam|RAM~76 .output_mode = "comb_only";
defparam \memRam|RAM~76 .register_cascade_mode = "off";
defparam \memRam|RAM~76 .sum_lutc_input = "datac";
defparam \memRam|RAM~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxv_lcell \memRam|RAM~77 (
// Equation(s):
// \memRam|RAM~77_combout  = (\addr_i~combout [3] & ((\memRam|RAM~76_combout  & ((!\memRam|RAM~53_regout ))) # (!\memRam|RAM~76_combout  & (!\memRam|RAM~37_regout )))) # (!\addr_i~combout [3] & (((\memRam|RAM~76_combout ))))

	.clk(gnd),
	.dataa(\memRam|RAM~37_regout ),
	.datab(\addr_i~combout [3]),
	.datac(\memRam|RAM~53_regout ),
	.datad(\memRam|RAM~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~77 .lut_mask = "3f44";
defparam \memRam|RAM~77 .operation_mode = "normal";
defparam \memRam|RAM~77 .output_mode = "comb_only";
defparam \memRam|RAM~77 .register_cascade_mode = "off";
defparam \memRam|RAM~77 .sum_lutc_input = "datac";
defparam \memRam|RAM~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxv_lcell \memRam|RAM~80 (
// Equation(s):
// \memRam|RAM~80_combout  = (\addr_i~combout [1] & (((\addr_i~combout [0])))) # (!\addr_i~combout [1] & ((\addr_i~combout [0] & ((\memRam|RAM~77_combout ))) # (!\addr_i~combout [0] & (\memRam|RAM~79_combout ))))

	.clk(gnd),
	.dataa(\memRam|RAM~79_combout ),
	.datab(\addr_i~combout [1]),
	.datac(\addr_i~combout [0]),
	.datad(\memRam|RAM~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~80 .lut_mask = "f2c2";
defparam \memRam|RAM~80 .operation_mode = "normal";
defparam \memRam|RAM~80 .output_mode = "comb_only";
defparam \memRam|RAM~80 .register_cascade_mode = "off";
defparam \memRam|RAM~80 .sum_lutc_input = "datac";
defparam \memRam|RAM~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxv_lcell \memRam|RAM~57 (
// Equation(s):
// \memRam|RAM~57_regout  = DFFEAS((((\dato_write_i~combout [1]))), !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~131_combout , , , , )

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dato_write_i~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memRam|RAM~131_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~57_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~57 .lut_mask = "ff00";
defparam \memRam|RAM~57 .operation_mode = "normal";
defparam \memRam|RAM~57 .output_mode = "reg_only";
defparam \memRam|RAM~57 .register_cascade_mode = "off";
defparam \memRam|RAM~57 .sum_lutc_input = "datac";
defparam \memRam|RAM~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxv_lcell \memRam|RAM~9 (
// Equation(s):
// \memRam|RAM~9_regout  = DFFEAS(GND, !GLOBAL(\DF|clk_o~regout ), VCC, , \memRam|RAM~121_combout , \dato_write_i~combout [1], , , VCC)

	.clk(!\DF|clk_o~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dato_write_i~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~121_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\memRam|RAM~9_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~9 .lut_mask = "0000";
defparam \memRam|RAM~9 .operation_mode = "normal";
defparam \memRam|RAM~9 .output_mode = "reg_only";
defparam \memRam|RAM~9 .register_cascade_mode = "off";
defparam \memRam|RAM~9 .sum_lutc_input = "datac";
defparam \memRam|RAM~9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxv_lcell \memRam|RAM~41 (
// Equation(s):
// \memRam|RAM~74  = (\addr_i~combout [3] & ((\addr_i~combout [2]) # ((D1L43Q)))) # (!\addr_i~combout [3] & (!\addr_i~combout [2] & ((\memRam|RAM~9_regout ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\addr_i~combout [3]),
	.datab(\addr_i~combout [2]),
	.datac(\dato_write_i~combout [1]),
	.datad(\memRam|RAM~9_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~105_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~74 ),
	.regout(\memRam|RAM~41_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~41 .lut_mask = "b9a8";
defparam \memRam|RAM~41 .operation_mode = "normal";
defparam \memRam|RAM~41 .output_mode = "comb_only";
defparam \memRam|RAM~41 .register_cascade_mode = "off";
defparam \memRam|RAM~41 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~41 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \memRam|RAM~25 (
// Equation(s):
// \memRam|RAM~75  = (\addr_i~combout [2] & ((\memRam|RAM~74  & (\memRam|RAM~57_regout )) # (!\memRam|RAM~74  & ((D1L27Q))))) # (!\addr_i~combout [2] & (((\memRam|RAM~74 ))))

	.clk(!\DF|clk_o~regout ),
	.dataa(\memRam|RAM~57_regout ),
	.datab(\addr_i~combout [2]),
	.datac(\dato_write_i~combout [1]),
	.datad(\memRam|RAM~74 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memRam|RAM~115_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~75 ),
	.regout(\memRam|RAM~25_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~25 .lut_mask = "bbc0";
defparam \memRam|RAM~25 .operation_mode = "normal";
defparam \memRam|RAM~25 .output_mode = "comb_only";
defparam \memRam|RAM~25 .register_cascade_mode = "off";
defparam \memRam|RAM~25 .sum_lutc_input = "qfbk";
defparam \memRam|RAM~25 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \memRam|RAM~83 (
// Equation(s):
// \memRam|RAM~83_combout  = (\memRam|RAM~80_combout  & ((\memRam|RAM~82 ) # ((!\addr_i~combout [1])))) # (!\memRam|RAM~80_combout  & (((\addr_i~combout [1] & \memRam|RAM~75 ))))

	.clk(gnd),
	.dataa(\memRam|RAM~82 ),
	.datab(\memRam|RAM~80_combout ),
	.datac(\addr_i~combout [1]),
	.datad(\memRam|RAM~75 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|RAM~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|RAM~83 .lut_mask = "bc8c";
defparam \memRam|RAM~83 .operation_mode = "normal";
defparam \memRam|RAM~83 .output_mode = "comb_only";
defparam \memRam|RAM~83 .register_cascade_mode = "off";
defparam \memRam|RAM~83 .sum_lutc_input = "datac";
defparam \memRam|RAM~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxv_lcell \memRam|dato_read_o[1]~1 (
// Equation(s):
// \memRam|dato_read_o[1]~1_combout  = ((\memRam|RAM~83_combout  & (\rden_i~combout  & \memRam|Mux0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\memRam|RAM~83_combout ),
	.datac(\rden_i~combout ),
	.datad(\memRam|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\memRam|dato_read_o[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \memRam|dato_read_o[1]~1 .lut_mask = "c000";
defparam \memRam|dato_read_o[1]~1 .operation_mode = "normal";
defparam \memRam|dato_read_o[1]~1 .output_mode = "comb_only";
defparam \memRam|dato_read_o[1]~1 .register_cascade_mode = "off";
defparam \memRam|dato_read_o[1]~1 .sum_lutc_input = "datac";
defparam \memRam|dato_read_o[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxv_lcell \disp|WideOr6~0 (
// Equation(s):
// \disp|WideOr6~0_combout  = (\memRam|dato_read_o[2]~2_combout  & (!\memRam|dato_read_o[1]~1_combout  & (\memRam|dato_read_o[3]~3_combout  $ (!\memRam|dato_read_o[0]~0_combout )))) # (!\memRam|dato_read_o[2]~2_combout  & (\memRam|dato_read_o[0]~0_combout  & 
// (\memRam|dato_read_o[3]~3_combout  $ (!\memRam|dato_read_o[1]~1_combout ))))

	.clk(gnd),
	.dataa(\memRam|dato_read_o[2]~2_combout ),
	.datab(\memRam|dato_read_o[3]~3_combout ),
	.datac(\memRam|dato_read_o[0]~0_combout ),
	.datad(\memRam|dato_read_o[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\disp|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \disp|WideOr6~0 .lut_mask = "4092";
defparam \disp|WideOr6~0 .operation_mode = "normal";
defparam \disp|WideOr6~0 .output_mode = "comb_only";
defparam \disp|WideOr6~0 .register_cascade_mode = "off";
defparam \disp|WideOr6~0 .sum_lutc_input = "datac";
defparam \disp|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxv_lcell \disp|WideOr5~0 (
// Equation(s):
// \disp|WideOr5~0_combout  = (\memRam|dato_read_o[3]~3_combout  & ((\memRam|dato_read_o[0]~0_combout  & ((\memRam|dato_read_o[1]~1_combout ))) # (!\memRam|dato_read_o[0]~0_combout  & (\memRam|dato_read_o[2]~2_combout )))) # 
// (!\memRam|dato_read_o[3]~3_combout  & (\memRam|dato_read_o[2]~2_combout  & (\memRam|dato_read_o[0]~0_combout  $ (\memRam|dato_read_o[1]~1_combout ))))

	.clk(gnd),
	.dataa(\memRam|dato_read_o[2]~2_combout ),
	.datab(\memRam|dato_read_o[3]~3_combout ),
	.datac(\memRam|dato_read_o[0]~0_combout ),
	.datad(\memRam|dato_read_o[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\disp|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \disp|WideOr5~0 .lut_mask = "ca28";
defparam \disp|WideOr5~0 .operation_mode = "normal";
defparam \disp|WideOr5~0 .output_mode = "comb_only";
defparam \disp|WideOr5~0 .register_cascade_mode = "off";
defparam \disp|WideOr5~0 .sum_lutc_input = "datac";
defparam \disp|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxv_lcell \disp|WideOr4~0 (
// Equation(s):
// \disp|WideOr4~0_combout  = (\memRam|dato_read_o[2]~2_combout  & (\memRam|dato_read_o[3]~3_combout  & ((\memRam|dato_read_o[1]~1_combout ) # (!\memRam|dato_read_o[0]~0_combout )))) # (!\memRam|dato_read_o[2]~2_combout  & (!\memRam|dato_read_o[3]~3_combout  
// & (!\memRam|dato_read_o[0]~0_combout  & \memRam|dato_read_o[1]~1_combout )))

	.clk(gnd),
	.dataa(\memRam|dato_read_o[2]~2_combout ),
	.datab(\memRam|dato_read_o[3]~3_combout ),
	.datac(\memRam|dato_read_o[0]~0_combout ),
	.datad(\memRam|dato_read_o[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\disp|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \disp|WideOr4~0 .lut_mask = "8908";
defparam \disp|WideOr4~0 .operation_mode = "normal";
defparam \disp|WideOr4~0 .output_mode = "comb_only";
defparam \disp|WideOr4~0 .register_cascade_mode = "off";
defparam \disp|WideOr4~0 .sum_lutc_input = "datac";
defparam \disp|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxv_lcell \disp|WideOr3~0 (
// Equation(s):
// \disp|WideOr3~0_combout  = (\memRam|dato_read_o[0]~0_combout  & (\memRam|dato_read_o[2]~2_combout  $ (((!\memRam|dato_read_o[1]~1_combout ))))) # (!\memRam|dato_read_o[0]~0_combout  & ((\memRam|dato_read_o[2]~2_combout  & 
// (!\memRam|dato_read_o[3]~3_combout  & !\memRam|dato_read_o[1]~1_combout )) # (!\memRam|dato_read_o[2]~2_combout  & (\memRam|dato_read_o[3]~3_combout  & \memRam|dato_read_o[1]~1_combout ))))

	.clk(gnd),
	.dataa(\memRam|dato_read_o[2]~2_combout ),
	.datab(\memRam|dato_read_o[3]~3_combout ),
	.datac(\memRam|dato_read_o[0]~0_combout ),
	.datad(\memRam|dato_read_o[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\disp|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \disp|WideOr3~0 .lut_mask = "a452";
defparam \disp|WideOr3~0 .operation_mode = "normal";
defparam \disp|WideOr3~0 .output_mode = "comb_only";
defparam \disp|WideOr3~0 .register_cascade_mode = "off";
defparam \disp|WideOr3~0 .sum_lutc_input = "datac";
defparam \disp|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxv_lcell \disp|WideOr2~0 (
// Equation(s):
// \disp|WideOr2~0_combout  = (\memRam|dato_read_o[1]~1_combout  & (((!\memRam|dato_read_o[3]~3_combout  & \memRam|dato_read_o[0]~0_combout )))) # (!\memRam|dato_read_o[1]~1_combout  & ((\memRam|dato_read_o[2]~2_combout  & (!\memRam|dato_read_o[3]~3_combout 
// )) # (!\memRam|dato_read_o[2]~2_combout  & ((\memRam|dato_read_o[0]~0_combout )))))

	.clk(gnd),
	.dataa(\memRam|dato_read_o[2]~2_combout ),
	.datab(\memRam|dato_read_o[3]~3_combout ),
	.datac(\memRam|dato_read_o[0]~0_combout ),
	.datad(\memRam|dato_read_o[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\disp|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \disp|WideOr2~0 .lut_mask = "3072";
defparam \disp|WideOr2~0 .operation_mode = "normal";
defparam \disp|WideOr2~0 .output_mode = "comb_only";
defparam \disp|WideOr2~0 .register_cascade_mode = "off";
defparam \disp|WideOr2~0 .sum_lutc_input = "datac";
defparam \disp|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxv_lcell \disp|WideOr1~0 (
// Equation(s):
// \disp|WideOr1~0_combout  = (\memRam|dato_read_o[2]~2_combout  & (\memRam|dato_read_o[0]~0_combout  & (\memRam|dato_read_o[3]~3_combout  $ (\memRam|dato_read_o[1]~1_combout )))) # (!\memRam|dato_read_o[2]~2_combout  & (!\memRam|dato_read_o[3]~3_combout  & 
// ((\memRam|dato_read_o[0]~0_combout ) # (\memRam|dato_read_o[1]~1_combout ))))

	.clk(gnd),
	.dataa(\memRam|dato_read_o[2]~2_combout ),
	.datab(\memRam|dato_read_o[3]~3_combout ),
	.datac(\memRam|dato_read_o[0]~0_combout ),
	.datad(\memRam|dato_read_o[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\disp|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \disp|WideOr1~0 .lut_mask = "3190";
defparam \disp|WideOr1~0 .operation_mode = "normal";
defparam \disp|WideOr1~0 .output_mode = "comb_only";
defparam \disp|WideOr1~0 .register_cascade_mode = "off";
defparam \disp|WideOr1~0 .sum_lutc_input = "datac";
defparam \disp|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxv_lcell \disp|WideOr0~0 (
// Equation(s):
// \disp|WideOr0~0_combout  = (\memRam|dato_read_o[0]~0_combout  & ((\memRam|dato_read_o[3]~3_combout ) # (\memRam|dato_read_o[2]~2_combout  $ (\memRam|dato_read_o[1]~1_combout )))) # (!\memRam|dato_read_o[0]~0_combout  & ((\memRam|dato_read_o[1]~1_combout ) 
// # (\memRam|dato_read_o[2]~2_combout  $ (\memRam|dato_read_o[3]~3_combout ))))

	.clk(gnd),
	.dataa(\memRam|dato_read_o[2]~2_combout ),
	.datab(\memRam|dato_read_o[3]~3_combout ),
	.datac(\memRam|dato_read_o[0]~0_combout ),
	.datad(\memRam|dato_read_o[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\disp|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \disp|WideOr0~0 .lut_mask = "dfe6";
defparam \disp|WideOr0~0 .operation_mode = "normal";
defparam \disp|WideOr0~0 .output_mode = "comb_only";
defparam \disp|WideOr0~0 .register_cascade_mode = "off";
defparam \disp|WideOr0~0 .sum_lutc_input = "datac";
defparam \disp|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \salida_o[6]~I (
	.datain(!\disp|WideOr6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(salida_o[6]));
// synopsys translate_off
defparam \salida_o[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \salida_o[5]~I (
	.datain(!\disp|WideOr5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(salida_o[5]));
// synopsys translate_off
defparam \salida_o[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \salida_o[4]~I (
	.datain(!\disp|WideOr4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(salida_o[4]));
// synopsys translate_off
defparam \salida_o[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \salida_o[3]~I (
	.datain(!\disp|WideOr3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(salida_o[3]));
// synopsys translate_off
defparam \salida_o[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \salida_o[2]~I (
	.datain(!\disp|WideOr2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(salida_o[2]));
// synopsys translate_off
defparam \salida_o[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \salida_o[1]~I (
	.datain(!\disp|WideOr1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(salida_o[1]));
// synopsys translate_off
defparam \salida_o[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \salida_o[0]~I (
	.datain(\disp|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(salida_o[0]));
// synopsys translate_off
defparam \salida_o[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \daenable_o~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(daenable_o));
// synopsys translate_off
defparam \daenable_o~I .operation_mode = "output";
// synopsys translate_on

endmodule
