// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_row_loop_col_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        empty,
        mem_A_address0,
        mem_A_ce0,
        mem_A_we0,
        mem_A_d0,
        mem_A_q0,
        mem_A_address1,
        mem_A_ce1,
        mem_A_we1,
        mem_A_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] empty;
output  [15:0] mem_A_address0;
output   mem_A_ce0;
output   mem_A_we0;
output  [23:0] mem_A_d0;
input  [23:0] mem_A_q0;
output  [15:0] mem_A_address1;
output   mem_A_ce1;
output   mem_A_we1;
output  [23:0] mem_A_d1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [0:0] icmp_ln110_fu_275_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [23:0] mem_B_q0;
wire   [0:0] tmp_reg_1107;
wire    ap_block_pp0_stage0_11001;
reg  signed [23:0] p_0_0_012991512_load_reg_1112;
wire    ap_block_pp0_stage1_11001;
reg  signed [23:0] p_0_0_01299_21516_load_reg_1117;
reg   [0:0] icmp_ln110_reg_1122;
reg   [15:0] mem_A_addr_reg_1126;
reg   [15:0] mem_B_addr_reg_1132;
reg   [7:0] line_buf_addr_reg_1138;
reg   [7:0] line_buf_1_addr_reg_1143;
wire   [0:0] and_ln133_fu_401_p2;
reg   [0:0] and_ln133_reg_1148;
reg   [0:0] and_ln133_reg_1148_pp0_iter1_reg;
wire   [15:0] add_ln148_fu_417_p2;
reg   [15:0] add_ln148_reg_1152;
reg   [15:0] add_ln148_reg_1152_pp0_iter1_reg;
wire   [24:0] add_ln137_1_fu_431_p2;
reg   [24:0] add_ln137_1_reg_1157;
wire   [0:0] or_ln75_fu_449_p2;
reg   [0:0] or_ln75_reg_1162;
wire   [0:0] or_ln75_1_fu_471_p2;
reg   [0:0] or_ln75_1_reg_1166;
reg   [23:0] p_0_0_01299_11514_load_reg_1170;
wire   [38:0] sum_diag_fu_615_p2;
reg  signed [38:0] sum_diag_reg_1175;
wire   [64:0] mul_ln145_fu_246_p2;
reg   [64:0] mul_ln145_reg_1180;
reg   [0:0] tmp_4_reg_1185;
reg   [37:0] out_reg_1194;
reg   [0:0] tmp_5_reg_1199;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [23:0] line_buf_1_q0;
wire   [23:0] line_buf_q0;
wire   [63:0] zext_ln155_1_fu_379_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln111_fu_363_p1;
wire   [63:0] zext_ln148_1_fu_714_p1;
wire    ap_block_pp0_stage0;
reg   [23:0] p_0_0_012991511_fu_116;
reg   [23:0] p_0_0_01299_11513_fu_120;
reg   [23:0] p_0_0_01299_21515_fu_124;
reg   [8:0] j_fu_128;
wire   [8:0] add_ln111_fu_477_p2;
wire    ap_loop_init;
reg   [8:0] i_fu_132;
wire   [8:0] select_ln110_1_fu_313_p3;
reg   [16:0] indvar_flatten6_fu_136;
wire   [16:0] add_ln110_1_fu_281_p2;
reg   [23:0] p_0_0_012991512_fu_140;
reg   [23:0] p_0_0_01299_11514_fu_144;
reg   [23:0] p_0_0_01299_21516_fu_148;
wire   [23:0] empty_13_fu_501_p3;
reg    mem_A_ce0_local;
reg   [15:0] mem_A_address0_local;
reg    mem_A_we1_local;
reg    mem_A_ce1_local;
reg    mem_A_we0_local;
wire   [23:0] select_ln147_3_fu_1040_p3;
reg    mem_B_ce0_local;
reg   [15:0] mem_B_address0_local;
reg    mem_B_we1_local;
reg    mem_B_ce1_local;
reg    mem_B_we0_local;
reg    line_buf_ce0_local;
reg   [7:0] line_buf_address0_local;
reg    line_buf_we0_local;
reg    line_buf_1_ce0_local;
reg   [7:0] line_buf_1_address0_local;
reg    line_buf_1_we0_local;
wire   [23:0] mul_ln145_1_fu_241_p1;
wire   [25:0] mul_ln145_fu_246_p1;
wire   [0:0] icmp_ln111_fu_299_p2;
wire   [8:0] add_ln110_fu_293_p2;
wire   [7:0] trunc_ln155_fu_321_p1;
wire   [7:0] tmp_1_fu_333_p4;
wire   [7:0] empty_12_fu_349_p2;
wire   [8:0] select_ln110_fu_305_p3;
wire   [15:0] tmp_6_fu_325_p3;
wire   [15:0] zext_ln155_fu_369_p1;
wire   [15:0] add_ln155_fu_373_p2;
wire   [7:0] tmp_2_fu_385_p4;
wire   [0:0] icmp_fu_343_p2;
wire   [0:0] icmp_ln133_fu_395_p2;
wire   [8:0] add_ln135_fu_407_p2;
wire   [15:0] tmp_9_fu_355_p3;
wire   [15:0] zext_ln148_fu_413_p1;
wire  signed [23:0] p_0_0_01299_21516_cast_fu_423_p0;
wire  signed [23:0] sext_ln137_fu_427_p0;
wire  signed [24:0] p_0_0_01299_21516_cast_fu_423_p1;
wire  signed [24:0] sext_ln137_fu_427_p1;
wire   [0:0] icmp_ln75_1_fu_443_p2;
wire   [0:0] icmp_ln75_fu_437_p2;
wire   [7:0] trunc_ln153_fu_455_p1;
wire   [0:0] icmp_ln75_3_fu_465_p2;
wire   [0:0] icmp_ln75_2_fu_459_p2;
wire  signed [23:0] p_0_0_01299_11513_cast_fu_520_p0;
wire  signed [25:0] sext_ln137_1_fu_524_p1;
wire  signed [25:0] p_0_0_01299_11513_cast_fu_520_p1;
wire   [25:0] add_ln137_fu_527_p2;
wire   [37:0] tmp_s_fu_533_p3;
wire   [35:0] shl_ln_fu_545_p3;
wire  signed [38:0] sext_ln138_1_fu_553_p1;
wire  signed [38:0] sext_ln138_fu_541_p1;
wire  signed [23:0] p_0_0_01299_21515_cast_fu_563_p0;
wire  signed [23:0] p_0_0_012991511_cast_fu_567_p0;
wire  signed [23:0] sext_ln140_fu_571_p0;
wire  signed [24:0] p_0_0_01299_21515_cast_fu_563_p1;
wire  signed [24:0] sext_ln140_fu_571_p1;
wire   [24:0] add_ln140_1_fu_575_p2;
wire  signed [25:0] sext_ln140_1_fu_581_p1;
wire  signed [25:0] p_0_0_012991511_cast_fu_567_p1;
wire   [25:0] add_ln140_fu_585_p2;
wire   [37:0] tmp_3_fu_591_p3;
wire   [35:0] shl_ln1_fu_603_p3;
wire  signed [38:0] sext_ln141_fu_599_p1;
wire  signed [38:0] sext_ln141_1_fu_611_p1;
wire  signed [38:0] sum_axis_fu_557_p2;
wire   [62:0] shl_ln2_fu_654_p3;
wire  signed [65:0] sext_ln145_2_fu_665_p1;
wire  signed [65:0] sext_ln145_1_fu_661_p1;
wire   [62:0] mul_ln145_1_fu_241_p2;
wire   [65:0] add_ln145_fu_668_p2;
wire  signed [65:0] sext_ln145_4_fu_678_p1;
wire   [65:0] add_ln145_1_fu_682_p2;
wire  signed [38:0] sext_ln145_5_fu_719_p1;
wire   [38:0] zext_ln145_fu_722_p1;
wire   [38:0] out_1_fu_725_p2;
wire  signed [39:0] sext_ln145_6_fu_731_p1;
wire   [0:0] tmp_7_fu_735_p3;
wire   [0:0] xor_ln145_fu_743_p2;
wire   [0:0] xor_ln145_1_fu_754_p2;
wire   [0:0] or_ln145_2_fu_759_p2;
wire   [0:0] and_ln145_fu_749_p2;
wire   [0:0] xor_ln145_2_fu_765_p2;
wire   [0:0] xor_ln145_3_fu_775_p2;
wire   [0:0] or_ln145_fu_781_p2;
wire   [0:0] xor_ln145_4_fu_770_p2;
wire   [0:0] and_ln145_2_fu_793_p2;
wire   [0:0] or_ln145_3_fu_799_p2;
wire   [0:0] xor_ln145_5_fu_805_p2;
wire   [0:0] and_ln145_1_fu_787_p2;
wire   [0:0] and_ln145_3_fu_811_p2;
wire   [0:0] or_ln145_1_fu_824_p2;
wire   [39:0] select_ln145_fu_816_p3;
wire   [39:0] out_2_fu_830_p3;
wire   [0:0] tmp_10_fu_856_p3;
wire   [23:0] trunc_ln3_fu_838_p4;
wire   [23:0] zext_ln147_fu_872_p1;
wire   [23:0] add_ln147_fu_876_p2;
wire   [0:0] tmp_12_fu_882_p3;
wire   [0:0] tmp_11_fu_864_p3;
wire   [0:0] xor_ln147_fu_890_p2;
wire   [0:0] tmp_8_fu_848_p3;
wire   [2:0] tmp_14_fu_916_p3;
wire   [3:0] tmp_15_fu_924_p3;
wire   [0:0] and_ln147_fu_896_p2;
wire   [0:0] icmp_ln147_1_fu_938_p2;
wire   [0:0] icmp_ln147_2_fu_944_p2;
wire   [0:0] tmp_13_fu_908_p3;
wire   [0:0] icmp_ln147_fu_932_p2;
wire   [0:0] xor_ln147_2_fu_958_p2;
wire   [0:0] and_ln147_1_fu_964_p2;
wire   [0:0] select_ln147_fu_950_p3;
wire   [0:0] xor_ln147_3_fu_984_p2;
wire   [0:0] or_ln147_fu_990_p2;
wire   [0:0] xor_ln147_1_fu_902_p2;
wire   [0:0] select_ln147_1_fu_970_p3;
wire   [0:0] and_ln147_2_fu_978_p2;
wire   [0:0] and_ln147_4_fu_1002_p2;
wire   [0:0] or_ln147_2_fu_1008_p2;
wire   [0:0] xor_ln147_4_fu_1014_p2;
wire   [0:0] and_ln147_3_fu_996_p2;
wire   [0:0] and_ln147_5_fu_1020_p2;
wire   [0:0] or_ln147_1_fu_1034_p2;
wire   [23:0] select_ln147_2_fu_1026_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to0;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 p_0_0_012991511_fu_116 = 24'd0;
#0 p_0_0_01299_11513_fu_120 = 24'd0;
#0 p_0_0_01299_21515_fu_124 = 24'd0;
#0 j_fu_128 = 9'd0;
#0 i_fu_132 = 9'd0;
#0 indvar_flatten6_fu_136 = 17'd0;
#0 p_0_0_012991512_fu_140 = 24'd0;
#0 p_0_0_01299_11514_fu_144 = 24'd0;
#0 p_0_0_01299_21516_fu_148 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
mem_B_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_B_address0_local),
    .ce0(mem_B_ce0_local),
    .we0(mem_B_we0_local),
    .d0(select_ln147_3_fu_1040_p3),
    .q0(mem_B_q0),
    .address1(mem_B_addr_reg_1132),
    .ce1(mem_B_ce1_local),
    .we1(mem_B_we1_local),
    .d1(empty_13_fu_501_p3)
);

top_kernel_top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
line_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_1_address0_local),
    .ce0(line_buf_1_ce0_local),
    .we0(line_buf_1_we0_local),
    .d0(empty_13_fu_501_p3),
    .q0(line_buf_1_q0)
);

top_kernel_top_kernel_Pipeline_row_loop_col_loop_line_buf_1_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
line_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_address0_local),
    .ce0(line_buf_ce0_local),
    .we0(line_buf_we0_local),
    .d0(line_buf_1_q0),
    .q0(line_buf_q0)
);

top_kernel_mul_39s_24ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 63 ))
mul_39s_24ns_63_1_1_U3(
    .din0(sum_diag_reg_1175),
    .din1(mul_ln145_1_fu_241_p1),
    .dout(mul_ln145_1_fu_241_p2)
);

top_kernel_mul_39s_26ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 65 ))
mul_39s_26ns_65_1_1_U4(
    .din0(sum_axis_fu_557_p2),
    .din1(mul_ln145_fu_246_p1),
    .dout(mul_ln145_fu_246_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_132 <= 9'd0;
    end else if (((icmp_ln110_fu_275_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_132 <= select_ln110_1_fu_313_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten6_fu_136 <= 17'd0;
    end else if (((icmp_ln110_fu_275_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten6_fu_136 <= add_ln110_1_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_128 <= 9'd0;
    end else if (((icmp_ln110_fu_275_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_128 <= add_ln111_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln137_1_reg_1157 <= add_ln137_1_fu_431_p2;
        add_ln148_reg_1152 <= add_ln148_fu_417_p2;
        add_ln148_reg_1152_pp0_iter1_reg <= add_ln148_reg_1152;
        and_ln133_reg_1148 <= and_ln133_fu_401_p2;
        and_ln133_reg_1148_pp0_iter1_reg <= and_ln133_reg_1148;
        icmp_ln110_reg_1122 <= icmp_ln110_fu_275_p2;
        line_buf_1_addr_reg_1143 <= zext_ln111_fu_363_p1;
        line_buf_addr_reg_1138 <= zext_ln111_fu_363_p1;
        mem_A_addr_reg_1126 <= zext_ln155_1_fu_379_p1;
        mem_B_addr_reg_1132 <= zext_ln155_1_fu_379_p1;
        or_ln75_1_reg_1166 <= or_ln75_1_fu_471_p2;
        or_ln75_reg_1162 <= or_ln75_fu_449_p2;
        out_reg_1194 <= {{add_ln145_1_fu_682_p2[65:28]}};
        p_0_0_012991512_load_reg_1112 <= p_0_0_012991512_fu_140;
        p_0_0_01299_21516_load_reg_1117 <= p_0_0_01299_21516_fu_148;
        tmp_4_reg_1185 <= add_ln145_1_fu_682_p2[32'd65];
        tmp_5_reg_1199 <= add_ln145_1_fu_682_p2[32'd27];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln145_reg_1180 <= mul_ln145_fu_246_p2;
        p_0_0_01299_11514_load_reg_1170 <= p_0_0_01299_11514_fu_144;
        sum_diag_reg_1175[38 : 12] <= sum_diag_fu_615_p2[38 : 12];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln110_reg_1122 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_012991511_fu_116 <= p_0_0_012991512_load_reg_1112;
        p_0_0_012991512_fu_140 <= line_buf_q0;
        p_0_0_01299_11513_fu_120 <= p_0_0_01299_11514_fu_144;
        p_0_0_01299_11514_fu_144 <= line_buf_1_q0;
        p_0_0_01299_21515_fu_124 <= p_0_0_01299_21516_load_reg_1117;
        p_0_0_01299_21516_fu_148 <= empty_13_fu_501_p3;
    end
end

always @ (*) begin
    if (((icmp_ln110_fu_275_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_1122 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_1_address0_local = line_buf_1_addr_reg_1143;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        line_buf_1_address0_local = zext_ln111_fu_363_p1;
    end else begin
        line_buf_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_buf_1_ce0_local = 1'b1;
    end else begin
        line_buf_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_1122 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_1_we0_local = 1'b1;
    end else begin
        line_buf_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_address0_local = line_buf_addr_reg_1138;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        line_buf_address0_local = zext_ln111_fu_363_p1;
    end else begin
        line_buf_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        line_buf_ce0_local = 1'b1;
    end else begin
        line_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_1122 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buf_we0_local = 1'b1;
    end else begin
        line_buf_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mem_A_address0_local = zext_ln148_1_fu_714_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mem_A_address0_local = zext_ln155_1_fu_379_p1;
    end else begin
        mem_A_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        mem_A_ce0_local = 1'b1;
    end else begin
        mem_A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mem_A_ce1_local = 1'b1;
    end else begin
        mem_A_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1107 == 1'd1) & (1'd1 == and_ln133_reg_1148_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mem_A_we0_local = 1'b1;
    end else begin
        mem_A_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln110_reg_1122 == 1'd0) & (tmp_reg_1107 == 1'd1) & (or_ln75_reg_1162 == 1'd1)) | ((icmp_ln110_reg_1122 == 1'd0) & (tmp_reg_1107 == 1'd1) & (or_ln75_1_reg_1166 == 1'd1))))) begin
        mem_A_we1_local = 1'b1;
    end else begin
        mem_A_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mem_B_address0_local = zext_ln148_1_fu_714_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mem_B_address0_local = zext_ln155_1_fu_379_p1;
    end else begin
        mem_B_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        mem_B_ce0_local = 1'b1;
    end else begin
        mem_B_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mem_B_ce1_local = 1'b1;
    end else begin
        mem_B_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1107 == 1'd0) & (1'd1 == and_ln133_reg_1148_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mem_B_we0_local = 1'b1;
    end else begin
        mem_B_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln110_reg_1122 == 1'd0) & (tmp_reg_1107 == 1'd0) & (or_ln75_reg_1162 == 1'd1)) | ((icmp_ln110_reg_1122 == 1'd0) & (tmp_reg_1107 == 1'd0) & (or_ln75_1_reg_1166 == 1'd1))))) begin
        mem_B_we1_local = 1'b1;
    end else begin
        mem_B_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln110_1_fu_281_p2 = (indvar_flatten6_fu_136 + 17'd1);

assign add_ln110_fu_293_p2 = (i_fu_132 + 9'd1);

assign add_ln111_fu_477_p2 = (select_ln110_fu_305_p3 + 9'd1);

assign add_ln135_fu_407_p2 = ($signed(select_ln110_fu_305_p3) + $signed(9'd511));

assign add_ln137_1_fu_431_p2 = ($signed(p_0_0_01299_21516_cast_fu_423_p1) + $signed(sext_ln137_fu_427_p1));

assign add_ln137_fu_527_p2 = ($signed(sext_ln137_1_fu_524_p1) + $signed(p_0_0_01299_11513_cast_fu_520_p1));

assign add_ln140_1_fu_575_p2 = ($signed(p_0_0_01299_21515_cast_fu_563_p1) + $signed(sext_ln140_fu_571_p1));

assign add_ln140_fu_585_p2 = ($signed(sext_ln140_1_fu_581_p1) + $signed(p_0_0_012991511_cast_fu_567_p1));

assign add_ln145_1_fu_682_p2 = ($signed(add_ln145_fu_668_p2) + $signed(sext_ln145_4_fu_678_p1));

assign add_ln145_fu_668_p2 = ($signed(sext_ln145_2_fu_665_p1) + $signed(sext_ln145_1_fu_661_p1));

assign add_ln147_fu_876_p2 = (trunc_ln3_fu_838_p4 + zext_ln147_fu_872_p1);

assign add_ln148_fu_417_p2 = (tmp_9_fu_355_p3 + zext_ln148_fu_413_p1);

assign add_ln155_fu_373_p2 = (tmp_6_fu_325_p3 + zext_ln155_fu_369_p1);

assign and_ln133_fu_401_p2 = (icmp_ln133_fu_395_p2 & icmp_fu_343_p2);

assign and_ln145_1_fu_787_p2 = (xor_ln145_1_fu_754_p2 & or_ln145_fu_781_p2);

assign and_ln145_2_fu_793_p2 = (xor_ln145_4_fu_770_p2 & tmp_7_fu_735_p3);

assign and_ln145_3_fu_811_p2 = (xor_ln145_5_fu_805_p2 & tmp_4_reg_1185);

assign and_ln145_fu_749_p2 = (xor_ln145_fu_743_p2 & tmp_4_reg_1185);

assign and_ln147_1_fu_964_p2 = (xor_ln147_2_fu_958_p2 & icmp_ln147_fu_932_p2);

assign and_ln147_2_fu_978_p2 = (icmp_ln147_1_fu_938_p2 & and_ln147_fu_896_p2);

assign and_ln147_3_fu_996_p2 = (xor_ln147_1_fu_902_p2 & or_ln147_fu_990_p2);

assign and_ln147_4_fu_1002_p2 = (tmp_12_fu_882_p3 & select_ln147_1_fu_970_p3);

assign and_ln147_5_fu_1020_p2 = (xor_ln147_4_fu_1014_p2 & tmp_8_fu_848_p3);

assign and_ln147_fu_896_p2 = (xor_ln147_fu_890_p2 & tmp_11_fu_864_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign empty_12_fu_349_p2 = ($signed(trunc_ln155_fu_321_p1) + $signed(8'd255));

assign empty_13_fu_501_p3 = ((empty[0:0] == 1'b1) ? mem_B_q0 : mem_A_q0);

assign icmp_fu_343_p2 = ((tmp_1_fu_333_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_275_p2 = ((indvar_flatten6_fu_136 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_299_p2 = ((j_fu_128 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_395_p2 = ((tmp_2_fu_385_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln147_1_fu_938_p2 = ((tmp_15_fu_924_p3 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln147_2_fu_944_p2 = ((tmp_15_fu_924_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_932_p2 = ((tmp_14_fu_916_p3 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_443_p2 = ((trunc_ln155_fu_321_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_2_fu_459_p2 = ((trunc_ln153_fu_455_p1 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln75_3_fu_465_p2 = ((trunc_ln153_fu_455_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_437_p2 = ((trunc_ln155_fu_321_p1 == 8'd255) ? 1'b1 : 1'b0);

assign mem_A_address0 = mem_A_address0_local;

assign mem_A_address1 = mem_A_addr_reg_1126;

assign mem_A_ce0 = mem_A_ce0_local;

assign mem_A_ce1 = mem_A_ce1_local;

assign mem_A_d0 = select_ln147_3_fu_1040_p3;

assign mem_A_d1 = empty_13_fu_501_p3;

assign mem_A_we0 = mem_A_we0_local;

assign mem_A_we1 = mem_A_we1_local;

assign mul_ln145_1_fu_241_p1 = 63'd6709248;

assign mul_ln145_fu_246_p1 = 65'd26845184;

assign or_ln145_1_fu_824_p2 = (and_ln145_3_fu_811_p2 | and_ln145_1_fu_787_p2);

assign or_ln145_2_fu_759_p2 = (xor_ln145_1_fu_754_p2 | tmp_7_fu_735_p3);

assign or_ln145_3_fu_799_p2 = (and_ln145_fu_749_p2 | and_ln145_2_fu_793_p2);

assign or_ln145_fu_781_p2 = (xor_ln145_3_fu_775_p2 | tmp_7_fu_735_p3);

assign or_ln147_1_fu_1034_p2 = (and_ln147_5_fu_1020_p2 | and_ln147_3_fu_996_p2);

assign or_ln147_2_fu_1008_p2 = (and_ln147_4_fu_1002_p2 | and_ln147_2_fu_978_p2);

assign or_ln147_fu_990_p2 = (xor_ln147_3_fu_984_p2 | tmp_12_fu_882_p3);

assign or_ln75_1_fu_471_p2 = (icmp_ln75_3_fu_465_p2 | icmp_ln75_2_fu_459_p2);

assign or_ln75_fu_449_p2 = (icmp_ln75_fu_437_p2 | icmp_ln75_1_fu_443_p2);

assign out_1_fu_725_p2 = ($signed(sext_ln145_5_fu_719_p1) + $signed(zext_ln145_fu_722_p1));

assign out_2_fu_830_p3 = ((or_ln145_1_fu_824_p2[0:0] == 1'b1) ? select_ln145_fu_816_p3 : sext_ln145_6_fu_731_p1);

assign p_0_0_012991511_cast_fu_567_p0 = p_0_0_012991511_fu_116;

assign p_0_0_012991511_cast_fu_567_p1 = p_0_0_012991511_cast_fu_567_p0;

assign p_0_0_01299_11513_cast_fu_520_p0 = p_0_0_01299_11513_fu_120;

assign p_0_0_01299_11513_cast_fu_520_p1 = p_0_0_01299_11513_cast_fu_520_p0;

assign p_0_0_01299_21515_cast_fu_563_p0 = p_0_0_01299_21515_fu_124;

assign p_0_0_01299_21515_cast_fu_563_p1 = p_0_0_01299_21515_cast_fu_563_p0;

assign p_0_0_01299_21516_cast_fu_423_p0 = p_0_0_01299_21516_fu_148;

assign p_0_0_01299_21516_cast_fu_423_p1 = p_0_0_01299_21516_cast_fu_423_p0;

assign select_ln110_1_fu_313_p3 = ((icmp_ln111_fu_299_p2[0:0] == 1'b1) ? add_ln110_fu_293_p2 : i_fu_132);

assign select_ln110_fu_305_p3 = ((icmp_ln111_fu_299_p2[0:0] == 1'b1) ? 9'd0 : j_fu_128);

assign select_ln145_fu_816_p3 = ((and_ln145_1_fu_787_p2[0:0] == 1'b1) ? 40'd549755813887 : 40'd549755813888);

assign select_ln147_1_fu_970_p3 = ((and_ln147_fu_896_p2[0:0] == 1'b1) ? and_ln147_1_fu_964_p2 : icmp_ln147_1_fu_938_p2);

assign select_ln147_2_fu_1026_p3 = ((and_ln147_3_fu_996_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln147_3_fu_1040_p3 = ((or_ln147_1_fu_1034_p2[0:0] == 1'b1) ? select_ln147_2_fu_1026_p3 : add_ln147_fu_876_p2);

assign select_ln147_fu_950_p3 = ((and_ln147_fu_896_p2[0:0] == 1'b1) ? icmp_ln147_1_fu_938_p2 : icmp_ln147_2_fu_944_p2);

assign sext_ln137_1_fu_524_p1 = $signed(add_ln137_1_reg_1157);

assign sext_ln137_fu_427_p0 = p_0_0_012991512_fu_140;

assign sext_ln137_fu_427_p1 = sext_ln137_fu_427_p0;

assign sext_ln138_1_fu_553_p1 = $signed(shl_ln_fu_545_p3);

assign sext_ln138_fu_541_p1 = $signed(tmp_s_fu_533_p3);

assign sext_ln140_1_fu_581_p1 = $signed(add_ln140_1_fu_575_p2);

assign sext_ln140_fu_571_p0 = line_buf_q0;

assign sext_ln140_fu_571_p1 = sext_ln140_fu_571_p0;

assign sext_ln141_1_fu_611_p1 = $signed(shl_ln1_fu_603_p3);

assign sext_ln141_fu_599_p1 = $signed(tmp_3_fu_591_p3);

assign sext_ln145_1_fu_661_p1 = $signed(shl_ln2_fu_654_p3);

assign sext_ln145_2_fu_665_p1 = $signed(mul_ln145_reg_1180);

assign sext_ln145_4_fu_678_p1 = $signed(mul_ln145_1_fu_241_p2);

assign sext_ln145_5_fu_719_p1 = $signed(out_reg_1194);

assign sext_ln145_6_fu_731_p1 = $signed(out_1_fu_725_p2);

assign shl_ln1_fu_603_p3 = {{empty_13_fu_501_p3}, {12'd0}};

assign shl_ln2_fu_654_p3 = {{p_0_0_01299_11514_load_reg_1170}, {39'd0}};

assign shl_ln_fu_545_p3 = {{line_buf_1_q0}, {12'd0}};

assign sum_axis_fu_557_p2 = ($signed(sext_ln138_1_fu_553_p1) + $signed(sext_ln138_fu_541_p1));

assign sum_diag_fu_615_p2 = ($signed(sext_ln141_fu_599_p1) + $signed(sext_ln141_1_fu_611_p1));

assign tmp_10_fu_856_p3 = out_2_fu_830_p3[32'd11];

assign tmp_11_fu_864_p3 = out_2_fu_830_p3[32'd35];

assign tmp_12_fu_882_p3 = add_ln147_fu_876_p2[32'd23];

assign tmp_13_fu_908_p3 = out_2_fu_830_p3[32'd36];

assign tmp_14_fu_916_p3 = {{out_2_fu_830_p3[39:37]}};

assign tmp_15_fu_924_p3 = {{out_2_fu_830_p3[39:36]}};

assign tmp_1_fu_333_p4 = {{select_ln110_1_fu_313_p3[8:1]}};

assign tmp_2_fu_385_p4 = {{select_ln110_fu_305_p3[8:1]}};

assign tmp_3_fu_591_p3 = {{add_ln140_fu_585_p2}, {12'd0}};

assign tmp_6_fu_325_p3 = {{trunc_ln155_fu_321_p1}, {8'd0}};

assign tmp_7_fu_735_p3 = sext_ln145_6_fu_731_p1[32'd39];

assign tmp_8_fu_848_p3 = out_2_fu_830_p3[32'd39];

assign tmp_9_fu_355_p3 = {{empty_12_fu_349_p2}, {8'd0}};

assign tmp_reg_1107 = empty;

assign tmp_s_fu_533_p3 = {{add_ln137_fu_527_p2}, {12'd0}};

assign trunc_ln153_fu_455_p1 = select_ln110_fu_305_p3[7:0];

assign trunc_ln155_fu_321_p1 = select_ln110_1_fu_313_p3[7:0];

assign trunc_ln3_fu_838_p4 = {{out_2_fu_830_p3[35:12]}};

assign xor_ln145_1_fu_754_p2 = (tmp_4_reg_1185 ^ 1'd1);

assign xor_ln145_2_fu_765_p2 = (tmp_4_reg_1185 ^ or_ln145_2_fu_759_p2);

assign xor_ln145_3_fu_775_p2 = (xor_ln145_2_fu_765_p2 ^ 1'd1);

assign xor_ln145_4_fu_770_p2 = (tmp_4_reg_1185 ^ and_ln145_fu_749_p2);

assign xor_ln145_5_fu_805_p2 = (or_ln145_3_fu_799_p2 ^ 1'd1);

assign xor_ln145_fu_743_p2 = (tmp_7_fu_735_p3 ^ 1'd1);

assign xor_ln147_1_fu_902_p2 = (tmp_8_fu_848_p3 ^ 1'd1);

assign xor_ln147_2_fu_958_p2 = (tmp_13_fu_908_p3 ^ 1'd1);

assign xor_ln147_3_fu_984_p2 = (select_ln147_fu_950_p3 ^ 1'd1);

assign xor_ln147_4_fu_1014_p2 = (or_ln147_2_fu_1008_p2 ^ 1'd1);

assign xor_ln147_fu_890_p2 = (tmp_12_fu_882_p3 ^ 1'd1);

assign zext_ln111_fu_363_p1 = select_ln110_fu_305_p3;

assign zext_ln145_fu_722_p1 = tmp_5_reg_1199;

assign zext_ln147_fu_872_p1 = tmp_10_fu_856_p3;

assign zext_ln148_1_fu_714_p1 = add_ln148_reg_1152_pp0_iter1_reg;

assign zext_ln148_fu_413_p1 = add_ln135_fu_407_p2;

assign zext_ln155_1_fu_379_p1 = add_ln155_fu_373_p2;

assign zext_ln155_fu_369_p1 = select_ln110_fu_305_p3;

always @ (posedge ap_clk) begin
    sum_diag_reg_1175[11:0] <= 12'b000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_row_loop_col_loop
