

================================================================
== Vivado HLS Report for 'xillybus_wrapper_big_mult_v3small_71_24_17_s'
================================================================
* Date:           Wed Oct 14 17:26:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.47|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   55|   55|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|         6|          -|          -|     5|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 3  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   2433|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       0|      0|
|Memory           |        0|      -|     164|      8|
|Multiplexer      |        -|      -|       -|    157|
|Register         |        -|      -|     342|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     506|   2598|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+---+----+
    |                Instance               |               Module               | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------------+------------------------------------+---------+-------+---+----+
    |xillybus_wrapper_mul_41s_24ns_41_4_U6  |xillybus_wrapper_mul_41s_24ns_41_4  |        0|      3|  0|   0|
    +---------------------------------------+------------------------------------+---------+-------+---+----+
    |Total                                  |                                    |        0|      3|  0|   0|
    +---------------------------------------+------------------------------------+---------+-------+---+----+

    * Memory: 
    +---------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |                       Module                      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |pp_V_U   |xillybus_wrapper_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    |pps_V_U  |xillybus_wrapper_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    +---------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                                                   |        0| 164|   8|    10|   82|     2|          410|
    +---------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Ui_1_fu_434_p2         |     +    |      0|  0|    7|           5|           7|
    |i_3_fu_368_p2          |     +    |      0|  0|    3|           1|           3|
    |i_4_fu_212_p2          |     +    |      0|  0|    3|           3|           1|
    |tmp_1_fu_401_p2        |     +    |      0|  0|    3|           3|           1|
    |tmp_2_fu_234_p2        |     +    |      0|  0|    7|           5|           7|
    |tmp_7_fu_357_p2        |     +    |      0|  0|    2|           2|           2|
    |tmp_9_fu_388_p2        |     +    |      0|  0|   41|          41|          41|
    |tmp_21_fu_261_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_22_fu_265_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_23_fu_270_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_27_fu_296_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_40_fu_458_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_44_fu_491_p2       |     -    |      0|  0|    7|           7|           7|
    |Ui_fu_240_p3           |  Select  |      0|  0|    7|           1|           7|
    |tmp_24_fu_274_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_25_fu_282_p3       |  Select  |      0|  0|   71|           1|          71|
    |tmp_26_fu_289_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_41_fu_464_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_42_fu_472_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_43_fu_480_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_50_fu_522_p3       |  Select  |      0|  0|   95|           1|          95|
    |p_Result_30_fu_322_p2  |    and   |      0|  0|   98|          71|          71|
    |p_demorgan_fu_541_p2   |    and   |      0|  0|  136|          95|          95|
    |tmp_54_fu_553_p2       |    and   |      0|  0|  136|          95|          95|
    |tmp_55_fu_559_p2       |    and   |      0|  0|  136|          95|          95|
    |exitcond2_fu_206_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond3_fu_342_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond_fu_395_p2     |   icmp   |      0|  0|    2|           3|           4|
    |tmp_19_fu_248_p2       |   icmp   |      0|  0|    3|           7|           7|
    |tmp_38_fu_448_p2       |   icmp   |      0|  0|   11|          32|          32|
    |tmp_s_fu_218_p2        |   icmp   |      0|  0|    2|           3|           4|
    |tmp_30_fu_310_p2       |   lshr   |      0|  0|  216|          71|          71|
    |tmp_31_fu_316_p2       |   lshr   |      0|  0|  216|           2|          71|
    |tmp_52_fu_535_p2       |   lshr   |      0|  0|  295|           2|          95|
    |p_Result_29_fu_565_p2  |    or    |      0|  0|  136|          95|          95|
    |tmp_48_fu_506_p2       |    shl   |      0|  0|  295|          95|          95|
    |tmp_51_fu_529_p2       |    shl   |      0|  0|  295|           2|          95|
    |tmp_53_fu_547_p2       |    xor   |      0|  0|  136|          95|           2|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 2433|         879|        1245|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   6|         15|    1|         15|
    |ap_return       |  95|          2|   95|        190|
    |i_1_reg_166     |   3|          2|    3|          6|
    |i_2_reg_189     |   3|          2|    3|          6|
    |i_reg_154       |   3|          2|    3|          6|
    |pp_V_address0   |   3|          4|    3|         12|
    |pps_V_address0  |   3|          6|    3|         18|
    |pps_V_d0        |  41|          3|   41|        123|
    +----------------+----+-----------+-----+-----------+
    |Total           | 157|         36|  152|        376|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |Lo_assign_reg_606  |   6|   0|    7|          1|
    |Ui_reg_615         |   7|   0|    7|          0|
    |ap_CS_fsm          |  14|   0|   14|          0|
    |ap_return_preg     |  95|   0|   95|          0|
    |i_1_reg_166        |   3|   0|    3|          0|
    |i_2_reg_189        |   3|   0|    3|          0|
    |i_3_reg_650        |   3|   0|    3|          0|
    |i_4_reg_601        |   3|   0|    3|          0|
    |i_reg_154          |   3|   0|    3|          0|
    |p_Val2_s_reg_177   |  95|   0|   95|          0|
    |tmp_1_reg_658      |   3|   0|    3|          0|
    |tmp_33_reg_627     |  41|   0|   41|          0|
    |tmp_37_reg_673     |  17|   0|   17|          0|
    |tmp_38_reg_678     |   1|   0|    1|          0|
    |tmp_41_reg_683     |   7|   0|    7|          0|
    |tmp_42_reg_688     |   7|   0|    7|          0|
    |tmp_43_reg_693     |   7|   0|    7|          0|
    |tmp_6_reg_635      |   3|   0|   64|         61|
    |tmp_reg_593        |  24|   0|   41|         17|
    +-------------------+----+----+-----+-----------+
    |Total              | 342|   0|  421|         79|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | xillybus_wrapper_big_mult_v3small<71, 24, 17> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | xillybus_wrapper_big_mult_v3small<71, 24, 17> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | xillybus_wrapper_big_mult_v3small<71, 24, 17> | return value |
|ap_done    | out |    1| ap_ctrl_hs | xillybus_wrapper_big_mult_v3small<71, 24, 17> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | xillybus_wrapper_big_mult_v3small<71, 24, 17> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | xillybus_wrapper_big_mult_v3small<71, 24, 17> | return value |
|ap_return  | out |   95| ap_ctrl_hs | xillybus_wrapper_big_mult_v3small<71, 24, 17> | return value |
|a_V        |  in |   71|   ap_none  |                      a_V                      |    scalar    |
|b_V        |  in |   24|   ap_none  |                      b_V                      |    scalar    |
+-----------+-----+-----+------------+-----------------------------------------------+--------------+

