#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 24 08:54:06 2025
# Process ID         : 15984
# Current directory  : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent12552 C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.xpr
# Log file           : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/vivado.log
# Journal file       : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final\vivado.jou
# Running On         : LAPTOP-LC1F7D02
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency      : 2400 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17009 MB
# Swap memory        : 1073 MB
# Total Virtual      : 18082 MB
# Available Virtual  : 7858 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1178.867 ; gain = 137.484
update_compile_order -fileset sources_1
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:user:pwm_audio_axi:1.0 - pwm_audio_axi_0
Successfully read diagram <design_1> from block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_0
endgroup
set_property location {3 893 538} [get_bd_cells axi_protocol_convert_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/axi_protocol_convert_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_protocol_convert_0/M_AXI]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
startgroup
set_property -dict [list CONFIG.READ_WRITE_MODE.VALUE_SRC PROPAGATED] [get_bd_cells axi_protocol_convert_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_protocol_convert_0_M_AXI]
startgroup
set_property CONFIG.NUM_SI {2} [get_bd_cells axi_smc]
endgroup
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_protocol_convert_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_protocol_convert_0/M_AXI] [get_bd_intf_pins axi_smc/S01_AXI]
regenerate_bd_layout
validate_bd_design
WARNING: [SMARTCONNECT-2] Port S01_AXI of /axi_smc is connected to an infrastructure IP (/axi_protocol_convert_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_protocol_convert_0.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A2_0000 [ 4K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A2_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.344 ; gain = 71.227
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m02_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m03_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m04_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.816 ; gain = 7.473
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_0 .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 09:26:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 09:26:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1477.047 ; gain = 79.824
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_nets axi_cdma_0_cdma_introut]
regenerate_bd_layout
validate_bd_design
WARNING: [SMARTCONNECT-2] Port S01_AXI of /axi_smc is connected to an infrastructure IP (/axi_protocol_convert_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /axi_protocol_convert_0.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A2_0000 [ 4K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A2_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1609.082 ; gain = 0.000
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m02_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m03_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m04_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.082 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_riscv_0 .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 10:06:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 10:06:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1609.082 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI] [get_bd_intf_nets axi_protocol_convert_0_M_AXI] [get_bd_cells axi_protocol_convert_0]
delete_bd_objs [get_bd_intf_nets axi_smc_M03_AXI] [get_bd_cells axi_cdma_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list \
  CONFIG.c_include_mm2s {0} \
  CONFIG.c_include_sg {0} \
] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x41E0_0000 [ 64K ]>.
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_bd_design [get_bd_designs design_1]
close_project
create_project pwm_axi_stream C:/Users/harsh/pwm_axi_stream -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
file mkdir C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.srcs/sources_1/new
close [ open C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.srcs/sources_1/new/pwm_audio.vhd w ]
add_files C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.srcs/sources_1/new/pwm_audio.vhd
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Thu Apr 24 10:34:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.runs/synth_1/runme.log
[Thu Apr 24 10:34:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Thu Apr 24 10:37:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.runs/synth_1/runme.log
[Thu Apr 24 10:37:20 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.runs/impl_1/runme.log
ipx::package_project -root_dir {E:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:pwm_audio_axi_stream:1.0 (pwm_audio_axi_stream_v1_0)': IP description "pwm_audio_axi_stream_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 's_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core {e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {E:/UF/First\ Year/Second\ Sem/SoC\ Design/project_ip/pwm_audio_axi_stream} {e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:pwm_audio_axi_stream:1.0 (pwm_audio_axi_stream_v1_0)': IP description "pwm_audio_axi_stream_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 's_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {{e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream'.
close_project
open_project C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1661.965 ; gain = 0.000
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:pwm_audio_axi:1.0 - pwm_audio_axi_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Successfully read diagram <design_1> from block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_nets pwm_audio_axi_0_pwm_out] [get_bd_intf_nets axi_smc_M04_AXI] [get_bd_cells pwm_audio_axi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pwm_audio_axi_stream:1.0 pwm_audio_axi_stream_0
endgroup
set_property location {5 1727 422} [get_bd_cells pwm_audio_axi_stream_0]
connect_bd_net [get_bd_ports pwm_out_0] [get_bd_pins pwm_audio_axi_stream_0/pwm_out]
set_property location {5.5 1955 101} [get_bd_cells pwm_audio_axi_stream_0]
regenerate_bd_layout
set_property location {4 1323 745} [get_bd_cells axi_dma_0]
set_property location {5 1644 746} [get_bd_cells pwm_audio_axi_stream_0]
startgroup
set_property -dict [list \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_include_mm2s_dre {0} \
  CONFIG.c_include_s2mm {0} \
] [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins pwm_audio_axi_stream_0/s_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins pwm_audio_axi_stream_0/s_axis_aclk]
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property CONFIG.NUM_MI {4} [get_bd_cells axi_smc]
endgroup
startgroup
set_property CONFIG.NUM_SI {1} [get_bd_cells axi_smc]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /pwm_audio_axi_stream_0/s_axis(1) and /axi_dma_0/M_AXIS_MM2S(4)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1661.965 ; gain = 0.000
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_riscv_0/Data' at <0x0000_2000 [ 8K ]>.
Slave segment '/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x0000_2000 [ 8K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x41E0_0000 [ 64K ]>.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/myip_pong2_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x44A0_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /pwm_audio_axi_stream_0/s_axis(1) and /axi_dma_0/M_AXIS_MM2S(4)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1661.965 ; gain = 0.000
startgroup
set_property CONFIG.c_m_axis_mm2s_tdata_width {8} [get_bd_cells axi_dma_0]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1661.965 ; gain = 0.000
set_property range 128K [get_bd_addr_segs {microblaze_riscv_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 128K [get_bd_addr_segs {microblaze_riscv_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1661.965 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_audio_axi_stream_0 .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 10:59:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 10:59:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1663.660 ; gain = 1.695
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
close_bd_design [get_bd_designs design_1]
close_project
open_project C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1823.621 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:user:pwm_audio_axi_stream:1.0 - pwm_audio_axi_stream_0
Successfully read diagram <design_1> from block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tdata] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tdata> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tdata> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tdata>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tvalid] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tvalid> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tvalid> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tvalid>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tlast] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tlast]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tlast> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tlast>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tlast> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tlast>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.621 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1823.621 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 11:53:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 11:53:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1823.621 ; gain = 0.000
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tready] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tready> is being overridden by the user with net <pwm_audio_axi_stream_0_s_axis_tready>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tready> is being overridden by the user with net <pwm_audio_axi_stream_0_s_axis_tready>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /pwm_audio_axi_stream_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1856.125 ; gain = 0.000
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /pwm_audio_axi_stream_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1856.125 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.125 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /pwm_audio_axi_stream_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 12:16:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 12:16:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1856.125 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
open_project C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.runs/synth_1/pwm_audio_axi_stream.dcp to C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 24 12:36:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.runs/synth_1/runme.log
[Thu Apr 24 12:36:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/pwm_axi_stream/pwm_axi_stream.runs/impl_1/runme.log
ipx::package_project -root_dir C:/Users/harsh/Downloads/SoCFinalProject/ip_repo/pwm_audio_axi_stream -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:pwm_audio_axi_stream:1.0 (pwm_audio_axi_stream_v1_0)': IP description "pwm_audio_axi_stream_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 's_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Users/harsh/Downloads/SoCFinalProject/ip_repo/pwm_audio_axi_stream/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/harsh/Downloads/SoCFinalProject/ip_repo/pwm_audio_axi_stream c:/Users/harsh/Downloads/SoCFinalProject/ip_repo/pwm_audio_axi_stream/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'xilinx.com:user:pwm_audio_axi_stream:1.0 (pwm_audio_axi_stream_v1_0)': IP description "pwm_audio_axi_stream_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 's_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/harsh/Downloads/SoCFinalProject/ip_repo/pwm_audio_axi_stream {e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo/pwm_audio_axi_stream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:pwm_audio_axi_stream:1.0'. The one found in IP location 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo/pwm_audio_axi_stream' will take precedence over the same IP in location e:/UF/First Year/Second Sem/SoC Design/project_ip/pwm_audio_axi_stream
close_project
open_project C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_pwm_audio_axi_stream_0_0

INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.062 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:user:pwm_audio_axi_stream:1.0 - pwm_audio_axi_stream_0
Successfully read diagram <design_1> from block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:pwm_audio_axi_stream:1.0 [get_ips  design_1_pwm_audio_axi_stream_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_pwm_audio_axi_stream_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 's_axis_tlast'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_pwm_audio_axi_stream_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_pwm_audio_axi_stream_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_pwm_audio_axi_stream_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets axi_dma_0_m_axis_mm2s_tdata] [get_bd_nets axi_dma_0_m_axis_mm2s_tvalid] [get_bd_nets axi_dma_0_m_axis_mm2s_tlast] [get_bd_nets pwm_audio_axi_stream_0_s_axis_tready] [get_bd_nets pwm_audio_axi_stream_0_pwm_out] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells pwm_audio_axi_stream_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pwm_audio_axi_stream:1.0 pwm_audio_axi_stream_0
endgroup
set_property location {6 1995 118} [get_bd_cells pwm_audio_axi_stream_0]
connect_bd_net [get_bd_ports pwm_out_0] [get_bd_pins pwm_audio_axi_stream_0/pwm_out]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins pwm_audio_axi_stream_0/s_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins pwm_audio_axi_stream_0/s_axis_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tdata] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tdata> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tdata> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tdata>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tlast] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tlast]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tlast> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tlast>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tlast> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tlast>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tready] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tready> is being overridden by the user with net <pwm_audio_axi_stream_0_s_axis_tready>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tready> is being overridden by the user with net <pwm_audio_axi_stream_0_s_axis_tready>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tvalid] [get_bd_pins pwm_audio_axi_stream_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tvalid> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </pwm_audio_axi_stream_0/s_axis_tvalid> is being overridden by the user with net <axi_dma_0_m_axis_mm2s_tvalid>. This pin will not be connected as a part of interface connection <s_axis>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 18.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /pwm_audio_axi_stream_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.062 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.062 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /pwm_audio_axi_stream_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_audio_axi_stream_0 .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 12:44:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 12:44:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1899.062 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
close_bd_design [get_bd_designs design_1]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 24 12:52:45 2025...
