{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 20:50:29 2021 " "Info: Processing started: Thu Mar 25 20:50:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[24\] " "Warning: Node \"storesize:storesize\|saida\[24\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[25\] " "Warning: Node \"storesize:storesize\|saida\[25\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[26\] " "Warning: Node \"storesize:storesize\|saida\[26\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[27\] " "Warning: Node \"storesize:storesize\|saida\[27\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[28\] " "Warning: Node \"storesize:storesize\|saida\[28\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[29\] " "Warning: Node \"storesize:storesize\|saida\[29\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[30\] " "Warning: Node \"storesize:storesize\|saida\[30\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[31\] " "Warning: Node \"storesize:storesize\|saida\[31\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[0\] " "Warning: Node \"storesize:storesize\|saida\[0\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[1\] " "Warning: Node \"storesize:storesize\|saida\[1\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[2\] " "Warning: Node \"storesize:storesize\|saida\[2\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[3\] " "Warning: Node \"storesize:storesize\|saida\[3\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[4\] " "Warning: Node \"storesize:storesize\|saida\[4\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[5\] " "Warning: Node \"storesize:storesize\|saida\[5\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[6\] " "Warning: Node \"storesize:storesize\|saida\[6\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[7\] " "Warning: Node \"storesize:storesize\|saida\[7\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[16\] " "Warning: Node \"storesize:storesize\|saida\[16\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[17\] " "Warning: Node \"storesize:storesize\|saida\[17\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[18\] " "Warning: Node \"storesize:storesize\|saida\[18\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[19\] " "Warning: Node \"storesize:storesize\|saida\[19\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[20\] " "Warning: Node \"storesize:storesize\|saida\[20\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[21\] " "Warning: Node \"storesize:storesize\|saida\[21\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[22\] " "Warning: Node \"storesize:storesize\|saida\[22\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[23\] " "Warning: Node \"storesize:storesize\|saida\[23\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[8\] " "Warning: Node \"storesize:storesize\|saida\[8\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[9\] " "Warning: Node \"storesize:storesize\|saida\[9\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[10\] " "Warning: Node \"storesize:storesize\|saida\[10\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[11\] " "Warning: Node \"storesize:storesize\|saida\[11\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[12\] " "Warning: Node \"storesize:storesize\|saida\[12\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[13\] " "Warning: Node \"storesize:storesize\|saida\[13\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[14\] " "Warning: Node \"storesize:storesize\|saida\[14\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[15\] " "Warning: Node \"storesize:storesize\|saida\[15\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[30\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[31\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[28\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[26\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[27\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[24\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[30\] " "Warning: Node \"loadsize:loadsize\|saida\[30\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[31\] " "Warning: Node \"loadsize:loadsize\|saida\[31\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[25\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[22\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[5\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[6\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[7\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[28\] " "Warning: Node \"loadsize:loadsize\|saida\[28\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[29\] " "Warning: Node \"loadsize:loadsize\|saida\[29\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[26\] " "Warning: Node \"loadsize:loadsize\|saida\[26\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[23\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[20\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[27\] " "Warning: Node \"loadsize:loadsize\|saida\[27\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[24\] " "Warning: Node \"loadsize:loadsize\|saida\[24\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[21\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[18\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[16\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[17\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[19\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[8\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[9\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[10\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[11\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[12\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[13\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[14\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[15\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[25\] " "Warning: Node \"loadsize:loadsize\|saida\[25\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[22\] " "Warning: Node \"loadsize:loadsize\|saida\[22\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[0\] " "Warning: Node \"loadsize:loadsize\|saida\[0\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[1\] " "Warning: Node \"loadsize:loadsize\|saida\[1\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[2\] " "Warning: Node \"loadsize:loadsize\|saida\[2\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[3\] " "Warning: Node \"loadsize:loadsize\|saida\[3\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[4\] " "Warning: Node \"loadsize:loadsize\|saida\[4\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[5\] " "Warning: Node \"loadsize:loadsize\|saida\[5\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[6\] " "Warning: Node \"loadsize:loadsize\|saida\[6\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[7\] " "Warning: Node \"loadsize:loadsize\|saida\[7\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[23\] " "Warning: Node \"loadsize:loadsize\|saida\[23\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[20\] " "Warning: Node \"loadsize:loadsize\|saida\[20\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[21\] " "Warning: Node \"loadsize:loadsize\|saida\[21\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[18\] " "Warning: Node \"loadsize:loadsize\|saida\[18\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[16\] " "Warning: Node \"loadsize:loadsize\|saida\[16\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[17\] " "Warning: Node \"loadsize:loadsize\|saida\[17\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[19\] " "Warning: Node \"loadsize:loadsize\|saida\[19\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[8\] " "Warning: Node \"loadsize:loadsize\|saida\[8\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[9\] " "Warning: Node \"loadsize:loadsize\|saida\[9\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[10\] " "Warning: Node \"loadsize:loadsize\|saida\[10\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[11\] " "Warning: Node \"loadsize:loadsize\|saida\[11\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[12\] " "Warning: Node \"loadsize:loadsize\|saida\[12\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[13\] " "Warning: Node \"loadsize:loadsize\|saida\[13\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[14\] " "Warning: Node \"loadsize:loadsize\|saida\[14\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[15\] " "Warning: Node \"loadsize:loadsize\|saida\[15\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|saida\[7\]~0 " "Info: Detected gated clock \"loadsize:loadsize\|saida\[7\]~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|saida\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|Equal0~0 " "Info: Detected gated clock \"loadsize:loadsize\|Equal0~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDest:MuxRegDest\|Mux5~0 " "Info: Detected gated clock \"MuxRegDest:MuxRegDest\|Mux5~0\" as buffer" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDest:MuxRegDest\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[0\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[3\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegData:MuxRegData\|Mux32~0 " "Info: Detected gated clock \"MuxRegData:MuxRegData\|Mux32~0\" as buffer" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegData:MuxRegData\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "storesize:storesize\|saida\[31\]~0 " "Info: Detected gated clock \"storesize:storesize\|saida\[31\]~0\" as buffer" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "storesize:storesize\|saida\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[2\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] register Banco_reg:banco_registradores\|Cluster\[17\]\[10\] 70.73 MHz 14.138 ns Internal " "Info: Clock \"clock\" has Internal fmax of 70.73 MHz between source register \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" and destination register \"Banco_reg:banco_registradores\|Cluster\[17\]\[10\]\" (period= 14.138 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.210 ns + Longest register register " "Info: + Longest register to register delay is 3.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] 1 REG LCCOMB_X21_Y15_N28 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDest:MuxRegDest|MuxRegDestOut[0] } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.272 ns) 1.168 ns Banco_reg:banco_registradores\|Decoder0~4 2 COMB LCCOMB_X22_Y19_N12 32 " "Info: 2: + IC(0.896 ns) + CELL(0.272 ns) = 1.168 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores\|Decoder0~4'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[0] Banco_reg:banco_registradores|Decoder0~4 } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.746 ns) 3.210 ns Banco_reg:banco_registradores\|Cluster\[17\]\[10\] 3 REG LCFF_X17_Y15_N17 2 " "Info: 3: + IC(1.296 ns) + CELL(0.746 ns) = 3.210 ns; Loc. = LCFF_X17_Y15_N17; Fanout = 2; REG Node = 'Banco_reg:banco_registradores\|Cluster\[17\]\[10\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { Banco_reg:banco_registradores|Decoder0~4 Banco_reg:banco_registradores|Cluster[17][10] } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 31.71 % ) " "Info: Total cell delay = 1.018 ns ( 31.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.192 ns ( 68.29 % ) " "Info: Total interconnect delay = 2.192 ns ( 68.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[0] Banco_reg:banco_registradores|Decoder0~4 Banco_reg:banco_registradores|Cluster[17][10] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.210 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[0] {} Banco_reg:banco_registradores|Decoder0~4 {} Banco_reg:banco_registradores|Cluster[17][10] {} } { 0.000ns 0.896ns 1.296ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.769 ns - Smallest " "Info: - Smallest clock skew is -3.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1784 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1784; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Banco_reg:banco_registradores\|Cluster\[17\]\[10\] 3 REG LCFF_X17_Y15_N17 2 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N17; Fanout = 2; REG Node = 'Banco_reg:banco_registradores\|Cluster\[17\]\[10\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl Banco_reg:banco_registradores|Cluster[17][10] } "NODE_NAME" } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[17][10] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[17][10] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.232 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.712 ns) 2.902 ns Controle:Controle\|RegDest\[2\] 2 REG LCFF_X9_Y6_N5 8 " "Info: 2: + IC(1.336 ns) + CELL(0.712 ns) = 2.902 ns; Loc. = LCFF_X9_Y6_N5; Fanout = 8; REG Node = 'Controle:Controle\|RegDest\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { clock Controle:Controle|RegDest[2] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.225 ns) 3.626 ns MuxRegDest:MuxRegDest\|Mux5~0 3 COMB LCCOMB_X13_Y6_N0 1 " "Info: 3: + IC(0.499 ns) + CELL(0.225 ns) = 3.626 ns; Loc. = LCCOMB_X13_Y6_N0; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest\|Mux5~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Controle:Controle|RegDest[2] MuxRegDest:MuxRegDest|Mux5~0 } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.000 ns) 5.277 ns MuxRegDest:MuxRegDest\|Mux5~0clkctrl 4 COMB CLKCTRL_G6 5 " "Info: 4: + IC(1.651 ns) + CELL(0.000 ns) = 5.277 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest\|Mux5~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.053 ns) 6.232 ns MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] 5 REG LCCOMB_X21_Y15_N28 33 " "Info: 5: + IC(0.902 ns) + CELL(0.053 ns) = 6.232 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[0] } "NODE_NAME" } } { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 29.59 % ) " "Info: Total cell delay = 1.844 ns ( 29.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.388 ns ( 70.41 % ) " "Info: Total interconnect delay = 4.388 ns ( 70.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { clock Controle:Controle|RegDest[2] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { clock {} clock~combout {} Controle:Controle|RegDest[2] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[0] {} } { 0.000ns 0.000ns 1.336ns 0.499ns 1.651ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[17][10] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[17][10] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { clock Controle:Controle|RegDest[2] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { clock {} clock~combout {} Controle:Controle|RegDest[2] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[0] {} } { 0.000ns 0.000ns 1.336ns 0.499ns 1.651ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "ProvidedComponents/Banco_reg.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Banco_reg.vhd" 105 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[0] Banco_reg:banco_registradores|Decoder0~4 Banco_reg:banco_registradores|Cluster[17][10] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "3.210 ns" { MuxRegDest:MuxRegDest|MuxRegDestOut[0] {} Banco_reg:banco_registradores|Decoder0~4 {} Banco_reg:banco_registradores|Cluster[17][10] {} } { 0.000ns 0.896ns 1.296ns } { 0.000ns 0.272ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Banco_reg:banco_registradores|Cluster[17][10] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:banco_registradores|Cluster[17][10] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { clock Controle:Controle|RegDest[2] MuxRegDest:MuxRegDest|Mux5~0 MuxRegDest:MuxRegDest|Mux5~0clkctrl MuxRegDest:MuxRegDest|MuxRegDestOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.232 ns" { clock {} clock~combout {} Controle:Controle|RegDest[2] {} MuxRegDest:MuxRegDest|Mux5~0 {} MuxRegDest:MuxRegDest|Mux5~0clkctrl {} MuxRegDest:MuxRegDest|MuxRegDestOut[0] {} } { 0.000ns 0.000ns 1.336ns 0.499ns 1.651ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDR\|Saida\[3\] loadsize:loadsize\|saida\[3\] clock 3.335 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDR\|Saida\[3\]\" and destination pin or register \"loadsize:loadsize\|saida\[3\]\" for clock \"clock\" (Hold time is 3.335 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.965 ns + Largest " "Info: + Largest clock skew is 3.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.449 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.712 ns) 2.348 ns Controle:Controle\|LSControl\[0\] 2 REG LCFF_X2_Y10_N5 4 " "Info: 2: + IC(0.782 ns) + CELL(0.712 ns) = 2.348 ns; Loc. = LCFF_X2_Y10_N5; Fanout = 4; REG Node = 'Controle:Controle\|LSControl\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clock Controle:Controle|LSControl[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.053 ns) 3.354 ns loadsize:loadsize\|saida\[7\]~0 3 COMB LCCOMB_X9_Y11_N14 1 " "Info: 3: + IC(0.953 ns) + CELL(0.053 ns) = 3.354 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'loadsize:loadsize\|saida\[7\]~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { Controle:Controle|LSControl[0] loadsize:loadsize|saida[7]~0 } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.000 ns) 5.282 ns loadsize:loadsize\|saida\[7\]~0clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.928 ns) + CELL(0.000 ns) = 5.282 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'loadsize:loadsize\|saida\[7\]~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { loadsize:loadsize|saida[7]~0 loadsize:loadsize|saida[7]~0clkctrl } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.228 ns) 6.449 ns loadsize:loadsize\|saida\[3\] 5 REG LCCOMB_X23_Y11_N20 1 " "Info: 5: + IC(0.939 ns) + CELL(0.228 ns) = 6.449 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 1; REG Node = 'loadsize:loadsize\|saida\[3\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { loadsize:loadsize|saida[7]~0clkctrl loadsize:loadsize|saida[3] } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 28.64 % ) " "Info: Total cell delay = 1.847 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 71.36 % ) " "Info: Total interconnect delay = 4.602 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { clock Controle:Controle|LSControl[0] loadsize:loadsize|saida[7]~0 loadsize:loadsize|saida[7]~0clkctrl loadsize:loadsize|saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { clock {} clock~combout {} Controle:Controle|LSControl[0] {} loadsize:loadsize|saida[7]~0 {} loadsize:loadsize|saida[7]~0clkctrl {} loadsize:loadsize|saida[3] {} } { 0.000ns 0.000ns 0.782ns 0.953ns 1.928ns 0.939ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1784 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1784; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns Registrador:MDR\|Saida\[3\] 3 REG LCFF_X23_Y11_N1 3 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 3; REG Node = 'Registrador:MDR\|Saida\[3\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl Registrador:MDR|Saida[3] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:MDR|Saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { clock Controle:Controle|LSControl[0] loadsize:loadsize|saida[7]~0 loadsize:loadsize|saida[7]~0clkctrl loadsize:loadsize|saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { clock {} clock~combout {} Controle:Controle|LSControl[0] {} loadsize:loadsize|saida[7]~0 {} loadsize:loadsize|saida[7]~0clkctrl {} loadsize:loadsize|saida[3] {} } { 0.000ns 0.000ns 0.782ns 0.953ns 1.928ns 0.939ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:MDR|Saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.536 ns - Shortest register register " "Info: - Shortest register to register delay is 0.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDR\|Saida\[3\] 1 REG LCFF_X23_Y11_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 3; REG Node = 'Registrador:MDR\|Saida\[3\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:MDR|Saida[3] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.225 ns) 0.536 ns loadsize:loadsize\|saida\[3\] 2 REG LCCOMB_X23_Y11_N20 1 " "Info: 2: + IC(0.311 ns) + CELL(0.225 ns) = 0.536 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 1; REG Node = 'loadsize:loadsize\|saida\[3\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Registrador:MDR|Saida[3] loadsize:loadsize|saida[3] } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 41.98 % ) " "Info: Total cell delay = 0.225 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 58.02 % ) " "Info: Total interconnect delay = 0.311 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Registrador:MDR|Saida[3] loadsize:loadsize|saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { Registrador:MDR|Saida[3] {} loadsize:loadsize|saida[3] {} } { 0.000ns 0.311ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { clock Controle:Controle|LSControl[0] loadsize:loadsize|saida[7]~0 loadsize:loadsize|saida[7]~0clkctrl loadsize:loadsize|saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { clock {} clock~combout {} Controle:Controle|LSControl[0] {} loadsize:loadsize|saida[7]~0 {} loadsize:loadsize|saida[7]~0clkctrl {} loadsize:loadsize|saida[3] {} } { 0.000ns 0.000ns 0.782ns 0.953ns 1.928ns 0.939ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:MDR|Saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Registrador:MDR|Saida[3] loadsize:loadsize|saida[3] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { Registrador:MDR|Saida[3] {} loadsize:loadsize|saida[3] {} } { 0.000ns 0.311ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "multiplier:multiplier\|lo\[26\] reset clock 6.587 ns register " "Info: tsu for register \"multiplier:multiplier\|lo\[26\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.587 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.954 ns + Longest pin register " "Info: + Longest pin to register delay is 8.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 223 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 223; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.241 ns) + CELL(0.346 ns) 5.461 ns multiplier:multiplier\|WideOr0~0 2 COMB LCCOMB_X11_Y17_N20 1 " "Info: 2: + IC(4.241 ns) + CELL(0.346 ns) = 5.461 ns; Loc. = LCCOMB_X11_Y17_N20; Fanout = 1; COMB Node = 'multiplier:multiplier\|WideOr0~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { reset multiplier:multiplier|WideOr0~0 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.228 ns) 6.025 ns multiplier:multiplier\|WideOr0 3 COMB LCCOMB_X11_Y17_N14 105 " "Info: 3: + IC(0.336 ns) + CELL(0.228 ns) = 6.025 ns; Loc. = LCCOMB_X11_Y17_N14; Fanout = 105; COMB Node = 'multiplier:multiplier\|WideOr0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { multiplier:multiplier|WideOr0~0 multiplier:multiplier|WideOr0 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.053 ns) 6.956 ns multiplier:multiplier\|hi\[0\]~0 4 COMB LCCOMB_X6_Y14_N16 63 " "Info: 4: + IC(0.878 ns) + CELL(0.053 ns) = 6.956 ns; Loc. = LCCOMB_X6_Y14_N16; Fanout = 63; COMB Node = 'multiplier:multiplier\|hi\[0\]~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { multiplier:multiplier|WideOr0 multiplier:multiplier|hi[0]~0 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.746 ns) 8.954 ns multiplier:multiplier\|lo\[26\] 5 REG LCFF_X15_Y16_N11 1 " "Info: 5: + IC(1.252 ns) + CELL(0.746 ns) = 8.954 ns; Loc. = LCFF_X15_Y16_N11; Fanout = 1; REG Node = 'multiplier:multiplier\|lo\[26\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { multiplier:multiplier|hi[0]~0 multiplier:multiplier|lo[26] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 25.09 % ) " "Info: Total cell delay = 2.247 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.707 ns ( 74.91 % ) " "Info: Total interconnect delay = 6.707 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.954 ns" { reset multiplier:multiplier|WideOr0~0 multiplier:multiplier|WideOr0 multiplier:multiplier|hi[0]~0 multiplier:multiplier|lo[26] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.954 ns" { reset {} reset~combout {} multiplier:multiplier|WideOr0~0 {} multiplier:multiplier|WideOr0 {} multiplier:multiplier|hi[0]~0 {} multiplier:multiplier|lo[26] {} } { 0.000ns 0.000ns 4.241ns 0.336ns 0.878ns 1.252ns } { 0.000ns 0.874ns 0.346ns 0.228ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.457 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1784 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1784; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.457 ns multiplier:multiplier\|lo\[26\] 3 REG LCFF_X15_Y16_N11 1 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X15_Y16_N11; Fanout = 1; REG Node = 'multiplier:multiplier\|lo\[26\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clock~clkctrl multiplier:multiplier|lo[26] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.91 % ) " "Info: Total cell delay = 1.472 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 40.09 % ) " "Info: Total interconnect delay = 0.985 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clock clock~clkctrl multiplier:multiplier|lo[26] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|lo[26] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.954 ns" { reset multiplier:multiplier|WideOr0~0 multiplier:multiplier|WideOr0 multiplier:multiplier|hi[0]~0 multiplier:multiplier|lo[26] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.954 ns" { reset {} reset~combout {} multiplier:multiplier|WideOr0~0 {} multiplier:multiplier|WideOr0 {} multiplier:multiplier|hi[0]~0 {} multiplier:multiplier|lo[26] {} } { 0.000ns 0.000ns 4.241ns 0.336ns 0.878ns 1.252ns } { 0.000ns 0.874ns 0.346ns 0.228ns 0.053ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { clock clock~clkctrl multiplier:multiplier|lo[26] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|lo[26] {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MuxMemAddOut\[27\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] 17.145 ns register " "Info: tco from clock \"clock\" to destination pin \"MuxMemAddOut\[27\]\" through register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is 17.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.566 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.712 ns) 2.526 ns Controle:Controle\|ALUSrcB\[1\] 2 REG LCFF_X7_Y10_N13 41 " "Info: 2: + IC(0.960 ns) + CELL(0.712 ns) = 2.526 ns; Loc. = LCFF_X7_Y10_N13; Fanout = 41; REG Node = 'Controle:Controle\|ALUSrcB\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clock Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.225 ns) 3.269 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X9_Y10_N26 1 " "Info: 3: + IC(0.518 ns) + CELL(0.225 ns) = 3.269 ns; Loc. = LCCOMB_X9_Y10_N26; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.000 ns) 4.610 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.341 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.053 ns) 5.566 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] 5 REG LCCOMB_X19_Y12_N20 3 " "Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 5.566 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 33.13 % ) " "Info: Total cell delay = 1.844 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.722 ns ( 66.87 % ) " "Info: Total interconnect delay = 3.722 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { clock Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.566 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} } { 0.000ns 0.000ns 0.960ns 0.518ns 1.341ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.579 ns + Longest register pin " "Info: + Longest register to pin delay is 11.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] 1 REG LCCOMB_X19_Y12_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 0.264 ns Ula32:Alu\|Mux62~0 2 COMB LCCOMB_X19_Y12_N14 4 " "Info: 2: + IC(0.211 ns) + CELL(0.053 ns) = 0.264 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 4; COMB Node = 'Ula32:Alu\|Mux62~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 0.546 ns Ula32:Alu\|carry_temp\[1\]~9 3 COMB LCCOMB_X19_Y12_N4 2 " "Info: 3: + IC(0.229 ns) + CELL(0.053 ns) = 0.546 ns; Loc. = LCCOMB_X19_Y12_N4; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~9'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~9 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 0.811 ns Ula32:Alu\|carry_temp\[1\]~1 4 COMB LCCOMB_X19_Y12_N0 1 " "Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 0.811 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[1]~9 Ula32:Alu|carry_temp[1]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 1.072 ns Ula32:Alu\|carry_temp\[3\]~58 5 COMB LCCOMB_X19_Y12_N16 4 " "Info: 5: + IC(0.208 ns) + CELL(0.053 ns) = 1.072 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~58'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:Alu|carry_temp[1]~1 Ula32:Alu|carry_temp[3]~58 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.053 ns) 1.465 ns Ula32:Alu\|carry_temp\[5\]~54 6 COMB LCCOMB_X18_Y12_N4 4 " "Info: 6: + IC(0.340 ns) + CELL(0.053 ns) = 1.465 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~54'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Alu|carry_temp[3]~58 Ula32:Alu|carry_temp[5]~54 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 1.723 ns Ula32:Alu\|carry_temp\[7\]~50 7 COMB LCCOMB_X18_Y12_N0 6 " "Info: 7: + IC(0.205 ns) + CELL(0.053 ns) = 1.723 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~50'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:Alu|carry_temp[5]~54 Ula32:Alu|carry_temp[7]~50 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 2.000 ns Ula32:Alu\|carry_temp\[9\]~46 8 COMB LCCOMB_X18_Y12_N28 6 " "Info: 8: + IC(0.224 ns) + CELL(0.053 ns) = 2.000 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~46'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:Alu|carry_temp[7]~50 Ula32:Alu|carry_temp[9]~46 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 2.427 ns Ula32:Alu\|carry_temp\[11\]~42 9 COMB LCCOMB_X18_Y12_N8 6 " "Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 2.427 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~42'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:Alu|carry_temp[9]~46 Ula32:Alu|carry_temp[11]~42 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 2.787 ns Ula32:Alu\|carry_temp\[13\]~38 10 COMB LCCOMB_X18_Y12_N20 6 " "Info: 10: + IC(0.307 ns) + CELL(0.053 ns) = 2.787 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~38'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Ula32:Alu|carry_temp[11]~42 Ula32:Alu|carry_temp[13]~38 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 3.045 ns Ula32:Alu\|carry_temp\[15\]~34 11 COMB LCCOMB_X18_Y12_N16 6 " "Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 3.045 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~34'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:Alu|carry_temp[13]~38 Ula32:Alu|carry_temp[15]~34 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 3.410 ns Ula32:Alu\|carry_temp\[17\]~30 12 COMB LCCOMB_X17_Y12_N4 6 " "Info: 12: + IC(0.312 ns) + CELL(0.053 ns) = 3.410 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~30'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { Ula32:Alu|carry_temp[15]~34 Ula32:Alu|carry_temp[17]~30 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.683 ns Ula32:Alu\|carry_temp\[19\]~26 13 COMB LCCOMB_X17_Y12_N16 6 " "Info: 13: + IC(0.220 ns) + CELL(0.053 ns) = 3.683 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~26'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:Alu|carry_temp[17]~30 Ula32:Alu|carry_temp[19]~26 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 3.961 ns Ula32:Alu\|carry_temp\[21\]~22 14 COMB LCCOMB_X17_Y12_N12 6 " "Info: 14: + IC(0.225 ns) + CELL(0.053 ns) = 3.961 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~22'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:Alu|carry_temp[19]~26 Ula32:Alu|carry_temp[21]~22 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 4.387 ns Ula32:Alu\|carry_temp\[23\]~18 15 COMB LCCOMB_X17_Y12_N24 6 " "Info: 15: + IC(0.373 ns) + CELL(0.053 ns) = 4.387 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:Alu|carry_temp[21]~22 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.053 ns) 4.749 ns Ula32:Alu\|carry_temp\[25\]~14 16 COMB LCCOMB_X17_Y12_N20 6 " "Info: 16: + IC(0.309 ns) + CELL(0.053 ns) = 4.749 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 5.623 ns Ula32:Alu\|Mux4~1 17 COMB LCCOMB_X17_Y9_N16 5 " "Info: 17: + IC(0.821 ns) + CELL(0.053 ns) = 5.623 ns; Loc. = LCCOMB_X17_Y9_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|Mux4~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Ula32:Alu|carry_temp[25]~14 Ula32:Alu|Mux4~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.228 ns) 7.279 ns MuxMemAdd:MuxMemAdd\|Mux4~0 18 COMB LCCOMB_X21_Y13_N30 1 " "Info: 18: + IC(1.428 ns) + CELL(0.228 ns) = 7.279 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 1; COMB Node = 'MuxMemAdd:MuxMemAdd\|Mux4~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { Ula32:Alu|Mux4~1 MuxMemAdd:MuxMemAdd|Mux4~0 } "NODE_NAME" } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(2.144 ns) 11.579 ns MuxMemAddOut\[27\] 19 PIN PIN_M24 0 " "Info: 19: + IC(2.156 ns) + CELL(2.144 ns) = 11.579 ns; Loc. = PIN_M24; Fanout = 0; PIN Node = 'MuxMemAddOut\[27\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { MuxMemAdd:MuxMemAdd|Mux4~0 MuxMemAddOut[27] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.220 ns ( 27.81 % ) " "Info: Total cell delay = 3.220 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.359 ns ( 72.19 % ) " "Info: Total interconnect delay = 8.359 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.579 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~9 Ula32:Alu|carry_temp[1]~1 Ula32:Alu|carry_temp[3]~58 Ula32:Alu|carry_temp[5]~54 Ula32:Alu|carry_temp[7]~50 Ula32:Alu|carry_temp[9]~46 Ula32:Alu|carry_temp[11]~42 Ula32:Alu|carry_temp[13]~38 Ula32:Alu|carry_temp[15]~34 Ula32:Alu|carry_temp[17]~30 Ula32:Alu|carry_temp[19]~26 Ula32:Alu|carry_temp[21]~22 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~14 Ula32:Alu|Mux4~1 MuxMemAdd:MuxMemAdd|Mux4~0 MuxMemAddOut[27] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "11.579 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~9 {} Ula32:Alu|carry_temp[1]~1 {} Ula32:Alu|carry_temp[3]~58 {} Ula32:Alu|carry_temp[5]~54 {} Ula32:Alu|carry_temp[7]~50 {} Ula32:Alu|carry_temp[9]~46 {} Ula32:Alu|carry_temp[11]~42 {} Ula32:Alu|carry_temp[13]~38 {} Ula32:Alu|carry_temp[15]~34 {} Ula32:Alu|carry_temp[17]~30 {} Ula32:Alu|carry_temp[19]~26 {} Ula32:Alu|carry_temp[21]~22 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~14 {} Ula32:Alu|Mux4~1 {} MuxMemAdd:MuxMemAdd|Mux4~0 {} MuxMemAddOut[27] {} } { 0.000ns 0.211ns 0.229ns 0.212ns 0.208ns 0.340ns 0.205ns 0.224ns 0.374ns 0.307ns 0.205ns 0.312ns 0.220ns 0.225ns 0.373ns 0.309ns 0.821ns 1.428ns 2.156ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { clock Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.566 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} } { 0.000ns 0.000ns 0.960ns 0.518ns 1.341ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.579 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~9 Ula32:Alu|carry_temp[1]~1 Ula32:Alu|carry_temp[3]~58 Ula32:Alu|carry_temp[5]~54 Ula32:Alu|carry_temp[7]~50 Ula32:Alu|carry_temp[9]~46 Ula32:Alu|carry_temp[11]~42 Ula32:Alu|carry_temp[13]~38 Ula32:Alu|carry_temp[15]~34 Ula32:Alu|carry_temp[17]~30 Ula32:Alu|carry_temp[19]~26 Ula32:Alu|carry_temp[21]~22 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~14 Ula32:Alu|Mux4~1 MuxMemAdd:MuxMemAdd|Mux4~0 MuxMemAddOut[27] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "11.579 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~9 {} Ula32:Alu|carry_temp[1]~1 {} Ula32:Alu|carry_temp[3]~58 {} Ula32:Alu|carry_temp[5]~54 {} Ula32:Alu|carry_temp[7]~50 {} Ula32:Alu|carry_temp[9]~46 {} Ula32:Alu|carry_temp[11]~42 {} Ula32:Alu|carry_temp[13]~38 {} Ula32:Alu|carry_temp[15]~34 {} Ula32:Alu|carry_temp[17]~30 {} Ula32:Alu|carry_temp[19]~26 {} Ula32:Alu|carry_temp[21]~22 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~14 {} Ula32:Alu|Mux4~1 {} MuxMemAdd:MuxMemAdd|Mux4~0 {} MuxMemAddOut[27] {} } { 0.000ns 0.211ns 0.229ns 0.212ns 0.208ns 0.340ns 0.205ns 0.224ns 0.374ns 0.307ns 0.205ns 0.312ns 0.220ns 0.225ns 0.373ns 0.309ns 0.821ns 1.428ns 2.156ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:Controle\|estado\[1\] reset clock -0.252 ns register " "Info: th for register \"Controle:Controle\|estado\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.486 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1784 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1784; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns Controle:Controle\|estado\[1\] 3 REG LCFF_X7_Y11_N19 85 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 85; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.887 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 223 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 223; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.397 ns) 2.887 ns Controle:Controle\|estado\[1\] 2 REG LCFF_X7_Y11_N19 85 " "Info: 2: + IC(1.616 ns) + CELL(0.397 ns) = 2.887 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 85; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 44.02 % ) " "Info: Total cell delay = 1.271 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.616 ns ( 55.98 % ) " "Info: Total interconnect delay = 1.616 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { reset {} reset~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 1.616ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { reset {} reset~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 1.616ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 137 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 20:50:30 2021 " "Info: Processing ended: Thu Mar 25 20:50:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
