`timescale 1ns / 1ps

module tb_or;
    reg A, B;          
    wire Y;           

    OR uut (.a(A), .b(B), .c(Y));

    initial begin
        A = 0;
        B = 0;
    end

    always #7 A = ~A;

    always #11 B = ~B;

    initial begin
        $dumpfile("or.vcd");  
        $dumpvars(0, tb_or);  

        #50 $finish;
    end

    initial begin
        $monitor("Time = %0t ns: A=%b, B=%b â†’ Y=%b", $time, A, B, Y);
    end
endmodule