-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv_sysarr_dataflow_in_loop_LOOP_S_entry18 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (8 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (8 downto 0);
    ko_2 : IN STD_LOGIC_VECTOR (8 downto 0);
    co_1 : IN STD_LOGIC_VECTOR (9 downto 0);
    r : IN STD_LOGIC_VECTOR (31 downto 0);
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_out_full_n : IN STD_LOGIC;
    p_out_write : OUT STD_LOGIC;
    p_out1_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_out1_full_n : IN STD_LOGIC;
    p_out1_write : OUT STD_LOGIC;
    ko_2_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    ko_2_out_full_n : IN STD_LOGIC;
    ko_2_out_write : OUT STD_LOGIC;
    co_1_out_din : OUT STD_LOGIC_VECTOR (6 downto 0);
    co_1_out_full_n : IN STD_LOGIC;
    co_1_out_write : OUT STD_LOGIC;
    co_1_out2_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    co_1_out2_full_n : IN STD_LOGIC;
    co_1_out2_write : OUT STD_LOGIC;
    r_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    r_out_full_n : IN STD_LOGIC;
    r_out_write : OUT STD_LOGIC;
    r_out3_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    r_out3_full_n : IN STD_LOGIC;
    r_out3_write : OUT STD_LOGIC;
    s_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_out_full_n : IN STD_LOGIC;
    s_out_write : OUT STD_LOGIC;
    s_out4_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    s_out4_full_n : IN STD_LOGIC;
    s_out4_write : OUT STD_LOGIC;
    p_out5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_out5_full_n : IN STD_LOGIC;
    p_out5_write : OUT STD_LOGIC;
    p_out6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_out6_full_n : IN STD_LOGIC;
    p_out6_write : OUT STD_LOGIC;
    p_out7_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out7_full_n : IN STD_LOGIC;
    p_out7_write : OUT STD_LOGIC );
end;


architecture behav of Conv_sysarr_dataflow_in_loop_LOOP_S_entry18 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_out_blk_n : STD_LOGIC;
    signal p_out1_blk_n : STD_LOGIC;
    signal ko_2_out_blk_n : STD_LOGIC;
    signal co_1_out_blk_n : STD_LOGIC;
    signal co_1_out2_blk_n : STD_LOGIC;
    signal r_out_blk_n : STD_LOGIC;
    signal r_out3_blk_n : STD_LOGIC;
    signal s_out_blk_n : STD_LOGIC;
    signal s_out4_blk_n : STD_LOGIC;
    signal p_out5_blk_n : STD_LOGIC;
    signal p_out6_blk_n : STD_LOGIC;
    signal p_out7_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
                ap_block_state1 <= ((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    co_1_out2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, co_1_out2_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            co_1_out2_blk_n <= co_1_out2_full_n;
        else 
            co_1_out2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    co_1_out2_din <= co_1;

    co_1_out2_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            co_1_out2_write <= ap_const_logic_1;
        else 
            co_1_out2_write <= ap_const_logic_0;
        end if; 
    end process;


    co_1_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, co_1_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            co_1_out_blk_n <= co_1_out_full_n;
        else 
            co_1_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    co_1_out_din <= co_1(7 - 1 downto 0);

    co_1_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            co_1_out_write <= ap_const_logic_1;
        else 
            co_1_out_write <= ap_const_logic_0;
        end if; 
    end process;


    ko_2_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ko_2_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ko_2_out_blk_n <= ko_2_out_full_n;
        else 
            ko_2_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ko_2_out_din <= ko_2;

    ko_2_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ko_2_out_write <= ap_const_logic_1;
        else 
            ko_2_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_out1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out1_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out1_blk_n <= p_out1_full_n;
        else 
            p_out1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_out1_din <= p_read1;

    p_out1_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out1_write <= ap_const_logic_1;
        else 
            p_out1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_out5_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out5_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out5_blk_n <= p_out5_full_n;
        else 
            p_out5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_out5_din <= p_read2;

    p_out5_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out5_write <= ap_const_logic_1;
        else 
            p_out5_write <= ap_const_logic_0;
        end if; 
    end process;


    p_out6_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out6_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out6_blk_n <= p_out6_full_n;
        else 
            p_out6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_out6_din <= p_read2;

    p_out6_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out6_write <= ap_const_logic_1;
        else 
            p_out6_write <= ap_const_logic_0;
        end if; 
    end process;


    p_out7_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out7_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out7_blk_n <= p_out7_full_n;
        else 
            p_out7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_out7_din <= p_read3;

    p_out7_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out7_write <= ap_const_logic_1;
        else 
            p_out7_write <= ap_const_logic_0;
        end if; 
    end process;


    p_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out_blk_n <= p_out_full_n;
        else 
            p_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_out_din <= p_read;

    p_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_out_write <= ap_const_logic_1;
        else 
            p_out_write <= ap_const_logic_0;
        end if; 
    end process;


    r_out3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, r_out3_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            r_out3_blk_n <= r_out3_full_n;
        else 
            r_out3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_out3_din <= r(10 - 1 downto 0);

    r_out3_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            r_out3_write <= ap_const_logic_1;
        else 
            r_out3_write <= ap_const_logic_0;
        end if; 
    end process;


    r_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, r_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            r_out_blk_n <= r_out_full_n;
        else 
            r_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_out_din <= r;

    r_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            r_out_write <= ap_const_logic_1;
        else 
            r_out_write <= ap_const_logic_0;
        end if; 
    end process;


    s_out4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, s_out4_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            s_out4_blk_n <= s_out4_full_n;
        else 
            s_out4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_out4_din <= s(10 - 1 downto 0);

    s_out4_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            s_out4_write <= ap_const_logic_1;
        else 
            s_out4_write <= ap_const_logic_0;
        end if; 
    end process;


    s_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, s_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            s_out_blk_n <= s_out_full_n;
        else 
            s_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_out_din <= s;

    s_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_out_full_n, p_out1_full_n, ko_2_out_full_n, co_1_out_full_n, co_1_out2_full_n, r_out_full_n, r_out3_full_n, s_out_full_n, s_out4_full_n, p_out5_full_n, p_out6_full_n, p_out7_full_n)
    begin
        if ((not(((p_out7_full_n = ap_const_logic_0) or (p_out6_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_out5_full_n = ap_const_logic_0) or (s_out4_full_n = ap_const_logic_0) or (s_out_full_n = ap_const_logic_0) or (r_out3_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0) or (co_1_out2_full_n = ap_const_logic_0) or (co_1_out_full_n = ap_const_logic_0) or (ko_2_out_full_n = ap_const_logic_0) or (p_out1_full_n = ap_const_logic_0) or (p_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            s_out_write <= ap_const_logic_1;
        else 
            s_out_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
