#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 23 20:43:53 2022
# Process ID: 60044
# Current directory: D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent61360 D:\desktop\COD_Labs\Lab1\Lab1_32bitsALU\Lab1_32bitsALU.xpr
# Log file: D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.371 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.runs/impl_1/topv.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.runs/impl_1/topv.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
file mkdir D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sim_1/new/Lab1_32bits.v w ]
add_files -fileset sim_1 D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sim_1/new/Lab1_32bits.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_32bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_32bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/HexPlay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sim_1/new/Lab1_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xelab -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Hex
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.Lab1_32bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_32bits_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim/xsim.dir/Lab1_32bits_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim/xsim.dir/Lab1_32bits_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 23 21:13:17 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 116.660 ; gain = 17.684
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 23 21:13:17 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2435.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_32bits_behav -key {Behavioral:sim_1:Functional:Lab1_32bits} -tclbatch {Lab1_32bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab1_32bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_32bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.520 ; gain = 26.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2476.930 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_32bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_32bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/HexPlay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sim_1/new/Lab1_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_32bits
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xelab -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Hex
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.Lab1_32bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_32bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_32bits_behav -key {Behavioral:sim_1:Functional:Lab1_32bits} -tclbatch {Lab1_32bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab1_32bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_32bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2479.766 ; gain = 2.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_32bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_32bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/HexPlay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sim_1/new/Lab1_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_32bits
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xelab -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Hex
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.Lab1_32bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_32bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_32bits_behav -key {Behavioral:sim_1:Functional:Lab1_32bits} -tclbatch {Lab1_32bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab1_32bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_32bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2489.980 ; gain = 1.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_32bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_32bits_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xelab -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_32bits_behav -key {Behavioral:sim_1:Functional:Lab1_32bits} -tclbatch {Lab1_32bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab1_32bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_32bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_32bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_32bits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/HexPlay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/button_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/topv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sim_1/new/Lab1_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_32bits
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
"xelab -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Hex
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.Lab1_32bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_32bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_32bits_behav -key {Behavioral:sim_1:Functional:Lab1_32bits} -tclbatch {Lab1_32bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab1_32bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_32bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2503.301 ; gain = 1.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 21:33:03 2022...
