// Seed: 2802618513
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input tri0 id_2,
    inout uwire id_3,
    output wor id_4,
    input tri id_5,
    output wor id_6,
    input supply0 id_7,
    input wor id_8,
    input supply1 id_9,
    inout tri0 id_10,
    input wand id_11
    , id_16,
    input uwire id_12,
    input wand id_13,
    output wand id_14
);
  wire [1 : 1] id_17;
  wire id_18;
  ;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17
  );
  logic id_19 = -1 - id_7 && id_9;
endmodule
