
ADC-battery-SOC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004a  00800100  00000f3a  00000fae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f3a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000005c  00000000  00000000  00000ff8  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001054  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000a8  00000000  00000000  00001094  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000013a1  00000000  00000000  0000113c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000009f1  00000000  00000000  000024dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000fc0  00000000  00000000  00002ece  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000194  00000000  00000000  00003e90  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0001148e  00000000  00000000  00004024  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a8d  00000000  00000000  000154b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  00015f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000344a  00000000  00000000  00015fb7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
   2:	00 00       	nop
   4:	44 c0       	rjmp	.+136    	; 0x8e <__bad_interrupt>
   6:	00 00       	nop
   8:	42 c0       	rjmp	.+132    	; 0x8e <__bad_interrupt>
   a:	00 00       	nop
   c:	40 c0       	rjmp	.+128    	; 0x8e <__bad_interrupt>
   e:	00 00       	nop
  10:	3e c0       	rjmp	.+124    	; 0x8e <__bad_interrupt>
  12:	00 00       	nop
  14:	3c c0       	rjmp	.+120    	; 0x8e <__bad_interrupt>
  16:	00 00       	nop
  18:	3a c0       	rjmp	.+116    	; 0x8e <__bad_interrupt>
  1a:	00 00       	nop
  1c:	38 c0       	rjmp	.+112    	; 0x8e <__bad_interrupt>
  1e:	00 00       	nop
  20:	36 c0       	rjmp	.+108    	; 0x8e <__bad_interrupt>
  22:	00 00       	nop
  24:	34 c0       	rjmp	.+104    	; 0x8e <__bad_interrupt>
  26:	00 00       	nop
  28:	32 c0       	rjmp	.+100    	; 0x8e <__bad_interrupt>
  2a:	00 00       	nop
  2c:	30 c0       	rjmp	.+96     	; 0x8e <__bad_interrupt>
  2e:	00 00       	nop
  30:	2e c0       	rjmp	.+92     	; 0x8e <__bad_interrupt>
  32:	00 00       	nop
  34:	2c c0       	rjmp	.+88     	; 0x8e <__bad_interrupt>
  36:	00 00       	nop
  38:	2a c0       	rjmp	.+84     	; 0x8e <__bad_interrupt>
  3a:	00 00       	nop
  3c:	28 c0       	rjmp	.+80     	; 0x8e <__bad_interrupt>
  3e:	00 00       	nop
  40:	26 c0       	rjmp	.+76     	; 0x8e <__bad_interrupt>
  42:	00 00       	nop
  44:	24 c0       	rjmp	.+72     	; 0x8e <__bad_interrupt>
  46:	00 00       	nop
  48:	22 c0       	rjmp	.+68     	; 0x8e <__bad_interrupt>
  4a:	00 00       	nop
  4c:	20 c0       	rjmp	.+64     	; 0x8e <__bad_interrupt>
  4e:	00 00       	nop
  50:	1e c0       	rjmp	.+60     	; 0x8e <__bad_interrupt>
  52:	00 00       	nop
  54:	1c c0       	rjmp	.+56     	; 0x8e <__bad_interrupt>
  56:	00 00       	nop
  58:	1a c0       	rjmp	.+52     	; 0x8e <__bad_interrupt>
  5a:	00 00       	nop
  5c:	18 c0       	rjmp	.+48     	; 0x8e <__bad_interrupt>
  5e:	00 00       	nop
  60:	16 c0       	rjmp	.+44     	; 0x8e <__bad_interrupt>
  62:	00 00       	nop
  64:	14 c0       	rjmp	.+40     	; 0x8e <__bad_interrupt>
	...

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea e3       	ldi	r30, 0x3A	; 58
  7c:	ff e0       	ldi	r31, 0x0F	; 15
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 34       	cpi	r26, 0x4A	; 74
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	62 d2       	rcall	.+1220   	; 0x550 <main>
  8c:	54 c7       	rjmp	.+3752   	; 0xf36 <_exit>

0000008e <__bad_interrupt>:
  8e:	b8 cf       	rjmp	.-144    	; 0x0 <__vectors>

00000090 <configLCDPorts>:
Description:maps the data and control pins to the uC i/o ports
******************************************************************** */
void configLCDPorts(void)
{
	/* configure the microprocessor pins for the data lines */
	lcd_Data_DDR |= (1<<lcd_D7_bit) | (1<<lcd_D6_bit) | (1<<lcd_D5_bit) | (1<<lcd_D4_bit);
  90:	8a b1       	in	r24, 0x0a	; 10
  92:	80 6f       	ori	r24, 0xF0	; 240
  94:	8a b9       	out	0x0a, r24	; 10
	
	/* configure the microprocessor pins for the control lines */
	lcd_Ctlr_DDR |= (1<<lcd_RW_bit) | (1<<lcd_RS_bit) | (1<<lcd_E_bit);
  96:	8a b1       	in	r24, 0x0a	; 10
  98:	8b 60       	ori	r24, 0x0B	; 11
  9a:	8a b9       	out	0x0a, r24	; 10
	
	/* Turn on LCD */
	DDRB |= (1<<lcd_ONOFF_bit);
  9c:	20 9a       	sbi	0x04, 0	; 4
  9e:	08 95       	ret

000000a0 <lcd_write_4>:
			RS is configured for the expected register
			E is low, RW is low
			uses either time delays or the busy flag
******************************************************************** */
void lcd_write_4(uint8_t theNibble)
{
  a0:	cf 93       	push	r28
  a2:	df 93       	push	r29
  a4:	00 d0       	rcall	.+0      	; 0xa6 <lcd_write_4+0x6>
  a6:	00 d0       	rcall	.+0      	; 0xa8 <lcd_write_4+0x8>
  a8:	cd b7       	in	r28, 0x3d	; 61
  aa:	de b7       	in	r29, 0x3e	; 62
	uint8_t mask[4] = {0};
  ac:	19 82       	std	Y+1, r1	; 0x01
  ae:	1a 82       	std	Y+2, r1	; 0x02
  b0:	1b 82       	std	Y+3, r1	; 0x03
  b2:	1c 82       	std	Y+4, r1	; 0x04
  b4:	fe 01       	movw	r30, r28
  b6:	31 96       	adiw	r30, 0x01	; 1
  b8:	27 e0       	ldi	r18, 0x07	; 7
  ba:	30 e0       	ldi	r19, 0x00	; 0
	for (uint8_t i = 0; i < 4; i++)
	{
		if (theNibble & 1 << (7 - i))
  bc:	90 e0       	ldi	r25, 0x00	; 0
		{
			mask[i] = 1;
  be:	61 e0       	ldi	r22, 0x01	; 1
void lcd_write_4(uint8_t theNibble)
{
	uint8_t mask[4] = {0};
	for (uint8_t i = 0; i < 4; i++)
	{
		if (theNibble & 1 << (7 - i))
  c0:	ac 01       	movw	r20, r24
  c2:	02 2e       	mov	r0, r18
  c4:	02 c0       	rjmp	.+4      	; 0xca <lcd_write_4+0x2a>
  c6:	55 95       	asr	r21
  c8:	47 95       	ror	r20
  ca:	0a 94       	dec	r0
  cc:	e2 f7       	brpl	.-8      	; 0xc6 <lcd_write_4+0x26>
  ce:	40 fd       	sbrc	r20, 0
		{
			mask[i] = 1;
  d0:	60 83       	st	Z, r22
  d2:	21 50       	subi	r18, 0x01	; 1
  d4:	31 09       	sbc	r19, r1
  d6:	31 96       	adiw	r30, 0x01	; 1
			uses either time delays or the busy flag
******************************************************************** */
void lcd_write_4(uint8_t theNibble)
{
	uint8_t mask[4] = {0};
	for (uint8_t i = 0; i < 4; i++)
  d8:	23 30       	cpi	r18, 0x03	; 3
  da:	31 05       	cpc	r19, r1
  dc:	89 f7       	brne	.-30     	; 0xc0 <lcd_write_4+0x20>
			mask[i] = 1;
		}
	}
	
	/* Clear bits in first step */
	lcd_Data_Port &= ~((1 << lcd_D7_bit) | (1 << lcd_D6_bit) | (1 << lcd_D5_bit) | (1 << lcd_D4_bit));
  de:	8b b1       	in	r24, 0x0b	; 11
  e0:	8f 70       	andi	r24, 0x0F	; 15
  e2:	8b b9       	out	0x0b, r24	; 11

	/* Set bits where necessary */
	lcd_Data_Port |= ((mask[0]) << lcd_D7_bit | (mask[1]) << lcd_D6_bit | (mask[2]) << lcd_D5_bit | (mask[3]) << lcd_D4_bit);
  e4:	2b b1       	in	r18, 0x0b	; 11
  e6:	49 81       	ldd	r20, Y+1	; 0x01
  e8:	30 e8       	ldi	r19, 0x80	; 128
  ea:	43 9f       	mul	r20, r19
  ec:	c0 01       	movw	r24, r0
  ee:	11 24       	eor	r1, r1
  f0:	9a 81       	ldd	r25, Y+2	; 0x02
  f2:	30 e4       	ldi	r19, 0x40	; 64
  f4:	93 9f       	mul	r25, r19
  f6:	a0 01       	movw	r20, r0
  f8:	11 24       	eor	r1, r1
  fa:	48 2b       	or	r20, r24
  fc:	42 2b       	or	r20, r18
  fe:	9b 81       	ldd	r25, Y+3	; 0x03
 100:	80 e2       	ldi	r24, 0x20	; 32
 102:	98 9f       	mul	r25, r24
 104:	90 01       	movw	r18, r0
 106:	11 24       	eor	r1, r1
 108:	24 2b       	or	r18, r20
 10a:	9c 81       	ldd	r25, Y+4	; 0x04
 10c:	30 e1       	ldi	r19, 0x10	; 16
 10e:	93 9f       	mul	r25, r19
 110:	c0 01       	movw	r24, r0
 112:	11 24       	eor	r1, r1
 114:	82 2b       	or	r24, r18
 116:	8b b9       	out	0x0b, r24	; 11

    /* Write the data */
    enable_E_Pin;                   // Enable pin high
 118:	5b 9a       	sbi	0x0b, 3	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 11a:	85 e0       	ldi	r24, 0x05	; 5
 11c:	8a 95       	dec	r24
 11e:	f1 f7       	brne	.-4      	; 0x11c <lcd_write_4+0x7c>
 120:	00 00       	nop
    _delay_us(1);                   // implement 'Data set-up time' (80 nS) and 'Enable pulse width' (230 nS)
    disable_E_Pin;                  // Enable pin low
 122:	5b 98       	cbi	0x0b, 3	; 11
 124:	35 e0       	ldi	r19, 0x05	; 5
 126:	3a 95       	dec	r19
 128:	f1 f7       	brne	.-4      	; 0x126 <lcd_write_4+0x86>
 12a:	00 00       	nop
    _delay_us(1);                   // implement 'Data hold time' (10 nS) and 'Enable cycle time' (500 nS)
}
 12c:	0f 90       	pop	r0
 12e:	0f 90       	pop	r0
 130:	0f 90       	pop	r0
 132:	0f 90       	pop	r0
 134:	df 91       	pop	r29
 136:	cf 91       	pop	r28
 138:	08 95       	ret

0000013a <lcd_write_character_4f>:
Outputs:	none
Description:sends a byte to the LCD data register, configures RW 
			(busy flag is implemented)
******************************************************************** */
void lcd_write_character_4f(uint8_t theChar)
{
 13a:	cf 93       	push	r28
 13c:	c8 2f       	mov	r28, r24
    set_RW_LOW_write;					// Write to LCD module (RW low)
 13e:	58 98       	cbi	0x0b, 0	; 11
    set_RS_HIGH_Data;					// Select the Data Register (RS high)
 140:	59 9a       	sbi	0x0b, 1	; 11
    disable_E_Pin;						// Make sure E is initially low
 142:	5b 98       	cbi	0x0b, 3	; 11
    lcd_write_4(theChar);				// Write the upper 4-bits of the data
 144:	ad df       	rcall	.-166    	; 0xa0 <lcd_write_4>
    lcd_write_4(theChar << 4);			// Write the lower 4-bits of the data
 146:	8c 2f       	mov	r24, r28
 148:	82 95       	swap	r24
 14a:	80 7f       	andi	r24, 0xF0	; 240
 14c:	a9 df       	rcall	.-174    	; 0xa0 <lcd_write_4>
}
 14e:	cf 91       	pop	r28
 150:	08 95       	ret

00000152 <lcd_write_instruction_4f>:
Outputs:	none
Description:sends a byte to the LCD instruction register, configures RW 
			(busy flag is implemented)
******************************************************************** */
void lcd_write_instruction_4f(uint8_t theInstruction)
{
 152:	cf 93       	push	r28
 154:	c8 2f       	mov	r28, r24
    set_RW_LOW_write;					// Write to LCD module (RW low)
 156:	58 98       	cbi	0x0b, 0	; 11
    set_RS_LOW_Instr;					// Select the Data Register (RS high)
 158:	59 98       	cbi	0x0b, 1	; 11
    disable_E_Pin;						// Make sure E is initially low
 15a:	5b 98       	cbi	0x0b, 3	; 11
    lcd_write_4(theInstruction);		// Write the upper 4-bits of the data
 15c:	a1 df       	rcall	.-190    	; 0xa0 <lcd_write_4>
    lcd_write_4(theInstruction << 4);	// Write the lower 4-bits of the data
 15e:	8c 2f       	mov	r24, r28
 160:	82 95       	swap	r24
 162:	80 7f       	andi	r24, 0xF0	; 240
 164:	9d df       	rcall	.-198    	; 0xa0 <lcd_write_4>
}
 166:	cf 91       	pop	r28
 168:	08 95       	ret

0000016a <lcd_check_BF_4>:
void lcd_check_BF_4(void)
{
	
    uint8_t busy_flag_copy;             // busy flag 'mirror'

    set_D7_input;						// set D7 data direction to input
 16a:	57 98       	cbi	0x0a, 7	; 10
    set_RS_LOW_Instr;					// select the Instruction Register (RS low)
 16c:	59 98       	cbi	0x0b, 1	; 11
    set_RW_HIGH_read;					// read from LCD module (RW high)
 16e:	58 9a       	sbi	0x0b, 0	; 11

    do
    {
        busy_flag_copy = 0;                         // initialize busy flag 'mirror'
        lcd_Ctlr_Port |= (1<<lcd_E_bit);            // Enable pin high
 170:	5b 9a       	sbi	0x0b, 3	; 11
 172:	85 e0       	ldi	r24, 0x05	; 5
 174:	8a 95       	dec	r24
 176:	f1 f7       	brne	.-4      	; 0x174 <lcd_check_BF_4+0xa>
 178:	00 00       	nop
        _delay_us(1);                               // implement 'Delay data time' (160 nS) and 'Enable pulse width' (230 nS)

        busy_flag_copy |= (lcd_D7_pin & (1<<lcd_D7_bit));  // get actual busy flag status
 17a:	89 b1       	in	r24, 0x09	; 9

        lcd_Ctlr_Port &= ~(1<<lcd_E_bit);           // Enable pin low
 17c:	5b 98       	cbi	0x0b, 3	; 11
 17e:	95 e0       	ldi	r25, 0x05	; 5
 180:	9a 95       	dec	r25
 182:	f1 f7       	brne	.-4      	; 0x180 <lcd_check_BF_4+0x16>
 184:	00 00       	nop
        _delay_us(1);                               // implement 'Address hold time' (10 nS), 'Data hold time' (10 nS), and 'Enable cycle time' (500 nS )
        
// read and discard alternate nibbles (D3 information)
        lcd_Ctlr_Port |= (1<<lcd_E_bit);            // Enable pin high
 186:	5b 9a       	sbi	0x0b, 3	; 11
 188:	95 e0       	ldi	r25, 0x05	; 5
 18a:	9a 95       	dec	r25
 18c:	f1 f7       	brne	.-4      	; 0x18a <lcd_check_BF_4+0x20>
 18e:	00 00       	nop
        _delay_us(1);                               // implement 'Delay data time' (160 nS) and 'Enable pulse width' (230 nS)
        lcd_Ctlr_Port &= ~(1<<lcd_E_bit);           // Enable pin low
 190:	5b 98       	cbi	0x0b, 3	; 11
 192:	95 e0       	ldi	r25, 0x05	; 5
 194:	9a 95       	dec	r25
 196:	f1 f7       	brne	.-4      	; 0x194 <lcd_check_BF_4+0x2a>
 198:	00 00       	nop
        _delay_us(1);                               // implement 'Address hold time (10 nS), 'Data hold time' (10 nS), and 'Enable cycle time' (500 nS )

    } while (busy_flag_copy);                       // check again if busy flag was high
 19a:	88 23       	and	r24, r24
 19c:	4c f3       	brlt	.-46     	; 0x170 <lcd_check_BF_4+0x6>

// arrive here if busy flag is clear -  clean up and return 
    set_RW_LOW_write;               // write to LCD module (RW low)
 19e:	58 98       	cbi	0x0b, 0	; 11
    set_D7_output;                  // reset D7 data direction to output	
 1a0:	57 9a       	sbi	0x0a, 7	; 10
 1a2:	08 95       	ret

000001a4 <lcd_init_4f>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1a4:	2f ef       	ldi	r18, 0xFF	; 255
 1a6:	81 ee       	ldi	r24, 0xE1	; 225
 1a8:	94 e0       	ldi	r25, 0x04	; 4
 1aa:	21 50       	subi	r18, 0x01	; 1
 1ac:	80 40       	sbci	r24, 0x00	; 0
 1ae:	90 40       	sbci	r25, 0x00	; 0
 1b0:	e1 f7       	brne	.-8      	; 0x1aa <lcd_init_4f+0x6>
 1b2:	00 c0       	rjmp	.+0      	; 0x1b4 <lcd_init_4f+0x10>
 1b4:	00 00       	nop
	 this instruction can be sent on just the four available data lines and it will be interpreted
	 properly by the LCD controller.  The 'lcd_write_4' subroutine will accomplish this if the
	 control lines have previously been configured properly. */

	/* Set up the RS, E, and RW lines for the 'lcd_write_4' function. */
	set_RS_LOW_Instr;	// Select the Instruction Register (RS low)
 1b6:	59 98       	cbi	0x0b, 1	; 11
	disable_E_Pin;		// Make sure E is initially low
 1b8:	5b 98       	cbi	0x0b, 3	; 11
	set_RW_LOW_write;	// write to LCD module (RW low)
 1ba:	58 98       	cbi	0x0b, 0	; 11

	/* Reset the LCD controller */
	lcd_write_4(lcd_FunctionReset);		// First part of reset sequence
 1bc:	80 e3       	ldi	r24, 0x30	; 48
 1be:	70 df       	rcall	.-288    	; 0xa0 <lcd_write_4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1c0:	25 e3       	ldi	r18, 0x35	; 53
 1c2:	2a 95       	dec	r18
 1c4:	f1 f7       	brne	.-4      	; 0x1c2 <lcd_init_4f+0x1e>
 1c6:	00 00       	nop
	_delay_us(10);                      // Delay of 10 us
	
	lcd_write_4(lcd_FunctionReset);		// Second part of reset sequence
 1c8:	80 e3       	ldi	r24, 0x30	; 48
 1ca:	6a df       	rcall	.-300    	; 0xa0 <lcd_write_4>
 1cc:	8f e1       	ldi	r24, 0x1F	; 31
 1ce:	93 e0       	ldi	r25, 0x03	; 3
 1d0:	01 97       	sbiw	r24, 0x01	; 1
 1d2:	f1 f7       	brne	.-4      	; 0x1d0 <lcd_init_4f+0x2c>
 1d4:	00 c0       	rjmp	.+0      	; 0x1d6 <lcd_init_4f+0x32>
	_delay_us(200);						// Delay of 200 us

	lcd_write_4(lcd_FunctionReset);		// Third part of reset sequence
 1d6:	00 00       	nop
 1d8:	80 e3       	ldi	r24, 0x30	; 48
 1da:	62 df       	rcall	.-316    	; 0xa0 <lcd_write_4>
 1dc:	8f e3       	ldi	r24, 0x3F	; 63
 1de:	91 e0       	ldi	r25, 0x01	; 1
 1e0:	01 97       	sbiw	r24, 0x01	; 1
 1e2:	f1 f7       	brne	.-4      	; 0x1e0 <lcd_init_4f+0x3c>
 1e4:	00 c0       	rjmp	.+0      	; 0x1e6 <lcd_init_4f+0x42>
	/* Preliminary Function Set instruction - used only to set the 4-bit mode.
	 The number of lines or the font cannot be set at this time since the controller is still in the
	 8-bit mode, but the data transfer mode can be changed since this parameter is determined by one
	 of the upper four bits of the instruction. */
	
	lcd_write_4(lcd_FunctionSet4bit);	// Set 4-bit mode
 1e6:	00 00       	nop
 1e8:	88 e2       	ldi	r24, 0x28	; 40
	// From this point on the busy flag is available

	// Function Set instruction
	lcd_check_BF_4();    // Makes sure LCD controller is ready
 1ea:	5a df       	rcall	.-332    	; 0xa0 <lcd_write_4>
                         
	lcd_write_instruction_4f(lcd_FunctionSet4bit);  // Set mode, lines, and font
 1ec:	be df       	rcall	.-132    	; 0x16a <lcd_check_BF_4>
 1ee:	88 e2       	ldi	r24, 0x28	; 40
	/*The next three instructions are specified in the data sheet as part of the initialization routine,
	  so it is a good idea (but probably not necessary) to do them just as specified and then redo them
	  later if the application requires a different configuration.*/

	/* Display On/Off Control instruction */
	lcd_check_BF_4();
 1f0:	b0 df       	rcall	.-160    	; 0x152 <lcd_write_instruction_4f>
	lcd_write_instruction_4f(lcd_DisplayOff);       // Turn display OFF
 1f2:	bb df       	rcall	.-138    	; 0x16a <lcd_check_BF_4>

	/* Clear Display instruction */
	lcd_check_BF_4();
 1f4:	88 e0       	ldi	r24, 0x08	; 8
	lcd_write_instruction_4f(lcd_Clear);            // Clear display RAM
 1f6:	ad df       	rcall	.-166    	; 0x152 <lcd_write_instruction_4f>
 1f8:	b8 df       	rcall	.-144    	; 0x16a <lcd_check_BF_4>
 1fa:	81 e0       	ldi	r24, 0x01	; 1
	
	/* Entry Mode Set instruction */
	lcd_check_BF_4();
 1fc:	aa df       	rcall	.-172    	; 0x152 <lcd_write_instruction_4f>
 1fe:	b5 df       	rcall	.-150    	; 0x16a <lcd_check_BF_4>
	lcd_write_instruction_4f(lcd_EntryMode);        // Set desired shift characteristics
 200:	86 e0       	ldi	r24, 0x06	; 6
 202:	a7 df       	rcall	.-178    	; 0x152 <lcd_write_instruction_4f>
 204:	b2 df       	rcall	.-156    	; 0x16a <lcd_check_BF_4>
	/*This is the end of the LCD controller initialization as specified in the data sheet, but the display
	  has been left in the OFF condition.  This is a good time to turn the display back ON. */

	/* Display On/Off Control instruction */
	lcd_check_BF_4();
 206:	8c e0       	ldi	r24, 0x0C	; 12
 208:	a4 cf       	rjmp	.-184    	; 0x152 <lcd_write_instruction_4f>
	lcd_write_instruction_4f(lcd_DisplayOn);        // turn the display ON
 20a:	08 95       	ret

0000020c <initLCD>:
 20c:	41 df       	rcall	.-382    	; 0x90 <configLCDPorts>
 20e:	ca df       	rcall	.-108    	; 0x1a4 <lcd_init_4f>
 210:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 212:	81 ee       	ldi	r24, 0xE1	; 225
 214:	94 e0       	ldi	r25, 0x04	; 4
 216:	21 50       	subi	r18, 0x01	; 1
 218:	80 40       	sbci	r24, 0x00	; 0
 21a:	90 40       	sbci	r25, 0x00	; 0
 21c:	e1 f7       	brne	.-8      	; 0x216 <initLCD+0xa>
 21e:	00 c0       	rjmp	.+0      	; 0x220 <initLCD+0x14>
 220:	00 00       	nop
 222:	08 95       	ret

00000224 <lcd_write_string_4f>:
 224:	0f 93       	push	r16
Inputs:		string to be displayed (stringData)
Outputs:	none
Description:writes a string of characters on LCD; uses the busy flag
******************************************************************** */
void lcd_write_string_4f(uint8_t stringData[])
{
 226:	1f 93       	push	r17
 228:	cf 93       	push	r28
 22a:	df 93       	push	r29
 22c:	00 d0       	rcall	.+0      	; 0x22e <lcd_write_string_4f+0xa>
 22e:	cd b7       	in	r28, 0x3d	; 61
 230:	de b7       	in	r29, 0x3e	; 62
 232:	8c 01       	movw	r16, r24
    volatile int i = 0;                             // Character counter
 234:	1a 82       	std	Y+2, r1	; 0x02
 236:	19 82       	std	Y+1, r1	; 0x01
    while (stringData[i] != 0)
 238:	e9 81       	ldd	r30, Y+1	; 0x01
 23a:	fa 81       	ldd	r31, Y+2	; 0x02
 23c:	e8 0f       	add	r30, r24
 23e:	f9 1f       	adc	r31, r25
 240:	80 81       	ld	r24, Z
 242:	88 23       	and	r24, r24
 244:	99 f0       	breq	.+38     	; 0x26c <lcd_write_string_4f+0x48>
    {
        lcd_check_BF_4();                           // Make sure LCD controller is ready    
 246:	91 df       	rcall	.-222    	; 0x16a <lcd_check_BF_4>
        lcd_write_character_4f(stringData[i]);
 248:	e9 81       	ldd	r30, Y+1	; 0x01
 24a:	fa 81       	ldd	r31, Y+2	; 0x02
 24c:	e0 0f       	add	r30, r16
 24e:	f1 1f       	adc	r31, r17
 250:	80 81       	ld	r24, Z
 252:	73 df       	rcall	.-282    	; 0x13a <lcd_write_character_4f>
        i++;
 254:	89 81       	ldd	r24, Y+1	; 0x01
 256:	9a 81       	ldd	r25, Y+2	; 0x02
 258:	01 96       	adiw	r24, 0x01	; 1
 25a:	9a 83       	std	Y+2, r25	; 0x02
 25c:	89 83       	std	Y+1, r24	; 0x01
Description:writes a string of characters on LCD; uses the busy flag
******************************************************************** */
void lcd_write_string_4f(uint8_t stringData[])
{
    volatile int i = 0;                             // Character counter
    while (stringData[i] != 0)
 25e:	e9 81       	ldd	r30, Y+1	; 0x01
 260:	fa 81       	ldd	r31, Y+2	; 0x02
 262:	e0 0f       	add	r30, r16
 264:	f1 1f       	adc	r31, r17
 266:	80 81       	ld	r24, Z
 268:	81 11       	cpse	r24, r1
 26a:	ed cf       	rjmp	.-38     	; 0x246 <lcd_write_string_4f+0x22>
    {
        lcd_check_BF_4();                           // Make sure LCD controller is ready    
        lcd_write_character_4f(stringData[i]);
        i++;
    }
}
 26c:	0f 90       	pop	r0
 26e:	0f 90       	pop	r0
 270:	df 91       	pop	r29
 272:	cf 91       	pop	r28
 274:	1f 91       	pop	r17
 276:	0f 91       	pop	r16
 278:	08 95       	ret

0000027a <updateLCDScreen>:
Inputs:		two pointers to a uint8 type data and 2 values, one for each row
Outputs:	none
Description:commands writing on LCD line by line 
******************************************************************** */
void updateLCDScreen(uint8_t row, char * s1, uint8_t data, char * s2)
{
 27a:	df 92       	push	r13
 27c:	ef 92       	push	r14
 27e:	ff 92       	push	r15
 280:	0f 93       	push	r16
 282:	1f 93       	push	r17
 284:	cf 93       	push	r28
 286:	df 93       	push	r29
 288:	cd b7       	in	r28, 0x3d	; 61
 28a:	de b7       	in	r29, 0x3e	; 62
 28c:	af 97       	sbiw	r28, 0x2f	; 47
 28e:	0f b6       	in	r0, 0x3f	; 63
 290:	f8 94       	cli
 292:	de bf       	out	0x3e, r29	; 62
 294:	0f be       	out	0x3f, r0	; 63
 296:	cd bf       	out	0x3d, r28	; 61
 298:	18 2f       	mov	r17, r24
 29a:	d6 2e       	mov	r13, r22
 29c:	07 2f       	mov	r16, r23
 29e:	84 2f       	mov	r24, r20
 2a0:	79 01       	movw	r14, r18
	/* convert data to string [buf] */
	char data2char[4] = "   ";
 2a2:	20 e2       	ldi	r18, 0x20	; 32
 2a4:	30 e2       	ldi	r19, 0x20	; 32
 2a6:	3a 83       	std	Y+2, r19	; 0x02
 2a8:	29 83       	std	Y+1, r18	; 0x01
 2aa:	20 e2       	ldi	r18, 0x20	; 32
 2ac:	30 e0       	ldi	r19, 0x00	; 0
 2ae:	3c 83       	std	Y+4, r19	; 0x04
 2b0:	2b 83       	std	Y+3, r18	; 0x03
	char charRow[21];
	char emptyString[] = "                     ";	//21 empty spaces
 2b2:	96 e1       	ldi	r25, 0x16	; 22
 2b4:	e4 e1       	ldi	r30, 0x14	; 20
 2b6:	f1 e0       	ldi	r31, 0x01	; 1
 2b8:	de 01       	movw	r26, r28
 2ba:	5a 96       	adiw	r26, 0x1a	; 26
 2bc:	01 90       	ld	r0, Z+
 2be:	0d 92       	st	X+, r0
 2c0:	9a 95       	dec	r25
 2c2:	e1 f7       	brne	.-8      	; 0x2bc <updateLCDScreen+0x42>
	
	if (data != NONE)	{ itoa(data, data2char, 10);}
 2c4:	4f 3f       	cpi	r20, 0xFF	; 255
 2c6:	31 f0       	breq	.+12     	; 0x2d4 <updateLCDScreen+0x5a>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 2c8:	4a e0       	ldi	r20, 0x0A	; 10
 2ca:	be 01       	movw	r22, r28
 2cc:	6f 5f       	subi	r22, 0xFF	; 255
 2ce:	7f 4f       	sbci	r23, 0xFF	; 255
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	18 d3       	rcall	.+1584   	; 0x904 <__itoa_ncheck>
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
 2d4:	60 e0       	ldi	r22, 0x00	; 0
 2d6:	71 e0       	ldi	r23, 0x01	; 1
 2d8:	8d 2d       	mov	r24, r13
 2da:	90 2f       	mov	r25, r16
 2dc:	0a d3       	rcall	.+1556   	; 0x8f2 <strcmp>
 2de:	89 2b       	or	r24, r25
 2e0:	09 f4       	brne	.+2      	; 0x2e4 <updateLCDScreen+0x6a>
 2e2:	ac c0       	rjmp	.+344    	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
 2e4:	60 e0       	ldi	r22, 0x00	; 0
 2e6:	71 e0       	ldi	r23, 0x01	; 1
 2e8:	c7 01       	movw	r24, r14
 2ea:	03 d3       	rcall	.+1542   	; 0x8f2 <strcmp>
 2ec:	89 2b       	or	r24, r25
 2ee:	31 f4       	brne	.+12     	; 0x2fc <updateLCDScreen+0x82>
 2f0:	0f 2e       	mov	r0, r31
 2f2:	f9 e2       	ldi	r31, 0x29	; 41
 2f4:	ef 2e       	mov	r14, r31
 2f6:	f1 e0       	ldi	r31, 0x01	; 1
 2f8:	ff 2e       	mov	r15, r31
 2fa:	f0 2d       	mov	r31, r0
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
 2fc:	ce 01       	movw	r24, r28
 2fe:	4a 96       	adiw	r24, 0x1a	; 26
 300:	9f 93       	push	r25
 302:	8f 93       	push	r24
 304:	ff 92       	push	r15
 306:	ef 92       	push	r14
 308:	49 97       	sbiw	r24, 0x19	; 25
 30a:	9f 93       	push	r25
 30c:	8f 93       	push	r24
 30e:	0f 93       	push	r16
 310:	df 92       	push	r13
 312:	85 e0       	ldi	r24, 0x05	; 5
 314:	91 e0       	ldi	r25, 0x01	; 1
 316:	9f 93       	push	r25
 318:	8f 93       	push	r24
 31a:	1f 92       	push	r1
 31c:	85 e1       	ldi	r24, 0x15	; 21
 31e:	8f 93       	push	r24
 320:	ce 01       	movw	r24, r28
 322:	05 96       	adiw	r24, 0x05	; 5
 324:	9f 93       	push	r25
 326:	8f 93       	push	r24
 328:	10 d3       	rcall	.+1568   	; 0x94a <snprintf>
	if (strcmp(s1, "CLEAR") == 0 ) { snprintf( charRow, sizeof charRow, "%s", emptyString ); };
 32a:	6e e0       	ldi	r22, 0x0E	; 14
 32c:	71 e0       	ldi	r23, 0x01	; 1
 32e:	8d 2d       	mov	r24, r13
 330:	90 2f       	mov	r25, r16
 332:	df d2       	rcall	.+1470   	; 0x8f2 <strcmp>
 334:	0f b6       	in	r0, 0x3f	; 63
 336:	f8 94       	cli
 338:	de bf       	out	0x3e, r29	; 62
 33a:	0f be       	out	0x3f, r0	; 63
 33c:	cd bf       	out	0x3d, r28	; 61
 33e:	89 2b       	or	r24, r25
 340:	a9 f4       	brne	.+42     	; 0x36c <updateLCDScreen+0xf2>
 342:	ce 01       	movw	r24, r28
 344:	4a 96       	adiw	r24, 0x1a	; 26
 346:	9f 93       	push	r25
 348:	8f 93       	push	r24
 34a:	8b e0       	ldi	r24, 0x0B	; 11
 34c:	91 e0       	ldi	r25, 0x01	; 1
 34e:	9f 93       	push	r25
 350:	8f 93       	push	r24
 352:	1f 92       	push	r1
 354:	85 e1       	ldi	r24, 0x15	; 21
 356:	8f 93       	push	r24
 358:	ce 01       	movw	r24, r28
 35a:	05 96       	adiw	r24, 0x05	; 5
 35c:	9f 93       	push	r25
 35e:	8f 93       	push	r24
 360:	f4 d2       	rcall	.+1512   	; 0x94a <snprintf>
 362:	0f b6       	in	r0, 0x3f	; 63
 364:	f8 94       	cli
 366:	de bf       	out	0x3e, r29	; 62
 368:	0f be       	out	0x3f, r0	; 63
 36a:	cd bf       	out	0x3d, r28	; 61
		
	switch(row) {
 36c:	12 30       	cpi	r17, 0x02	; 2
 36e:	a9 f0       	breq	.+42     	; 0x39a <updateLCDScreen+0x120>
 370:	18 f4       	brcc	.+6      	; 0x378 <updateLCDScreen+0xfe>
 372:	11 30       	cpi	r17, 0x01	; 1
 374:	31 f0       	breq	.+12     	; 0x382 <updateLCDScreen+0x108>
 376:	34 c0       	rjmp	.+104    	; 0x3e0 <updateLCDScreen+0x166>
 378:	13 30       	cpi	r17, 0x03	; 3
 37a:	d9 f0       	breq	.+54     	; 0x3b2 <updateLCDScreen+0x138>
 37c:	14 30       	cpi	r17, 0x04	; 4
 37e:	29 f1       	breq	.+74     	; 0x3ca <updateLCDScreen+0x150>
		case 1: /* ======= Line 1 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineOne); _delay_ms(50);
 380:	2f c0       	rjmp	.+94     	; 0x3e0 <updateLCDScreen+0x166>
 382:	80 e8       	ldi	r24, 0x80	; 128
 384:	e6 de       	rcall	.-564    	; 0x152 <lcd_write_instruction_4f>
 386:	9f ef       	ldi	r25, 0xFF	; 255
 388:	20 e7       	ldi	r18, 0x70	; 112
 38a:	32 e0       	ldi	r19, 0x02	; 2
 38c:	91 50       	subi	r25, 0x01	; 1
 38e:	20 40       	sbci	r18, 0x00	; 0
 390:	30 40       	sbci	r19, 0x00	; 0
 392:	e1 f7       	brne	.-8      	; 0x38c <updateLCDScreen+0x112>
 394:	00 c0       	rjmp	.+0      	; 0x396 <updateLCDScreen+0x11c>
 396:	00 00       	nop
			break;
		case 2: /* ======= Line 2 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineTwo); _delay_ms(50);
 398:	23 c0       	rjmp	.+70     	; 0x3e0 <updateLCDScreen+0x166>
 39a:	80 ec       	ldi	r24, 0xC0	; 192
 39c:	da de       	rcall	.-588    	; 0x152 <lcd_write_instruction_4f>
 39e:	8f ef       	ldi	r24, 0xFF	; 255
 3a0:	90 e7       	ldi	r25, 0x70	; 112
 3a2:	22 e0       	ldi	r18, 0x02	; 2
 3a4:	81 50       	subi	r24, 0x01	; 1
 3a6:	90 40       	sbci	r25, 0x00	; 0
 3a8:	20 40       	sbci	r18, 0x00	; 0
 3aa:	e1 f7       	brne	.-8      	; 0x3a4 <updateLCDScreen+0x12a>
 3ac:	00 c0       	rjmp	.+0      	; 0x3ae <updateLCDScreen+0x134>
 3ae:	00 00       	nop
			break;
		case 3: /* ======= Line 3 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineThree); _delay_ms(50);
 3b0:	17 c0       	rjmp	.+46     	; 0x3e0 <updateLCDScreen+0x166>
 3b2:	84 e9       	ldi	r24, 0x94	; 148
 3b4:	ce de       	rcall	.-612    	; 0x152 <lcd_write_instruction_4f>
 3b6:	3f ef       	ldi	r19, 0xFF	; 255
 3b8:	80 e7       	ldi	r24, 0x70	; 112
 3ba:	92 e0       	ldi	r25, 0x02	; 2
 3bc:	31 50       	subi	r19, 0x01	; 1
 3be:	80 40       	sbci	r24, 0x00	; 0
 3c0:	90 40       	sbci	r25, 0x00	; 0
 3c2:	e1 f7       	brne	.-8      	; 0x3bc <updateLCDScreen+0x142>
 3c4:	00 c0       	rjmp	.+0      	; 0x3c6 <updateLCDScreen+0x14c>
 3c6:	00 00       	nop
			break;
		case 4: /* ======= Line 4 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_lineFour); _delay_ms(50);
 3c8:	0b c0       	rjmp	.+22     	; 0x3e0 <updateLCDScreen+0x166>
 3ca:	84 ed       	ldi	r24, 0xD4	; 212
 3cc:	c2 de       	rcall	.-636    	; 0x152 <lcd_write_instruction_4f>
 3ce:	2f ef       	ldi	r18, 0xFF	; 255
 3d0:	30 e7       	ldi	r19, 0x70	; 112
 3d2:	82 e0       	ldi	r24, 0x02	; 2
 3d4:	21 50       	subi	r18, 0x01	; 1
 3d6:	30 40       	sbci	r19, 0x00	; 0
 3d8:	80 40       	sbci	r24, 0x00	; 0
 3da:	e1 f7       	brne	.-8      	; 0x3d4 <updateLCDScreen+0x15a>
 3dc:	00 c0       	rjmp	.+0      	; 0x3de <updateLCDScreen+0x164>
			break;
	}
	lcd_write_string_4f((unsigned char*) charRow); _delay_ms(50);
 3de:	00 00       	nop
 3e0:	ce 01       	movw	r24, r28
 3e2:	05 96       	adiw	r24, 0x05	; 5
 3e4:	1f df       	rcall	.-450    	; 0x224 <lcd_write_string_4f>
 3e6:	9f ef       	ldi	r25, 0xFF	; 255
 3e8:	20 e7       	ldi	r18, 0x70	; 112
 3ea:	32 e0       	ldi	r19, 0x02	; 2
 3ec:	91 50       	subi	r25, 0x01	; 1
 3ee:	20 40       	sbci	r18, 0x00	; 0
 3f0:	30 40       	sbci	r19, 0x00	; 0
 3f2:	e1 f7       	brne	.-8      	; 0x3ec <updateLCDScreen+0x172>
 3f4:	00 c0       	rjmp	.+0      	; 0x3f6 <updateLCDScreen+0x17c>
 3f6:	00 00       	nop
}
 3f8:	46 c0       	rjmp	.+140    	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
	if (data != NONE)	{ itoa(data, data2char, 10);}
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
 3fa:	ce 01       	movw	r24, r28
 3fc:	4a 96       	adiw	r24, 0x1a	; 26
 3fe:	9f 93       	push	r25
 400:	8f 93       	push	r24
 402:	89 e2       	ldi	r24, 0x29	; 41
 404:	91 e0       	ldi	r25, 0x01	; 1
 406:	9f 93       	push	r25
 408:	8f 93       	push	r24
 40a:	9e 01       	movw	r18, r28
 40c:	2f 5f       	subi	r18, 0xFF	; 255
 40e:	3f 4f       	sbci	r19, 0xFF	; 255
 410:	3f 93       	push	r19
 412:	2f 93       	push	r18
 414:	9f 93       	push	r25
 416:	8f 93       	push	r24
 418:	85 e0       	ldi	r24, 0x05	; 5
 41a:	91 e0       	ldi	r25, 0x01	; 1
 41c:	9f 93       	push	r25
 41e:	8f 93       	push	r24
 420:	1f 92       	push	r1
 422:	85 e1       	ldi	r24, 0x15	; 21
 424:	8f 93       	push	r24
 426:	ce 01       	movw	r24, r28
 428:	05 96       	adiw	r24, 0x05	; 5
 42a:	9f 93       	push	r25
 42c:	8f 93       	push	r24
 42e:	8d d2       	rcall	.+1306   	; 0x94a <snprintf>
 430:	0f b6       	in	r0, 0x3f	; 63
 432:	f8 94       	cli
 434:	de bf       	out	0x3e, r29	; 62
 436:	0f be       	out	0x3f, r0	; 63
 438:	cd bf       	out	0x3d, r28	; 61
	char charRow[21];
	char emptyString[] = "                     ";	//21 empty spaces
	
	if (data != NONE)	{ itoa(data, data2char, 10);}
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
 43a:	98 cf       	rjmp	.-208    	; 0x36c <updateLCDScreen+0xf2>
 43c:	60 e0       	ldi	r22, 0x00	; 0
 43e:	71 e0       	ldi	r23, 0x01	; 1
 440:	c7 01       	movw	r24, r14
 442:	57 d2       	rcall	.+1198   	; 0x8f2 <strcmp>
 444:	89 2b       	or	r24, r25
 446:	c9 f2       	breq	.-78     	; 0x3fa <updateLCDScreen+0x180>
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
 448:	ce 01       	movw	r24, r28
 44a:	4a 96       	adiw	r24, 0x1a	; 26
 44c:	9f 93       	push	r25
 44e:	8f 93       	push	r24
 450:	ff 92       	push	r15
 452:	ef 92       	push	r14
 454:	49 97       	sbiw	r24, 0x19	; 25
 456:	9f 93       	push	r25
 458:	8f 93       	push	r24
 45a:	89 e2       	ldi	r24, 0x29	; 41
 45c:	91 e0       	ldi	r25, 0x01	; 1
 45e:	9f 93       	push	r25
 460:	8f 93       	push	r24
 462:	85 e0       	ldi	r24, 0x05	; 5
 464:	91 e0       	ldi	r25, 0x01	; 1
 466:	9f 93       	push	r25
 468:	8f 93       	push	r24
 46a:	1f 92       	push	r1
 46c:	85 e1       	ldi	r24, 0x15	; 21
 46e:	8f 93       	push	r24
 470:	ce 01       	movw	r24, r28
 472:	05 96       	adiw	r24, 0x05	; 5
 474:	9f 93       	push	r25
 476:	8f 93       	push	r24
 478:	68 d2       	rcall	.+1232   	; 0x94a <snprintf>
 47a:	0f b6       	in	r0, 0x3f	; 63
 47c:	f8 94       	cli
 47e:	de bf       	out	0x3e, r29	; 62
 480:	0f be       	out	0x3f, r0	; 63
 482:	cd bf       	out	0x3d, r28	; 61
 484:	73 cf       	rjmp	.-282    	; 0x36c <updateLCDScreen+0xf2>
		case 4: /* ======= Line 4 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_lineFour); _delay_ms(50);
			break;
	}
	lcd_write_string_4f((unsigned char*) charRow); _delay_ms(50);
}
 486:	af 96       	adiw	r28, 0x2f	; 47
 488:	0f b6       	in	r0, 0x3f	; 63
 48a:	f8 94       	cli
 48c:	de bf       	out	0x3e, r29	; 62
 48e:	0f be       	out	0x3f, r0	; 63
 490:	cd bf       	out	0x3d, r28	; 61
 492:	df 91       	pop	r29
 494:	cf 91       	pop	r28
 496:	1f 91       	pop	r17
 498:	0f 91       	pop	r16
 49a:	ff 90       	pop	r15
 49c:	ef 90       	pop	r14
 49e:	df 90       	pop	r13
 4a0:	08 95       	ret

000004a2 <displayLCD_main>:
Description:displays on the screen the data passed to the input
******************************************************************** */
void displayLCD_main(uint8_t drow, char * s1, uint8_t d1, char * s2)
{
	/* Write text on the LCD */
	updateLCDScreen(drow, s1, d1, s2);
 4a2:	eb ce       	rjmp	.-554    	; 0x27a <updateLCDScreen>
 4a4:	08 95       	ret

000004a6 <getBatterySOC>:
Inputs:		pointer to diagnostics status
Outputs:	battery state of charge
Description:calculates battery state and reports a low level over diag
******************************************************************** */
uint8_t getBatterySOC( uint8_t *diagM )
{
 4a6:	cf 92       	push	r12
 4a8:	df 92       	push	r13
 4aa:	ef 92       	push	r14
 4ac:	ff 92       	push	r15
 4ae:	cf 93       	push	r28
 4b0:	df 93       	push	r29
 4b2:	ec 01       	movw	r28, r24
	/* Function initialization */
	// AREF = AVcc
	ADMUX = (1<<REFS0);
 4b4:	ac e7       	ldi	r26, 0x7C	; 124
 4b6:	b0 e0       	ldi	r27, 0x00	; 0
 4b8:	80 e4       	ldi	r24, 0x40	; 64
 4ba:	8c 93       	st	X, r24
		// [0 0 0] -> ADC0
		// [0 0 1] -> ADC1 ...
		
	// ADC Enable and prescaler of 128
	// 16000000/128 = 125000
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
 4bc:	ea e7       	ldi	r30, 0x7A	; 122
 4be:	f0 e0       	ldi	r31, 0x00	; 0
 4c0:	87 e8       	ldi	r24, 0x87	; 135
 4c2:	80 83       	st	Z, r24
	/* Function body */
	// select the corresponding channel 0~7
	// ANDing with ’7? will always keep the value
	// of ‘ch’ between 0 and 7
	uint8_t ch = 0 & 0b0000111;  // AND operation with 7
	ADMUX = (ADMUX & 0xF8)|ch; // clears the bottom 3 bits before ORing
 4c4:	8c 91       	ld	r24, X
 4c6:	88 7f       	andi	r24, 0xF8	; 248
 4c8:	8c 93       	st	X, r24
	
	// start single convertion
	// write ’1? to ADSC
	ADCSRA |= (1<<ADSC);
 4ca:	80 81       	ld	r24, Z
 4cc:	80 64       	ori	r24, 0x40	; 64
 4ce:	80 83       	st	Z, r24
	
	// wait for conversion to complete
	// ADSC becomes ’0? again
	// till then, run loop continuously
	while(ADCSRA & (1<<ADSC));
 4d0:	80 81       	ld	r24, Z
 4d2:	86 fd       	sbrc	r24, 6
 4d4:	fd cf       	rjmp	.-6      	; 0x4d0 <getBatterySOC+0x2a>
	
	uint16_t ADCValue = ADC;
 4d6:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 4da:	70 91 79 00 	lds	r23, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
	soc = (meas_voltage - U_min) / (U_max - U_min) * 100
	U_max = 4.15V
	U_min = 3V
	=> soc = (meas_voltage(*) - U_min*100) / (U_max - U_min) = (meas_voltage(*) - 300) / 1.15
	*/
	float numer = (voltage - 300);
 4de:	80 e0       	ldi	r24, 0x00	; 0
 4e0:	90 e0       	ldi	r25, 0x00	; 0
 4e2:	55 d1       	rcall	.+682    	; 0x78e <__floatunsisf>
 4e4:	25 e8       	ldi	r18, 0x85	; 133
 4e6:	3b ee       	ldi	r19, 0xEB	; 235
 4e8:	41 e0       	ldi	r20, 0x01	; 1
 4ea:	50 e4       	ldi	r21, 0x40	; 64
 4ec:	bc d0       	rcall	.+376    	; 0x666 <__divsf3>
 4ee:	20 e0       	ldi	r18, 0x00	; 0
 4f0:	30 e0       	ldi	r19, 0x00	; 0
 4f2:	46 e9       	ldi	r20, 0x96	; 150
 4f4:	53 e4       	ldi	r21, 0x43	; 67
 4f6:	4e d0       	rcall	.+156    	; 0x594 <__subsf3>
 4f8:	6b 01       	movw	r12, r22
 4fa:	7c 01       	movw	r14, r24
	if (numer < 0) {numer = 0;}
 4fc:	20 e0       	ldi	r18, 0x00	; 0
 4fe:	30 e0       	ldi	r19, 0x00	; 0
 500:	a9 01       	movw	r20, r18
 502:	ad d0       	rcall	.+346    	; 0x65e <__cmpsf2>
 504:	88 23       	and	r24, r24
 506:	8c f0       	brlt	.+34     	; 0x52a <getBatterySOC+0x84>
	float denum = 1.15;		
	float soc_bat = numer / denum;
 508:	23 e3       	ldi	r18, 0x33	; 51
 50a:	33 e3       	ldi	r19, 0x33	; 51
 50c:	43 e9       	ldi	r20, 0x93	; 147
 50e:	5f e3       	ldi	r21, 0x3F	; 63
 510:	c7 01       	movw	r24, r14
 512:	b6 01       	movw	r22, r12
 514:	a8 d0       	rcall	.+336    	; 0x666 <__divsf3>
 516:	6b 01       	movw	r12, r22
 518:	7c 01       	movw	r14, r24
	
	if ( soc_bat < BATT_THRESHOLD )
 51a:	20 e0       	ldi	r18, 0x00	; 0
 51c:	30 e0       	ldi	r19, 0x00	; 0
 51e:	40 e7       	ldi	r20, 0x70	; 112
 520:	51 e4       	ldi	r21, 0x41	; 65
 522:	9d d0       	rcall	.+314    	; 0x65e <__cmpsf2>
 524:	88 23       	and	r24, r24
 526:	34 f4       	brge	.+12     	; 0x534 <getBatterySOC+0x8e>
 528:	03 c0       	rjmp	.+6      	; 0x530 <getBatterySOC+0x8a>
 52a:	c1 2c       	mov	r12, r1
	=> soc = (meas_voltage(*) - U_min*100) / (U_max - U_min) = (meas_voltage(*) - 300) / 1.15
	*/
	float numer = (voltage - 300);
	if (numer < 0) {numer = 0;}
	float denum = 1.15;		
	float soc_bat = numer / denum;
 52c:	d1 2c       	mov	r13, r1
 52e:	76 01       	movw	r14, r12
	
	if ( soc_bat < BATT_THRESHOLD )
	{
		*diagM = 1;		// Low Battery
 530:	81 e0       	ldi	r24, 0x01	; 1
 532:	88 83       	st	Y, r24
	}
	
	uint8_t soc_battery = soc_bat;
 534:	c7 01       	movw	r24, r14
 536:	b6 01       	movw	r22, r12
 538:	fe d0       	rcall	.+508    	; 0x736 <__fixunssfsi>
 53a:	86 2f       	mov	r24, r22
	if (soc_battery > 100) {soc_battery = 100;}
		
	return soc_battery;
 53c:	65 36       	cpi	r22, 0x65	; 101
 53e:	08 f0       	brcs	.+2      	; 0x542 <getBatterySOC+0x9c>
 540:	84 e6       	ldi	r24, 0x64	; 100
 542:	df 91       	pop	r29
 544:	cf 91       	pop	r28
 546:	ff 90       	pop	r15
 548:	ef 90       	pop	r14
 54a:	df 90       	pop	r13
 54c:	cf 90       	pop	r12
 54e:	08 95       	ret

00000550 <main>:
#include "SOC.h"
#include "LCD.h"


int main (void)
{
 550:	cf 93       	push	r28
 552:	df 93       	push	r29
 554:	1f 92       	push	r1
 556:	cd b7       	in	r28, 0x3d	; 61
 558:	de b7       	in	r29, 0x3e	; 62
	/* Local variables */
	uint8_t soc = 0;
	uint8_t diag = 0;
 55a:	19 82       	std	Y+1, r1	; 0x01
	initLCD();
 55c:	57 de       	rcall	.-850    	; 0x20c <initLCD>
	
	while (1)
	{
		soc = getBatterySOC(&diag);
 55e:	ce 01       	movw	r24, r28
 560:	01 96       	adiw	r24, 0x01	; 1
 562:	a1 df       	rcall	.-190    	; 0x4a6 <getBatterySOC>
		displayLCD_main(1, "Battery soc: ", soc, " %");	
 564:	2a e2       	ldi	r18, 0x2A	; 42
 566:	31 e0       	ldi	r19, 0x01	; 1
 568:	48 2f       	mov	r20, r24
 56a:	6d e2       	ldi	r22, 0x2D	; 45
 56c:	71 e0       	ldi	r23, 0x01	; 1
 56e:	81 e0       	ldi	r24, 0x01	; 1
 570:	98 df       	rcall	.-208    	; 0x4a2 <displayLCD_main>
		displayLCD_main(2, "Battery DTC: ", diag, "NONE");	// Diagnostic i.e. low battery
 572:	20 e0       	ldi	r18, 0x00	; 0
 574:	31 e0       	ldi	r19, 0x01	; 1
 576:	49 81       	ldd	r20, Y+1	; 0x01
 578:	6b e3       	ldi	r22, 0x3B	; 59
 57a:	71 e0       	ldi	r23, 0x01	; 1
 57c:	82 e0       	ldi	r24, 0x02	; 2
 57e:	91 df       	rcall	.-222    	; 0x4a2 <displayLCD_main>
 580:	2f ef       	ldi	r18, 0xFF	; 255
 582:	83 ed       	ldi	r24, 0xD3	; 211
 584:	90 e3       	ldi	r25, 0x30	; 48
 586:	21 50       	subi	r18, 0x01	; 1
 588:	80 40       	sbci	r24, 0x00	; 0
 58a:	90 40       	sbci	r25, 0x00	; 0
 58c:	e1 f7       	brne	.-8      	; 0x586 <main+0x36>
 58e:	00 c0       	rjmp	.+0      	; 0x590 <main+0x40>
 590:	00 00       	nop
 592:	e5 cf       	rjmp	.-54     	; 0x55e <main+0xe>

00000594 <__subsf3>:
 594:	50 58       	subi	r21, 0x80	; 128

00000596 <__addsf3>:
 596:	bb 27       	eor	r27, r27
 598:	aa 27       	eor	r26, r26
 59a:	0e d0       	rcall	.+28     	; 0x5b8 <__addsf3x>
 59c:	70 c1       	rjmp	.+736    	; 0x87e <__fp_round>
 59e:	61 d1       	rcall	.+706    	; 0x862 <__fp_pscA>
 5a0:	30 f0       	brcs	.+12     	; 0x5ae <__addsf3+0x18>
 5a2:	66 d1       	rcall	.+716    	; 0x870 <__fp_pscB>
 5a4:	20 f0       	brcs	.+8      	; 0x5ae <__addsf3+0x18>
 5a6:	31 f4       	brne	.+12     	; 0x5b4 <__addsf3+0x1e>
 5a8:	9f 3f       	cpi	r25, 0xFF	; 255
 5aa:	11 f4       	brne	.+4      	; 0x5b0 <__addsf3+0x1a>
 5ac:	1e f4       	brtc	.+6      	; 0x5b4 <__addsf3+0x1e>
 5ae:	56 c1       	rjmp	.+684    	; 0x85c <__fp_nan>
 5b0:	0e f4       	brtc	.+2      	; 0x5b4 <__addsf3+0x1e>
 5b2:	e0 95       	com	r30
 5b4:	e7 fb       	bst	r30, 7
 5b6:	4c c1       	rjmp	.+664    	; 0x850 <__fp_inf>

000005b8 <__addsf3x>:
 5b8:	e9 2f       	mov	r30, r25
 5ba:	72 d1       	rcall	.+740    	; 0x8a0 <__fp_split3>
 5bc:	80 f3       	brcs	.-32     	; 0x59e <__addsf3+0x8>
 5be:	ba 17       	cp	r27, r26
 5c0:	62 07       	cpc	r22, r18
 5c2:	73 07       	cpc	r23, r19
 5c4:	84 07       	cpc	r24, r20
 5c6:	95 07       	cpc	r25, r21
 5c8:	18 f0       	brcs	.+6      	; 0x5d0 <__addsf3x+0x18>
 5ca:	71 f4       	brne	.+28     	; 0x5e8 <__addsf3x+0x30>
 5cc:	9e f5       	brtc	.+102    	; 0x634 <__addsf3x+0x7c>
 5ce:	8a c1       	rjmp	.+788    	; 0x8e4 <__fp_zero>
 5d0:	0e f4       	brtc	.+2      	; 0x5d4 <__addsf3x+0x1c>
 5d2:	e0 95       	com	r30
 5d4:	0b 2e       	mov	r0, r27
 5d6:	ba 2f       	mov	r27, r26
 5d8:	a0 2d       	mov	r26, r0
 5da:	0b 01       	movw	r0, r22
 5dc:	b9 01       	movw	r22, r18
 5de:	90 01       	movw	r18, r0
 5e0:	0c 01       	movw	r0, r24
 5e2:	ca 01       	movw	r24, r20
 5e4:	a0 01       	movw	r20, r0
 5e6:	11 24       	eor	r1, r1
 5e8:	ff 27       	eor	r31, r31
 5ea:	59 1b       	sub	r21, r25
 5ec:	99 f0       	breq	.+38     	; 0x614 <__addsf3x+0x5c>
 5ee:	59 3f       	cpi	r21, 0xF9	; 249
 5f0:	50 f4       	brcc	.+20     	; 0x606 <__addsf3x+0x4e>
 5f2:	50 3e       	cpi	r21, 0xE0	; 224
 5f4:	68 f1       	brcs	.+90     	; 0x650 <__addsf3x+0x98>
 5f6:	1a 16       	cp	r1, r26
 5f8:	f0 40       	sbci	r31, 0x00	; 0
 5fa:	a2 2f       	mov	r26, r18
 5fc:	23 2f       	mov	r18, r19
 5fe:	34 2f       	mov	r19, r20
 600:	44 27       	eor	r20, r20
 602:	58 5f       	subi	r21, 0xF8	; 248
 604:	f3 cf       	rjmp	.-26     	; 0x5ec <__addsf3x+0x34>
 606:	46 95       	lsr	r20
 608:	37 95       	ror	r19
 60a:	27 95       	ror	r18
 60c:	a7 95       	ror	r26
 60e:	f0 40       	sbci	r31, 0x00	; 0
 610:	53 95       	inc	r21
 612:	c9 f7       	brne	.-14     	; 0x606 <__addsf3x+0x4e>
 614:	7e f4       	brtc	.+30     	; 0x634 <__addsf3x+0x7c>
 616:	1f 16       	cp	r1, r31
 618:	ba 0b       	sbc	r27, r26
 61a:	62 0b       	sbc	r22, r18
 61c:	73 0b       	sbc	r23, r19
 61e:	84 0b       	sbc	r24, r20
 620:	ba f0       	brmi	.+46     	; 0x650 <__addsf3x+0x98>
 622:	91 50       	subi	r25, 0x01	; 1
 624:	a1 f0       	breq	.+40     	; 0x64e <__addsf3x+0x96>
 626:	ff 0f       	add	r31, r31
 628:	bb 1f       	adc	r27, r27
 62a:	66 1f       	adc	r22, r22
 62c:	77 1f       	adc	r23, r23
 62e:	88 1f       	adc	r24, r24
 630:	c2 f7       	brpl	.-16     	; 0x622 <__addsf3x+0x6a>
 632:	0e c0       	rjmp	.+28     	; 0x650 <__addsf3x+0x98>
 634:	ba 0f       	add	r27, r26
 636:	62 1f       	adc	r22, r18
 638:	73 1f       	adc	r23, r19
 63a:	84 1f       	adc	r24, r20
 63c:	48 f4       	brcc	.+18     	; 0x650 <__addsf3x+0x98>
 63e:	87 95       	ror	r24
 640:	77 95       	ror	r23
 642:	67 95       	ror	r22
 644:	b7 95       	ror	r27
 646:	f7 95       	ror	r31
 648:	9e 3f       	cpi	r25, 0xFE	; 254
 64a:	08 f0       	brcs	.+2      	; 0x64e <__addsf3x+0x96>
 64c:	b3 cf       	rjmp	.-154    	; 0x5b4 <__addsf3+0x1e>
 64e:	93 95       	inc	r25
 650:	88 0f       	add	r24, r24
 652:	08 f0       	brcs	.+2      	; 0x656 <__addsf3x+0x9e>
 654:	99 27       	eor	r25, r25
 656:	ee 0f       	add	r30, r30
 658:	97 95       	ror	r25
 65a:	87 95       	ror	r24
 65c:	08 95       	ret

0000065e <__cmpsf2>:
 65e:	d4 d0       	rcall	.+424    	; 0x808 <__fp_cmp>
 660:	08 f4       	brcc	.+2      	; 0x664 <__cmpsf2+0x6>
 662:	81 e0       	ldi	r24, 0x01	; 1
 664:	08 95       	ret

00000666 <__divsf3>:
 666:	0c d0       	rcall	.+24     	; 0x680 <__divsf3x>
 668:	0a c1       	rjmp	.+532    	; 0x87e <__fp_round>
 66a:	02 d1       	rcall	.+516    	; 0x870 <__fp_pscB>
 66c:	40 f0       	brcs	.+16     	; 0x67e <__divsf3+0x18>
 66e:	f9 d0       	rcall	.+498    	; 0x862 <__fp_pscA>
 670:	30 f0       	brcs	.+12     	; 0x67e <__divsf3+0x18>
 672:	21 f4       	brne	.+8      	; 0x67c <__divsf3+0x16>
 674:	5f 3f       	cpi	r21, 0xFF	; 255
 676:	19 f0       	breq	.+6      	; 0x67e <__divsf3+0x18>
 678:	eb c0       	rjmp	.+470    	; 0x850 <__fp_inf>
 67a:	51 11       	cpse	r21, r1
 67c:	34 c1       	rjmp	.+616    	; 0x8e6 <__fp_szero>
 67e:	ee c0       	rjmp	.+476    	; 0x85c <__fp_nan>

00000680 <__divsf3x>:
 680:	0f d1       	rcall	.+542    	; 0x8a0 <__fp_split3>
 682:	98 f3       	brcs	.-26     	; 0x66a <__divsf3+0x4>

00000684 <__divsf3_pse>:
 684:	99 23       	and	r25, r25
 686:	c9 f3       	breq	.-14     	; 0x67a <__divsf3+0x14>
 688:	55 23       	and	r21, r21
 68a:	b1 f3       	breq	.-20     	; 0x678 <__divsf3+0x12>
 68c:	95 1b       	sub	r25, r21
 68e:	55 0b       	sbc	r21, r21
 690:	bb 27       	eor	r27, r27
 692:	aa 27       	eor	r26, r26
 694:	62 17       	cp	r22, r18
 696:	73 07       	cpc	r23, r19
 698:	84 07       	cpc	r24, r20
 69a:	38 f0       	brcs	.+14     	; 0x6aa <__divsf3_pse+0x26>
 69c:	9f 5f       	subi	r25, 0xFF	; 255
 69e:	5f 4f       	sbci	r21, 0xFF	; 255
 6a0:	22 0f       	add	r18, r18
 6a2:	33 1f       	adc	r19, r19
 6a4:	44 1f       	adc	r20, r20
 6a6:	aa 1f       	adc	r26, r26
 6a8:	a9 f3       	breq	.-22     	; 0x694 <__divsf3_pse+0x10>
 6aa:	33 d0       	rcall	.+102    	; 0x712 <__divsf3_pse+0x8e>
 6ac:	0e 2e       	mov	r0, r30
 6ae:	3a f0       	brmi	.+14     	; 0x6be <__divsf3_pse+0x3a>
 6b0:	e0 e8       	ldi	r30, 0x80	; 128
 6b2:	30 d0       	rcall	.+96     	; 0x714 <__divsf3_pse+0x90>
 6b4:	91 50       	subi	r25, 0x01	; 1
 6b6:	50 40       	sbci	r21, 0x00	; 0
 6b8:	e6 95       	lsr	r30
 6ba:	00 1c       	adc	r0, r0
 6bc:	ca f7       	brpl	.-14     	; 0x6b0 <__divsf3_pse+0x2c>
 6be:	29 d0       	rcall	.+82     	; 0x712 <__divsf3_pse+0x8e>
 6c0:	fe 2f       	mov	r31, r30
 6c2:	27 d0       	rcall	.+78     	; 0x712 <__divsf3_pse+0x8e>
 6c4:	66 0f       	add	r22, r22
 6c6:	77 1f       	adc	r23, r23
 6c8:	88 1f       	adc	r24, r24
 6ca:	bb 1f       	adc	r27, r27
 6cc:	26 17       	cp	r18, r22
 6ce:	37 07       	cpc	r19, r23
 6d0:	48 07       	cpc	r20, r24
 6d2:	ab 07       	cpc	r26, r27
 6d4:	b0 e8       	ldi	r27, 0x80	; 128
 6d6:	09 f0       	breq	.+2      	; 0x6da <__divsf3_pse+0x56>
 6d8:	bb 0b       	sbc	r27, r27
 6da:	80 2d       	mov	r24, r0
 6dc:	bf 01       	movw	r22, r30
 6de:	ff 27       	eor	r31, r31
 6e0:	93 58       	subi	r25, 0x83	; 131
 6e2:	5f 4f       	sbci	r21, 0xFF	; 255
 6e4:	2a f0       	brmi	.+10     	; 0x6f0 <__divsf3_pse+0x6c>
 6e6:	9e 3f       	cpi	r25, 0xFE	; 254
 6e8:	51 05       	cpc	r21, r1
 6ea:	68 f0       	brcs	.+26     	; 0x706 <__divsf3_pse+0x82>
 6ec:	b1 c0       	rjmp	.+354    	; 0x850 <__fp_inf>
 6ee:	fb c0       	rjmp	.+502    	; 0x8e6 <__fp_szero>
 6f0:	5f 3f       	cpi	r21, 0xFF	; 255
 6f2:	ec f3       	brlt	.-6      	; 0x6ee <__divsf3_pse+0x6a>
 6f4:	98 3e       	cpi	r25, 0xE8	; 232
 6f6:	dc f3       	brlt	.-10     	; 0x6ee <__divsf3_pse+0x6a>
 6f8:	86 95       	lsr	r24
 6fa:	77 95       	ror	r23
 6fc:	67 95       	ror	r22
 6fe:	b7 95       	ror	r27
 700:	f7 95       	ror	r31
 702:	9f 5f       	subi	r25, 0xFF	; 255
 704:	c9 f7       	brne	.-14     	; 0x6f8 <__divsf3_pse+0x74>
 706:	88 0f       	add	r24, r24
 708:	91 1d       	adc	r25, r1
 70a:	96 95       	lsr	r25
 70c:	87 95       	ror	r24
 70e:	97 f9       	bld	r25, 7
 710:	08 95       	ret
 712:	e1 e0       	ldi	r30, 0x01	; 1
 714:	66 0f       	add	r22, r22
 716:	77 1f       	adc	r23, r23
 718:	88 1f       	adc	r24, r24
 71a:	bb 1f       	adc	r27, r27
 71c:	62 17       	cp	r22, r18
 71e:	73 07       	cpc	r23, r19
 720:	84 07       	cpc	r24, r20
 722:	ba 07       	cpc	r27, r26
 724:	20 f0       	brcs	.+8      	; 0x72e <__divsf3_pse+0xaa>
 726:	62 1b       	sub	r22, r18
 728:	73 0b       	sbc	r23, r19
 72a:	84 0b       	sbc	r24, r20
 72c:	ba 0b       	sbc	r27, r26
 72e:	ee 1f       	adc	r30, r30
 730:	88 f7       	brcc	.-30     	; 0x714 <__divsf3_pse+0x90>
 732:	e0 95       	com	r30
 734:	08 95       	ret

00000736 <__fixunssfsi>:
 736:	bc d0       	rcall	.+376    	; 0x8b0 <__fp_splitA>
 738:	88 f0       	brcs	.+34     	; 0x75c <__fixunssfsi+0x26>
 73a:	9f 57       	subi	r25, 0x7F	; 127
 73c:	90 f0       	brcs	.+36     	; 0x762 <__fixunssfsi+0x2c>
 73e:	b9 2f       	mov	r27, r25
 740:	99 27       	eor	r25, r25
 742:	b7 51       	subi	r27, 0x17	; 23
 744:	a0 f0       	brcs	.+40     	; 0x76e <__fixunssfsi+0x38>
 746:	d1 f0       	breq	.+52     	; 0x77c <__fixunssfsi+0x46>
 748:	66 0f       	add	r22, r22
 74a:	77 1f       	adc	r23, r23
 74c:	88 1f       	adc	r24, r24
 74e:	99 1f       	adc	r25, r25
 750:	1a f0       	brmi	.+6      	; 0x758 <__fixunssfsi+0x22>
 752:	ba 95       	dec	r27
 754:	c9 f7       	brne	.-14     	; 0x748 <__fixunssfsi+0x12>
 756:	12 c0       	rjmp	.+36     	; 0x77c <__fixunssfsi+0x46>
 758:	b1 30       	cpi	r27, 0x01	; 1
 75a:	81 f0       	breq	.+32     	; 0x77c <__fixunssfsi+0x46>
 75c:	c3 d0       	rcall	.+390    	; 0x8e4 <__fp_zero>
 75e:	b1 e0       	ldi	r27, 0x01	; 1
 760:	08 95       	ret
 762:	c0 c0       	rjmp	.+384    	; 0x8e4 <__fp_zero>
 764:	67 2f       	mov	r22, r23
 766:	78 2f       	mov	r23, r24
 768:	88 27       	eor	r24, r24
 76a:	b8 5f       	subi	r27, 0xF8	; 248
 76c:	39 f0       	breq	.+14     	; 0x77c <__fixunssfsi+0x46>
 76e:	b9 3f       	cpi	r27, 0xF9	; 249
 770:	cc f3       	brlt	.-14     	; 0x764 <__fixunssfsi+0x2e>
 772:	86 95       	lsr	r24
 774:	77 95       	ror	r23
 776:	67 95       	ror	r22
 778:	b3 95       	inc	r27
 77a:	d9 f7       	brne	.-10     	; 0x772 <__fixunssfsi+0x3c>
 77c:	3e f4       	brtc	.+14     	; 0x78c <__fixunssfsi+0x56>
 77e:	90 95       	com	r25
 780:	80 95       	com	r24
 782:	70 95       	com	r23
 784:	61 95       	neg	r22
 786:	7f 4f       	sbci	r23, 0xFF	; 255
 788:	8f 4f       	sbci	r24, 0xFF	; 255
 78a:	9f 4f       	sbci	r25, 0xFF	; 255
 78c:	08 95       	ret

0000078e <__floatunsisf>:
 78e:	e8 94       	clt
 790:	09 c0       	rjmp	.+18     	; 0x7a4 <__floatsisf+0x12>

00000792 <__floatsisf>:
 792:	97 fb       	bst	r25, 7
 794:	3e f4       	brtc	.+14     	; 0x7a4 <__floatsisf+0x12>
 796:	90 95       	com	r25
 798:	80 95       	com	r24
 79a:	70 95       	com	r23
 79c:	61 95       	neg	r22
 79e:	7f 4f       	sbci	r23, 0xFF	; 255
 7a0:	8f 4f       	sbci	r24, 0xFF	; 255
 7a2:	9f 4f       	sbci	r25, 0xFF	; 255
 7a4:	99 23       	and	r25, r25
 7a6:	a9 f0       	breq	.+42     	; 0x7d2 <__floatsisf+0x40>
 7a8:	f9 2f       	mov	r31, r25
 7aa:	96 e9       	ldi	r25, 0x96	; 150
 7ac:	bb 27       	eor	r27, r27
 7ae:	93 95       	inc	r25
 7b0:	f6 95       	lsr	r31
 7b2:	87 95       	ror	r24
 7b4:	77 95       	ror	r23
 7b6:	67 95       	ror	r22
 7b8:	b7 95       	ror	r27
 7ba:	f1 11       	cpse	r31, r1
 7bc:	f8 cf       	rjmp	.-16     	; 0x7ae <__floatsisf+0x1c>
 7be:	fa f4       	brpl	.+62     	; 0x7fe <__floatsisf+0x6c>
 7c0:	bb 0f       	add	r27, r27
 7c2:	11 f4       	brne	.+4      	; 0x7c8 <__floatsisf+0x36>
 7c4:	60 ff       	sbrs	r22, 0
 7c6:	1b c0       	rjmp	.+54     	; 0x7fe <__floatsisf+0x6c>
 7c8:	6f 5f       	subi	r22, 0xFF	; 255
 7ca:	7f 4f       	sbci	r23, 0xFF	; 255
 7cc:	8f 4f       	sbci	r24, 0xFF	; 255
 7ce:	9f 4f       	sbci	r25, 0xFF	; 255
 7d0:	16 c0       	rjmp	.+44     	; 0x7fe <__floatsisf+0x6c>
 7d2:	88 23       	and	r24, r24
 7d4:	11 f0       	breq	.+4      	; 0x7da <__floatsisf+0x48>
 7d6:	96 e9       	ldi	r25, 0x96	; 150
 7d8:	11 c0       	rjmp	.+34     	; 0x7fc <__floatsisf+0x6a>
 7da:	77 23       	and	r23, r23
 7dc:	21 f0       	breq	.+8      	; 0x7e6 <__floatsisf+0x54>
 7de:	9e e8       	ldi	r25, 0x8E	; 142
 7e0:	87 2f       	mov	r24, r23
 7e2:	76 2f       	mov	r23, r22
 7e4:	05 c0       	rjmp	.+10     	; 0x7f0 <__floatsisf+0x5e>
 7e6:	66 23       	and	r22, r22
 7e8:	71 f0       	breq	.+28     	; 0x806 <__floatsisf+0x74>
 7ea:	96 e8       	ldi	r25, 0x86	; 134
 7ec:	86 2f       	mov	r24, r22
 7ee:	70 e0       	ldi	r23, 0x00	; 0
 7f0:	60 e0       	ldi	r22, 0x00	; 0
 7f2:	2a f0       	brmi	.+10     	; 0x7fe <__floatsisf+0x6c>
 7f4:	9a 95       	dec	r25
 7f6:	66 0f       	add	r22, r22
 7f8:	77 1f       	adc	r23, r23
 7fa:	88 1f       	adc	r24, r24
 7fc:	da f7       	brpl	.-10     	; 0x7f4 <__floatsisf+0x62>
 7fe:	88 0f       	add	r24, r24
 800:	96 95       	lsr	r25
 802:	87 95       	ror	r24
 804:	97 f9       	bld	r25, 7
 806:	08 95       	ret

00000808 <__fp_cmp>:
 808:	99 0f       	add	r25, r25
 80a:	00 08       	sbc	r0, r0
 80c:	55 0f       	add	r21, r21
 80e:	aa 0b       	sbc	r26, r26
 810:	e0 e8       	ldi	r30, 0x80	; 128
 812:	fe ef       	ldi	r31, 0xFE	; 254
 814:	16 16       	cp	r1, r22
 816:	17 06       	cpc	r1, r23
 818:	e8 07       	cpc	r30, r24
 81a:	f9 07       	cpc	r31, r25
 81c:	c0 f0       	brcs	.+48     	; 0x84e <__fp_cmp+0x46>
 81e:	12 16       	cp	r1, r18
 820:	13 06       	cpc	r1, r19
 822:	e4 07       	cpc	r30, r20
 824:	f5 07       	cpc	r31, r21
 826:	98 f0       	brcs	.+38     	; 0x84e <__fp_cmp+0x46>
 828:	62 1b       	sub	r22, r18
 82a:	73 0b       	sbc	r23, r19
 82c:	84 0b       	sbc	r24, r20
 82e:	95 0b       	sbc	r25, r21
 830:	39 f4       	brne	.+14     	; 0x840 <__fp_cmp+0x38>
 832:	0a 26       	eor	r0, r26
 834:	61 f0       	breq	.+24     	; 0x84e <__fp_cmp+0x46>
 836:	23 2b       	or	r18, r19
 838:	24 2b       	or	r18, r20
 83a:	25 2b       	or	r18, r21
 83c:	21 f4       	brne	.+8      	; 0x846 <__fp_cmp+0x3e>
 83e:	08 95       	ret
 840:	0a 26       	eor	r0, r26
 842:	09 f4       	brne	.+2      	; 0x846 <__fp_cmp+0x3e>
 844:	a1 40       	sbci	r26, 0x01	; 1
 846:	a6 95       	lsr	r26
 848:	8f ef       	ldi	r24, 0xFF	; 255
 84a:	81 1d       	adc	r24, r1
 84c:	81 1d       	adc	r24, r1
 84e:	08 95       	ret

00000850 <__fp_inf>:
 850:	97 f9       	bld	r25, 7
 852:	9f 67       	ori	r25, 0x7F	; 127
 854:	80 e8       	ldi	r24, 0x80	; 128
 856:	70 e0       	ldi	r23, 0x00	; 0
 858:	60 e0       	ldi	r22, 0x00	; 0
 85a:	08 95       	ret

0000085c <__fp_nan>:
 85c:	9f ef       	ldi	r25, 0xFF	; 255
 85e:	80 ec       	ldi	r24, 0xC0	; 192
 860:	08 95       	ret

00000862 <__fp_pscA>:
 862:	00 24       	eor	r0, r0
 864:	0a 94       	dec	r0
 866:	16 16       	cp	r1, r22
 868:	17 06       	cpc	r1, r23
 86a:	18 06       	cpc	r1, r24
 86c:	09 06       	cpc	r0, r25
 86e:	08 95       	ret

00000870 <__fp_pscB>:
 870:	00 24       	eor	r0, r0
 872:	0a 94       	dec	r0
 874:	12 16       	cp	r1, r18
 876:	13 06       	cpc	r1, r19
 878:	14 06       	cpc	r1, r20
 87a:	05 06       	cpc	r0, r21
 87c:	08 95       	ret

0000087e <__fp_round>:
 87e:	09 2e       	mov	r0, r25
 880:	03 94       	inc	r0
 882:	00 0c       	add	r0, r0
 884:	11 f4       	brne	.+4      	; 0x88a <__fp_round+0xc>
 886:	88 23       	and	r24, r24
 888:	52 f0       	brmi	.+20     	; 0x89e <__fp_round+0x20>
 88a:	bb 0f       	add	r27, r27
 88c:	40 f4       	brcc	.+16     	; 0x89e <__fp_round+0x20>
 88e:	bf 2b       	or	r27, r31
 890:	11 f4       	brne	.+4      	; 0x896 <__fp_round+0x18>
 892:	60 ff       	sbrs	r22, 0
 894:	04 c0       	rjmp	.+8      	; 0x89e <__fp_round+0x20>
 896:	6f 5f       	subi	r22, 0xFF	; 255
 898:	7f 4f       	sbci	r23, 0xFF	; 255
 89a:	8f 4f       	sbci	r24, 0xFF	; 255
 89c:	9f 4f       	sbci	r25, 0xFF	; 255
 89e:	08 95       	ret

000008a0 <__fp_split3>:
 8a0:	57 fd       	sbrc	r21, 7
 8a2:	90 58       	subi	r25, 0x80	; 128
 8a4:	44 0f       	add	r20, r20
 8a6:	55 1f       	adc	r21, r21
 8a8:	59 f0       	breq	.+22     	; 0x8c0 <__fp_splitA+0x10>
 8aa:	5f 3f       	cpi	r21, 0xFF	; 255
 8ac:	71 f0       	breq	.+28     	; 0x8ca <__fp_splitA+0x1a>
 8ae:	47 95       	ror	r20

000008b0 <__fp_splitA>:
 8b0:	88 0f       	add	r24, r24
 8b2:	97 fb       	bst	r25, 7
 8b4:	99 1f       	adc	r25, r25
 8b6:	61 f0       	breq	.+24     	; 0x8d0 <__fp_splitA+0x20>
 8b8:	9f 3f       	cpi	r25, 0xFF	; 255
 8ba:	79 f0       	breq	.+30     	; 0x8da <__fp_splitA+0x2a>
 8bc:	87 95       	ror	r24
 8be:	08 95       	ret
 8c0:	12 16       	cp	r1, r18
 8c2:	13 06       	cpc	r1, r19
 8c4:	14 06       	cpc	r1, r20
 8c6:	55 1f       	adc	r21, r21
 8c8:	f2 cf       	rjmp	.-28     	; 0x8ae <__fp_split3+0xe>
 8ca:	46 95       	lsr	r20
 8cc:	f1 df       	rcall	.-30     	; 0x8b0 <__fp_splitA>
 8ce:	08 c0       	rjmp	.+16     	; 0x8e0 <__fp_splitA+0x30>
 8d0:	16 16       	cp	r1, r22
 8d2:	17 06       	cpc	r1, r23
 8d4:	18 06       	cpc	r1, r24
 8d6:	99 1f       	adc	r25, r25
 8d8:	f1 cf       	rjmp	.-30     	; 0x8bc <__fp_splitA+0xc>
 8da:	86 95       	lsr	r24
 8dc:	71 05       	cpc	r23, r1
 8de:	61 05       	cpc	r22, r1
 8e0:	08 94       	sec
 8e2:	08 95       	ret

000008e4 <__fp_zero>:
 8e4:	e8 94       	clt

000008e6 <__fp_szero>:
 8e6:	bb 27       	eor	r27, r27
 8e8:	66 27       	eor	r22, r22
 8ea:	77 27       	eor	r23, r23
 8ec:	cb 01       	movw	r24, r22
 8ee:	97 f9       	bld	r25, 7
 8f0:	08 95       	ret

000008f2 <strcmp>:
 8f2:	fb 01       	movw	r30, r22
 8f4:	dc 01       	movw	r26, r24
 8f6:	8d 91       	ld	r24, X+
 8f8:	01 90       	ld	r0, Z+
 8fa:	80 19       	sub	r24, r0
 8fc:	01 10       	cpse	r0, r1
 8fe:	d9 f3       	breq	.-10     	; 0x8f6 <strcmp+0x4>
 900:	99 0b       	sbc	r25, r25
 902:	08 95       	ret

00000904 <__itoa_ncheck>:
 904:	bb 27       	eor	r27, r27
 906:	4a 30       	cpi	r20, 0x0A	; 10
 908:	31 f4       	brne	.+12     	; 0x916 <__itoa_ncheck+0x12>
 90a:	99 23       	and	r25, r25
 90c:	22 f4       	brpl	.+8      	; 0x916 <__itoa_ncheck+0x12>
 90e:	bd e2       	ldi	r27, 0x2D	; 45
 910:	90 95       	com	r25
 912:	81 95       	neg	r24
 914:	9f 4f       	sbci	r25, 0xFF	; 255
 916:	01 c0       	rjmp	.+2      	; 0x91a <__utoa_common>

00000918 <__utoa_ncheck>:
 918:	bb 27       	eor	r27, r27

0000091a <__utoa_common>:
 91a:	fb 01       	movw	r30, r22
 91c:	55 27       	eor	r21, r21
 91e:	aa 27       	eor	r26, r26
 920:	88 0f       	add	r24, r24
 922:	99 1f       	adc	r25, r25
 924:	aa 1f       	adc	r26, r26
 926:	a4 17       	cp	r26, r20
 928:	10 f0       	brcs	.+4      	; 0x92e <__utoa_common+0x14>
 92a:	a4 1b       	sub	r26, r20
 92c:	83 95       	inc	r24
 92e:	50 51       	subi	r21, 0x10	; 16
 930:	b9 f7       	brne	.-18     	; 0x920 <__utoa_common+0x6>
 932:	a0 5d       	subi	r26, 0xD0	; 208
 934:	aa 33       	cpi	r26, 0x3A	; 58
 936:	08 f0       	brcs	.+2      	; 0x93a <__utoa_common+0x20>
 938:	a9 5d       	subi	r26, 0xD9	; 217
 93a:	a1 93       	st	Z+, r26
 93c:	00 97       	sbiw	r24, 0x00	; 0
 93e:	79 f7       	brne	.-34     	; 0x91e <__utoa_common+0x4>
 940:	b1 11       	cpse	r27, r1
 942:	b1 93       	st	Z+, r27
 944:	11 92       	st	Z+, r1
 946:	cb 01       	movw	r24, r22
 948:	15 c2       	rjmp	.+1066   	; 0xd74 <strrev>

0000094a <snprintf>:
 94a:	ae e0       	ldi	r26, 0x0E	; 14
 94c:	b0 e0       	ldi	r27, 0x00	; 0
 94e:	ea ea       	ldi	r30, 0xAA	; 170
 950:	f4 e0       	ldi	r31, 0x04	; 4
 952:	c8 c2       	rjmp	.+1424   	; 0xee4 <__prologue_saves__+0x1c>
 954:	0d 89       	ldd	r16, Y+21	; 0x15
 956:	1e 89       	ldd	r17, Y+22	; 0x16
 958:	8f 89       	ldd	r24, Y+23	; 0x17
 95a:	98 8d       	ldd	r25, Y+24	; 0x18
 95c:	26 e0       	ldi	r18, 0x06	; 6
 95e:	2c 83       	std	Y+4, r18	; 0x04
 960:	1a 83       	std	Y+2, r17	; 0x02
 962:	09 83       	std	Y+1, r16	; 0x01
 964:	97 ff       	sbrs	r25, 7
 966:	02 c0       	rjmp	.+4      	; 0x96c <snprintf+0x22>
 968:	80 e0       	ldi	r24, 0x00	; 0
 96a:	90 e8       	ldi	r25, 0x80	; 128
 96c:	01 97       	sbiw	r24, 0x01	; 1
 96e:	9e 83       	std	Y+6, r25	; 0x06
 970:	8d 83       	std	Y+5, r24	; 0x05
 972:	ae 01       	movw	r20, r28
 974:	45 5e       	subi	r20, 0xE5	; 229
 976:	5f 4f       	sbci	r21, 0xFF	; 255
 978:	69 8d       	ldd	r22, Y+25	; 0x19
 97a:	7a 8d       	ldd	r23, Y+26	; 0x1a
 97c:	ce 01       	movw	r24, r28
 97e:	01 96       	adiw	r24, 0x01	; 1
 980:	11 d0       	rcall	.+34     	; 0x9a4 <vfprintf>
 982:	4d 81       	ldd	r20, Y+5	; 0x05
 984:	5e 81       	ldd	r21, Y+6	; 0x06
 986:	57 fd       	sbrc	r21, 7
 988:	0a c0       	rjmp	.+20     	; 0x99e <snprintf+0x54>
 98a:	2f 81       	ldd	r18, Y+7	; 0x07
 98c:	38 85       	ldd	r19, Y+8	; 0x08
 98e:	42 17       	cp	r20, r18
 990:	53 07       	cpc	r21, r19
 992:	0c f4       	brge	.+2      	; 0x996 <snprintf+0x4c>
 994:	9a 01       	movw	r18, r20
 996:	f8 01       	movw	r30, r16
 998:	e2 0f       	add	r30, r18
 99a:	f3 1f       	adc	r31, r19
 99c:	10 82       	st	Z, r1
 99e:	2e 96       	adiw	r28, 0x0e	; 14
 9a0:	e4 e0       	ldi	r30, 0x04	; 4
 9a2:	bc c2       	rjmp	.+1400   	; 0xf1c <__epilogue_restores__+0x1c>

000009a4 <vfprintf>:
 9a4:	ab e0       	ldi	r26, 0x0B	; 11
 9a6:	b0 e0       	ldi	r27, 0x00	; 0
 9a8:	e7 ed       	ldi	r30, 0xD7	; 215
 9aa:	f4 e0       	ldi	r31, 0x04	; 4
 9ac:	8d c2       	rjmp	.+1306   	; 0xec8 <__prologue_saves__>
 9ae:	6c 01       	movw	r12, r24
 9b0:	7b 01       	movw	r14, r22
 9b2:	8a 01       	movw	r16, r20
 9b4:	fc 01       	movw	r30, r24
 9b6:	17 82       	std	Z+7, r1	; 0x07
 9b8:	16 82       	std	Z+6, r1	; 0x06
 9ba:	83 81       	ldd	r24, Z+3	; 0x03
 9bc:	81 ff       	sbrs	r24, 1
 9be:	bf c1       	rjmp	.+894    	; 0xd3e <vfprintf+0x39a>
 9c0:	ce 01       	movw	r24, r28
 9c2:	01 96       	adiw	r24, 0x01	; 1
 9c4:	3c 01       	movw	r6, r24
 9c6:	f6 01       	movw	r30, r12
 9c8:	93 81       	ldd	r25, Z+3	; 0x03
 9ca:	f7 01       	movw	r30, r14
 9cc:	93 fd       	sbrc	r25, 3
 9ce:	85 91       	lpm	r24, Z+
 9d0:	93 ff       	sbrs	r25, 3
 9d2:	81 91       	ld	r24, Z+
 9d4:	7f 01       	movw	r14, r30
 9d6:	88 23       	and	r24, r24
 9d8:	09 f4       	brne	.+2      	; 0x9dc <vfprintf+0x38>
 9da:	ad c1       	rjmp	.+858    	; 0xd36 <vfprintf+0x392>
 9dc:	85 32       	cpi	r24, 0x25	; 37
 9de:	39 f4       	brne	.+14     	; 0x9ee <vfprintf+0x4a>
 9e0:	93 fd       	sbrc	r25, 3
 9e2:	85 91       	lpm	r24, Z+
 9e4:	93 ff       	sbrs	r25, 3
 9e6:	81 91       	ld	r24, Z+
 9e8:	7f 01       	movw	r14, r30
 9ea:	85 32       	cpi	r24, 0x25	; 37
 9ec:	21 f4       	brne	.+8      	; 0x9f6 <vfprintf+0x52>
 9ee:	b6 01       	movw	r22, r12
 9f0:	90 e0       	ldi	r25, 0x00	; 0
 9f2:	d0 d1       	rcall	.+928    	; 0xd94 <fputc>
 9f4:	e8 cf       	rjmp	.-48     	; 0x9c6 <vfprintf+0x22>
 9f6:	91 2c       	mov	r9, r1
 9f8:	21 2c       	mov	r2, r1
 9fa:	31 2c       	mov	r3, r1
 9fc:	ff e1       	ldi	r31, 0x1F	; 31
 9fe:	f3 15       	cp	r31, r3
 a00:	d8 f0       	brcs	.+54     	; 0xa38 <vfprintf+0x94>
 a02:	8b 32       	cpi	r24, 0x2B	; 43
 a04:	79 f0       	breq	.+30     	; 0xa24 <vfprintf+0x80>
 a06:	38 f4       	brcc	.+14     	; 0xa16 <vfprintf+0x72>
 a08:	80 32       	cpi	r24, 0x20	; 32
 a0a:	79 f0       	breq	.+30     	; 0xa2a <vfprintf+0x86>
 a0c:	83 32       	cpi	r24, 0x23	; 35
 a0e:	a1 f4       	brne	.+40     	; 0xa38 <vfprintf+0x94>
 a10:	23 2d       	mov	r18, r3
 a12:	20 61       	ori	r18, 0x10	; 16
 a14:	1d c0       	rjmp	.+58     	; 0xa50 <vfprintf+0xac>
 a16:	8d 32       	cpi	r24, 0x2D	; 45
 a18:	61 f0       	breq	.+24     	; 0xa32 <vfprintf+0x8e>
 a1a:	80 33       	cpi	r24, 0x30	; 48
 a1c:	69 f4       	brne	.+26     	; 0xa38 <vfprintf+0x94>
 a1e:	23 2d       	mov	r18, r3
 a20:	21 60       	ori	r18, 0x01	; 1
 a22:	16 c0       	rjmp	.+44     	; 0xa50 <vfprintf+0xac>
 a24:	83 2d       	mov	r24, r3
 a26:	82 60       	ori	r24, 0x02	; 2
 a28:	38 2e       	mov	r3, r24
 a2a:	e3 2d       	mov	r30, r3
 a2c:	e4 60       	ori	r30, 0x04	; 4
 a2e:	3e 2e       	mov	r3, r30
 a30:	2a c0       	rjmp	.+84     	; 0xa86 <vfprintf+0xe2>
 a32:	f3 2d       	mov	r31, r3
 a34:	f8 60       	ori	r31, 0x08	; 8
 a36:	1d c0       	rjmp	.+58     	; 0xa72 <vfprintf+0xce>
 a38:	37 fc       	sbrc	r3, 7
 a3a:	2d c0       	rjmp	.+90     	; 0xa96 <vfprintf+0xf2>
 a3c:	20 ed       	ldi	r18, 0xD0	; 208
 a3e:	28 0f       	add	r18, r24
 a40:	2a 30       	cpi	r18, 0x0A	; 10
 a42:	40 f0       	brcs	.+16     	; 0xa54 <vfprintf+0xb0>
 a44:	8e 32       	cpi	r24, 0x2E	; 46
 a46:	b9 f4       	brne	.+46     	; 0xa76 <vfprintf+0xd2>
 a48:	36 fc       	sbrc	r3, 6
 a4a:	75 c1       	rjmp	.+746    	; 0xd36 <vfprintf+0x392>
 a4c:	23 2d       	mov	r18, r3
 a4e:	20 64       	ori	r18, 0x40	; 64
 a50:	32 2e       	mov	r3, r18
 a52:	19 c0       	rjmp	.+50     	; 0xa86 <vfprintf+0xe2>
 a54:	36 fe       	sbrs	r3, 6
 a56:	06 c0       	rjmp	.+12     	; 0xa64 <vfprintf+0xc0>
 a58:	8a e0       	ldi	r24, 0x0A	; 10
 a5a:	98 9e       	mul	r9, r24
 a5c:	20 0d       	add	r18, r0
 a5e:	11 24       	eor	r1, r1
 a60:	92 2e       	mov	r9, r18
 a62:	11 c0       	rjmp	.+34     	; 0xa86 <vfprintf+0xe2>
 a64:	ea e0       	ldi	r30, 0x0A	; 10
 a66:	2e 9e       	mul	r2, r30
 a68:	20 0d       	add	r18, r0
 a6a:	11 24       	eor	r1, r1
 a6c:	22 2e       	mov	r2, r18
 a6e:	f3 2d       	mov	r31, r3
 a70:	f0 62       	ori	r31, 0x20	; 32
 a72:	3f 2e       	mov	r3, r31
 a74:	08 c0       	rjmp	.+16     	; 0xa86 <vfprintf+0xe2>
 a76:	8c 36       	cpi	r24, 0x6C	; 108
 a78:	21 f4       	brne	.+8      	; 0xa82 <vfprintf+0xde>
 a7a:	83 2d       	mov	r24, r3
 a7c:	80 68       	ori	r24, 0x80	; 128
 a7e:	38 2e       	mov	r3, r24
 a80:	02 c0       	rjmp	.+4      	; 0xa86 <vfprintf+0xe2>
 a82:	88 36       	cpi	r24, 0x68	; 104
 a84:	41 f4       	brne	.+16     	; 0xa96 <vfprintf+0xf2>
 a86:	f7 01       	movw	r30, r14
 a88:	93 fd       	sbrc	r25, 3
 a8a:	85 91       	lpm	r24, Z+
 a8c:	93 ff       	sbrs	r25, 3
 a8e:	81 91       	ld	r24, Z+
 a90:	7f 01       	movw	r14, r30
 a92:	81 11       	cpse	r24, r1
 a94:	b3 cf       	rjmp	.-154    	; 0x9fc <vfprintf+0x58>
 a96:	98 2f       	mov	r25, r24
 a98:	9f 7d       	andi	r25, 0xDF	; 223
 a9a:	95 54       	subi	r25, 0x45	; 69
 a9c:	93 30       	cpi	r25, 0x03	; 3
 a9e:	28 f4       	brcc	.+10     	; 0xaaa <vfprintf+0x106>
 aa0:	0c 5f       	subi	r16, 0xFC	; 252
 aa2:	1f 4f       	sbci	r17, 0xFF	; 255
 aa4:	9f e3       	ldi	r25, 0x3F	; 63
 aa6:	99 83       	std	Y+1, r25	; 0x01
 aa8:	0d c0       	rjmp	.+26     	; 0xac4 <vfprintf+0x120>
 aaa:	83 36       	cpi	r24, 0x63	; 99
 aac:	31 f0       	breq	.+12     	; 0xaba <vfprintf+0x116>
 aae:	83 37       	cpi	r24, 0x73	; 115
 ab0:	71 f0       	breq	.+28     	; 0xace <vfprintf+0x12a>
 ab2:	83 35       	cpi	r24, 0x53	; 83
 ab4:	09 f0       	breq	.+2      	; 0xab8 <vfprintf+0x114>
 ab6:	55 c0       	rjmp	.+170    	; 0xb62 <vfprintf+0x1be>
 ab8:	20 c0       	rjmp	.+64     	; 0xafa <vfprintf+0x156>
 aba:	f8 01       	movw	r30, r16
 abc:	80 81       	ld	r24, Z
 abe:	89 83       	std	Y+1, r24	; 0x01
 ac0:	0e 5f       	subi	r16, 0xFE	; 254
 ac2:	1f 4f       	sbci	r17, 0xFF	; 255
 ac4:	88 24       	eor	r8, r8
 ac6:	83 94       	inc	r8
 ac8:	91 2c       	mov	r9, r1
 aca:	53 01       	movw	r10, r6
 acc:	12 c0       	rjmp	.+36     	; 0xaf2 <vfprintf+0x14e>
 ace:	28 01       	movw	r4, r16
 ad0:	f2 e0       	ldi	r31, 0x02	; 2
 ad2:	4f 0e       	add	r4, r31
 ad4:	51 1c       	adc	r5, r1
 ad6:	f8 01       	movw	r30, r16
 ad8:	a0 80       	ld	r10, Z
 ada:	b1 80       	ldd	r11, Z+1	; 0x01
 adc:	36 fe       	sbrs	r3, 6
 ade:	03 c0       	rjmp	.+6      	; 0xae6 <vfprintf+0x142>
 ae0:	69 2d       	mov	r22, r9
 ae2:	70 e0       	ldi	r23, 0x00	; 0
 ae4:	02 c0       	rjmp	.+4      	; 0xaea <vfprintf+0x146>
 ae6:	6f ef       	ldi	r22, 0xFF	; 255
 ae8:	7f ef       	ldi	r23, 0xFF	; 255
 aea:	c5 01       	movw	r24, r10
 aec:	38 d1       	rcall	.+624    	; 0xd5e <strnlen>
 aee:	4c 01       	movw	r8, r24
 af0:	82 01       	movw	r16, r4
 af2:	f3 2d       	mov	r31, r3
 af4:	ff 77       	andi	r31, 0x7F	; 127
 af6:	3f 2e       	mov	r3, r31
 af8:	15 c0       	rjmp	.+42     	; 0xb24 <vfprintf+0x180>
 afa:	28 01       	movw	r4, r16
 afc:	22 e0       	ldi	r18, 0x02	; 2
 afe:	42 0e       	add	r4, r18
 b00:	51 1c       	adc	r5, r1
 b02:	f8 01       	movw	r30, r16
 b04:	a0 80       	ld	r10, Z
 b06:	b1 80       	ldd	r11, Z+1	; 0x01
 b08:	36 fe       	sbrs	r3, 6
 b0a:	03 c0       	rjmp	.+6      	; 0xb12 <vfprintf+0x16e>
 b0c:	69 2d       	mov	r22, r9
 b0e:	70 e0       	ldi	r23, 0x00	; 0
 b10:	02 c0       	rjmp	.+4      	; 0xb16 <vfprintf+0x172>
 b12:	6f ef       	ldi	r22, 0xFF	; 255
 b14:	7f ef       	ldi	r23, 0xFF	; 255
 b16:	c5 01       	movw	r24, r10
 b18:	17 d1       	rcall	.+558    	; 0xd48 <strnlen_P>
 b1a:	4c 01       	movw	r8, r24
 b1c:	f3 2d       	mov	r31, r3
 b1e:	f0 68       	ori	r31, 0x80	; 128
 b20:	3f 2e       	mov	r3, r31
 b22:	82 01       	movw	r16, r4
 b24:	33 fc       	sbrc	r3, 3
 b26:	19 c0       	rjmp	.+50     	; 0xb5a <vfprintf+0x1b6>
 b28:	82 2d       	mov	r24, r2
 b2a:	90 e0       	ldi	r25, 0x00	; 0
 b2c:	88 16       	cp	r8, r24
 b2e:	99 06       	cpc	r9, r25
 b30:	a0 f4       	brcc	.+40     	; 0xb5a <vfprintf+0x1b6>
 b32:	b6 01       	movw	r22, r12
 b34:	80 e2       	ldi	r24, 0x20	; 32
 b36:	90 e0       	ldi	r25, 0x00	; 0
 b38:	2d d1       	rcall	.+602    	; 0xd94 <fputc>
 b3a:	2a 94       	dec	r2
 b3c:	f5 cf       	rjmp	.-22     	; 0xb28 <vfprintf+0x184>
 b3e:	f5 01       	movw	r30, r10
 b40:	37 fc       	sbrc	r3, 7
 b42:	85 91       	lpm	r24, Z+
 b44:	37 fe       	sbrs	r3, 7
 b46:	81 91       	ld	r24, Z+
 b48:	5f 01       	movw	r10, r30
 b4a:	b6 01       	movw	r22, r12
 b4c:	90 e0       	ldi	r25, 0x00	; 0
 b4e:	22 d1       	rcall	.+580    	; 0xd94 <fputc>
 b50:	21 10       	cpse	r2, r1
 b52:	2a 94       	dec	r2
 b54:	21 e0       	ldi	r18, 0x01	; 1
 b56:	82 1a       	sub	r8, r18
 b58:	91 08       	sbc	r9, r1
 b5a:	81 14       	cp	r8, r1
 b5c:	91 04       	cpc	r9, r1
 b5e:	79 f7       	brne	.-34     	; 0xb3e <vfprintf+0x19a>
 b60:	e1 c0       	rjmp	.+450    	; 0xd24 <vfprintf+0x380>
 b62:	84 36       	cpi	r24, 0x64	; 100
 b64:	11 f0       	breq	.+4      	; 0xb6a <vfprintf+0x1c6>
 b66:	89 36       	cpi	r24, 0x69	; 105
 b68:	39 f5       	brne	.+78     	; 0xbb8 <vfprintf+0x214>
 b6a:	f8 01       	movw	r30, r16
 b6c:	37 fe       	sbrs	r3, 7
 b6e:	07 c0       	rjmp	.+14     	; 0xb7e <vfprintf+0x1da>
 b70:	60 81       	ld	r22, Z
 b72:	71 81       	ldd	r23, Z+1	; 0x01
 b74:	82 81       	ldd	r24, Z+2	; 0x02
 b76:	93 81       	ldd	r25, Z+3	; 0x03
 b78:	0c 5f       	subi	r16, 0xFC	; 252
 b7a:	1f 4f       	sbci	r17, 0xFF	; 255
 b7c:	08 c0       	rjmp	.+16     	; 0xb8e <vfprintf+0x1ea>
 b7e:	60 81       	ld	r22, Z
 b80:	71 81       	ldd	r23, Z+1	; 0x01
 b82:	07 2e       	mov	r0, r23
 b84:	00 0c       	add	r0, r0
 b86:	88 0b       	sbc	r24, r24
 b88:	99 0b       	sbc	r25, r25
 b8a:	0e 5f       	subi	r16, 0xFE	; 254
 b8c:	1f 4f       	sbci	r17, 0xFF	; 255
 b8e:	f3 2d       	mov	r31, r3
 b90:	ff 76       	andi	r31, 0x6F	; 111
 b92:	3f 2e       	mov	r3, r31
 b94:	97 ff       	sbrs	r25, 7
 b96:	09 c0       	rjmp	.+18     	; 0xbaa <vfprintf+0x206>
 b98:	90 95       	com	r25
 b9a:	80 95       	com	r24
 b9c:	70 95       	com	r23
 b9e:	61 95       	neg	r22
 ba0:	7f 4f       	sbci	r23, 0xFF	; 255
 ba2:	8f 4f       	sbci	r24, 0xFF	; 255
 ba4:	9f 4f       	sbci	r25, 0xFF	; 255
 ba6:	f0 68       	ori	r31, 0x80	; 128
 ba8:	3f 2e       	mov	r3, r31
 baa:	2a e0       	ldi	r18, 0x0A	; 10
 bac:	30 e0       	ldi	r19, 0x00	; 0
 bae:	a3 01       	movw	r20, r6
 bb0:	2d d1       	rcall	.+602    	; 0xe0c <__ultoa_invert>
 bb2:	88 2e       	mov	r8, r24
 bb4:	86 18       	sub	r8, r6
 bb6:	44 c0       	rjmp	.+136    	; 0xc40 <vfprintf+0x29c>
 bb8:	85 37       	cpi	r24, 0x75	; 117
 bba:	31 f4       	brne	.+12     	; 0xbc8 <vfprintf+0x224>
 bbc:	23 2d       	mov	r18, r3
 bbe:	2f 7e       	andi	r18, 0xEF	; 239
 bc0:	b2 2e       	mov	r11, r18
 bc2:	2a e0       	ldi	r18, 0x0A	; 10
 bc4:	30 e0       	ldi	r19, 0x00	; 0
 bc6:	25 c0       	rjmp	.+74     	; 0xc12 <vfprintf+0x26e>
 bc8:	93 2d       	mov	r25, r3
 bca:	99 7f       	andi	r25, 0xF9	; 249
 bcc:	b9 2e       	mov	r11, r25
 bce:	8f 36       	cpi	r24, 0x6F	; 111
 bd0:	c1 f0       	breq	.+48     	; 0xc02 <vfprintf+0x25e>
 bd2:	18 f4       	brcc	.+6      	; 0xbda <vfprintf+0x236>
 bd4:	88 35       	cpi	r24, 0x58	; 88
 bd6:	79 f0       	breq	.+30     	; 0xbf6 <vfprintf+0x252>
 bd8:	ae c0       	rjmp	.+348    	; 0xd36 <vfprintf+0x392>
 bda:	80 37       	cpi	r24, 0x70	; 112
 bdc:	19 f0       	breq	.+6      	; 0xbe4 <vfprintf+0x240>
 bde:	88 37       	cpi	r24, 0x78	; 120
 be0:	21 f0       	breq	.+8      	; 0xbea <vfprintf+0x246>
 be2:	a9 c0       	rjmp	.+338    	; 0xd36 <vfprintf+0x392>
 be4:	e9 2f       	mov	r30, r25
 be6:	e0 61       	ori	r30, 0x10	; 16
 be8:	be 2e       	mov	r11, r30
 bea:	b4 fe       	sbrs	r11, 4
 bec:	0d c0       	rjmp	.+26     	; 0xc08 <vfprintf+0x264>
 bee:	fb 2d       	mov	r31, r11
 bf0:	f4 60       	ori	r31, 0x04	; 4
 bf2:	bf 2e       	mov	r11, r31
 bf4:	09 c0       	rjmp	.+18     	; 0xc08 <vfprintf+0x264>
 bf6:	34 fe       	sbrs	r3, 4
 bf8:	0a c0       	rjmp	.+20     	; 0xc0e <vfprintf+0x26a>
 bfa:	29 2f       	mov	r18, r25
 bfc:	26 60       	ori	r18, 0x06	; 6
 bfe:	b2 2e       	mov	r11, r18
 c00:	06 c0       	rjmp	.+12     	; 0xc0e <vfprintf+0x26a>
 c02:	28 e0       	ldi	r18, 0x08	; 8
 c04:	30 e0       	ldi	r19, 0x00	; 0
 c06:	05 c0       	rjmp	.+10     	; 0xc12 <vfprintf+0x26e>
 c08:	20 e1       	ldi	r18, 0x10	; 16
 c0a:	30 e0       	ldi	r19, 0x00	; 0
 c0c:	02 c0       	rjmp	.+4      	; 0xc12 <vfprintf+0x26e>
 c0e:	20 e1       	ldi	r18, 0x10	; 16
 c10:	32 e0       	ldi	r19, 0x02	; 2
 c12:	f8 01       	movw	r30, r16
 c14:	b7 fe       	sbrs	r11, 7
 c16:	07 c0       	rjmp	.+14     	; 0xc26 <vfprintf+0x282>
 c18:	60 81       	ld	r22, Z
 c1a:	71 81       	ldd	r23, Z+1	; 0x01
 c1c:	82 81       	ldd	r24, Z+2	; 0x02
 c1e:	93 81       	ldd	r25, Z+3	; 0x03
 c20:	0c 5f       	subi	r16, 0xFC	; 252
 c22:	1f 4f       	sbci	r17, 0xFF	; 255
 c24:	06 c0       	rjmp	.+12     	; 0xc32 <vfprintf+0x28e>
 c26:	60 81       	ld	r22, Z
 c28:	71 81       	ldd	r23, Z+1	; 0x01
 c2a:	80 e0       	ldi	r24, 0x00	; 0
 c2c:	90 e0       	ldi	r25, 0x00	; 0
 c2e:	0e 5f       	subi	r16, 0xFE	; 254
 c30:	1f 4f       	sbci	r17, 0xFF	; 255
 c32:	a3 01       	movw	r20, r6
 c34:	eb d0       	rcall	.+470    	; 0xe0c <__ultoa_invert>
 c36:	88 2e       	mov	r8, r24
 c38:	86 18       	sub	r8, r6
 c3a:	fb 2d       	mov	r31, r11
 c3c:	ff 77       	andi	r31, 0x7F	; 127
 c3e:	3f 2e       	mov	r3, r31
 c40:	36 fe       	sbrs	r3, 6
 c42:	0d c0       	rjmp	.+26     	; 0xc5e <vfprintf+0x2ba>
 c44:	23 2d       	mov	r18, r3
 c46:	2e 7f       	andi	r18, 0xFE	; 254
 c48:	a2 2e       	mov	r10, r18
 c4a:	89 14       	cp	r8, r9
 c4c:	58 f4       	brcc	.+22     	; 0xc64 <vfprintf+0x2c0>
 c4e:	34 fe       	sbrs	r3, 4
 c50:	0b c0       	rjmp	.+22     	; 0xc68 <vfprintf+0x2c4>
 c52:	32 fc       	sbrc	r3, 2
 c54:	09 c0       	rjmp	.+18     	; 0xc68 <vfprintf+0x2c4>
 c56:	83 2d       	mov	r24, r3
 c58:	8e 7e       	andi	r24, 0xEE	; 238
 c5a:	a8 2e       	mov	r10, r24
 c5c:	05 c0       	rjmp	.+10     	; 0xc68 <vfprintf+0x2c4>
 c5e:	b8 2c       	mov	r11, r8
 c60:	a3 2c       	mov	r10, r3
 c62:	03 c0       	rjmp	.+6      	; 0xc6a <vfprintf+0x2c6>
 c64:	b8 2c       	mov	r11, r8
 c66:	01 c0       	rjmp	.+2      	; 0xc6a <vfprintf+0x2c6>
 c68:	b9 2c       	mov	r11, r9
 c6a:	a4 fe       	sbrs	r10, 4
 c6c:	0f c0       	rjmp	.+30     	; 0xc8c <vfprintf+0x2e8>
 c6e:	fe 01       	movw	r30, r28
 c70:	e8 0d       	add	r30, r8
 c72:	f1 1d       	adc	r31, r1
 c74:	80 81       	ld	r24, Z
 c76:	80 33       	cpi	r24, 0x30	; 48
 c78:	21 f4       	brne	.+8      	; 0xc82 <vfprintf+0x2de>
 c7a:	9a 2d       	mov	r25, r10
 c7c:	99 7e       	andi	r25, 0xE9	; 233
 c7e:	a9 2e       	mov	r10, r25
 c80:	09 c0       	rjmp	.+18     	; 0xc94 <vfprintf+0x2f0>
 c82:	a2 fe       	sbrs	r10, 2
 c84:	06 c0       	rjmp	.+12     	; 0xc92 <vfprintf+0x2ee>
 c86:	b3 94       	inc	r11
 c88:	b3 94       	inc	r11
 c8a:	04 c0       	rjmp	.+8      	; 0xc94 <vfprintf+0x2f0>
 c8c:	8a 2d       	mov	r24, r10
 c8e:	86 78       	andi	r24, 0x86	; 134
 c90:	09 f0       	breq	.+2      	; 0xc94 <vfprintf+0x2f0>
 c92:	b3 94       	inc	r11
 c94:	a3 fc       	sbrc	r10, 3
 c96:	10 c0       	rjmp	.+32     	; 0xcb8 <vfprintf+0x314>
 c98:	a0 fe       	sbrs	r10, 0
 c9a:	06 c0       	rjmp	.+12     	; 0xca8 <vfprintf+0x304>
 c9c:	b2 14       	cp	r11, r2
 c9e:	80 f4       	brcc	.+32     	; 0xcc0 <vfprintf+0x31c>
 ca0:	28 0c       	add	r2, r8
 ca2:	92 2c       	mov	r9, r2
 ca4:	9b 18       	sub	r9, r11
 ca6:	0d c0       	rjmp	.+26     	; 0xcc2 <vfprintf+0x31e>
 ca8:	b2 14       	cp	r11, r2
 caa:	58 f4       	brcc	.+22     	; 0xcc2 <vfprintf+0x31e>
 cac:	b6 01       	movw	r22, r12
 cae:	80 e2       	ldi	r24, 0x20	; 32
 cb0:	90 e0       	ldi	r25, 0x00	; 0
 cb2:	70 d0       	rcall	.+224    	; 0xd94 <fputc>
 cb4:	b3 94       	inc	r11
 cb6:	f8 cf       	rjmp	.-16     	; 0xca8 <vfprintf+0x304>
 cb8:	b2 14       	cp	r11, r2
 cba:	18 f4       	brcc	.+6      	; 0xcc2 <vfprintf+0x31e>
 cbc:	2b 18       	sub	r2, r11
 cbe:	02 c0       	rjmp	.+4      	; 0xcc4 <vfprintf+0x320>
 cc0:	98 2c       	mov	r9, r8
 cc2:	21 2c       	mov	r2, r1
 cc4:	a4 fe       	sbrs	r10, 4
 cc6:	0f c0       	rjmp	.+30     	; 0xce6 <vfprintf+0x342>
 cc8:	b6 01       	movw	r22, r12
 cca:	80 e3       	ldi	r24, 0x30	; 48
 ccc:	90 e0       	ldi	r25, 0x00	; 0
 cce:	62 d0       	rcall	.+196    	; 0xd94 <fputc>
 cd0:	a2 fe       	sbrs	r10, 2
 cd2:	16 c0       	rjmp	.+44     	; 0xd00 <vfprintf+0x35c>
 cd4:	a1 fc       	sbrc	r10, 1
 cd6:	03 c0       	rjmp	.+6      	; 0xcde <vfprintf+0x33a>
 cd8:	88 e7       	ldi	r24, 0x78	; 120
 cda:	90 e0       	ldi	r25, 0x00	; 0
 cdc:	02 c0       	rjmp	.+4      	; 0xce2 <vfprintf+0x33e>
 cde:	88 e5       	ldi	r24, 0x58	; 88
 ce0:	90 e0       	ldi	r25, 0x00	; 0
 ce2:	b6 01       	movw	r22, r12
 ce4:	0c c0       	rjmp	.+24     	; 0xcfe <vfprintf+0x35a>
 ce6:	8a 2d       	mov	r24, r10
 ce8:	86 78       	andi	r24, 0x86	; 134
 cea:	51 f0       	breq	.+20     	; 0xd00 <vfprintf+0x35c>
 cec:	a1 fe       	sbrs	r10, 1
 cee:	02 c0       	rjmp	.+4      	; 0xcf4 <vfprintf+0x350>
 cf0:	8b e2       	ldi	r24, 0x2B	; 43
 cf2:	01 c0       	rjmp	.+2      	; 0xcf6 <vfprintf+0x352>
 cf4:	80 e2       	ldi	r24, 0x20	; 32
 cf6:	a7 fc       	sbrc	r10, 7
 cf8:	8d e2       	ldi	r24, 0x2D	; 45
 cfa:	b6 01       	movw	r22, r12
 cfc:	90 e0       	ldi	r25, 0x00	; 0
 cfe:	4a d0       	rcall	.+148    	; 0xd94 <fputc>
 d00:	89 14       	cp	r8, r9
 d02:	30 f4       	brcc	.+12     	; 0xd10 <vfprintf+0x36c>
 d04:	b6 01       	movw	r22, r12
 d06:	80 e3       	ldi	r24, 0x30	; 48
 d08:	90 e0       	ldi	r25, 0x00	; 0
 d0a:	44 d0       	rcall	.+136    	; 0xd94 <fputc>
 d0c:	9a 94       	dec	r9
 d0e:	f8 cf       	rjmp	.-16     	; 0xd00 <vfprintf+0x35c>
 d10:	8a 94       	dec	r8
 d12:	f3 01       	movw	r30, r6
 d14:	e8 0d       	add	r30, r8
 d16:	f1 1d       	adc	r31, r1
 d18:	80 81       	ld	r24, Z
 d1a:	b6 01       	movw	r22, r12
 d1c:	90 e0       	ldi	r25, 0x00	; 0
 d1e:	3a d0       	rcall	.+116    	; 0xd94 <fputc>
 d20:	81 10       	cpse	r8, r1
 d22:	f6 cf       	rjmp	.-20     	; 0xd10 <vfprintf+0x36c>
 d24:	22 20       	and	r2, r2
 d26:	09 f4       	brne	.+2      	; 0xd2a <vfprintf+0x386>
 d28:	4e ce       	rjmp	.-868    	; 0x9c6 <vfprintf+0x22>
 d2a:	b6 01       	movw	r22, r12
 d2c:	80 e2       	ldi	r24, 0x20	; 32
 d2e:	90 e0       	ldi	r25, 0x00	; 0
 d30:	31 d0       	rcall	.+98     	; 0xd94 <fputc>
 d32:	2a 94       	dec	r2
 d34:	f7 cf       	rjmp	.-18     	; 0xd24 <vfprintf+0x380>
 d36:	f6 01       	movw	r30, r12
 d38:	86 81       	ldd	r24, Z+6	; 0x06
 d3a:	97 81       	ldd	r25, Z+7	; 0x07
 d3c:	02 c0       	rjmp	.+4      	; 0xd42 <vfprintf+0x39e>
 d3e:	8f ef       	ldi	r24, 0xFF	; 255
 d40:	9f ef       	ldi	r25, 0xFF	; 255
 d42:	2b 96       	adiw	r28, 0x0b	; 11
 d44:	e2 e1       	ldi	r30, 0x12	; 18
 d46:	dc c0       	rjmp	.+440    	; 0xf00 <__epilogue_restores__>

00000d48 <strnlen_P>:
 d48:	fc 01       	movw	r30, r24
 d4a:	05 90       	lpm	r0, Z+
 d4c:	61 50       	subi	r22, 0x01	; 1
 d4e:	70 40       	sbci	r23, 0x00	; 0
 d50:	01 10       	cpse	r0, r1
 d52:	d8 f7       	brcc	.-10     	; 0xd4a <strnlen_P+0x2>
 d54:	80 95       	com	r24
 d56:	90 95       	com	r25
 d58:	8e 0f       	add	r24, r30
 d5a:	9f 1f       	adc	r25, r31
 d5c:	08 95       	ret

00000d5e <strnlen>:
 d5e:	fc 01       	movw	r30, r24
 d60:	61 50       	subi	r22, 0x01	; 1
 d62:	70 40       	sbci	r23, 0x00	; 0
 d64:	01 90       	ld	r0, Z+
 d66:	01 10       	cpse	r0, r1
 d68:	d8 f7       	brcc	.-10     	; 0xd60 <strnlen+0x2>
 d6a:	80 95       	com	r24
 d6c:	90 95       	com	r25
 d6e:	8e 0f       	add	r24, r30
 d70:	9f 1f       	adc	r25, r31
 d72:	08 95       	ret

00000d74 <strrev>:
 d74:	dc 01       	movw	r26, r24
 d76:	fc 01       	movw	r30, r24
 d78:	67 2f       	mov	r22, r23
 d7a:	71 91       	ld	r23, Z+
 d7c:	77 23       	and	r23, r23
 d7e:	e1 f7       	brne	.-8      	; 0xd78 <strrev+0x4>
 d80:	32 97       	sbiw	r30, 0x02	; 2
 d82:	04 c0       	rjmp	.+8      	; 0xd8c <strrev+0x18>
 d84:	7c 91       	ld	r23, X
 d86:	6d 93       	st	X+, r22
 d88:	70 83       	st	Z, r23
 d8a:	62 91       	ld	r22, -Z
 d8c:	ae 17       	cp	r26, r30
 d8e:	bf 07       	cpc	r27, r31
 d90:	c8 f3       	brcs	.-14     	; 0xd84 <strrev+0x10>
 d92:	08 95       	ret

00000d94 <fputc>:
 d94:	0f 93       	push	r16
 d96:	1f 93       	push	r17
 d98:	cf 93       	push	r28
 d9a:	df 93       	push	r29
 d9c:	fb 01       	movw	r30, r22
 d9e:	23 81       	ldd	r18, Z+3	; 0x03
 da0:	21 fd       	sbrc	r18, 1
 da2:	03 c0       	rjmp	.+6      	; 0xdaa <fputc+0x16>
 da4:	8f ef       	ldi	r24, 0xFF	; 255
 da6:	9f ef       	ldi	r25, 0xFF	; 255
 da8:	2c c0       	rjmp	.+88     	; 0xe02 <fputc+0x6e>
 daa:	22 ff       	sbrs	r18, 2
 dac:	16 c0       	rjmp	.+44     	; 0xdda <fputc+0x46>
 dae:	46 81       	ldd	r20, Z+6	; 0x06
 db0:	57 81       	ldd	r21, Z+7	; 0x07
 db2:	24 81       	ldd	r18, Z+4	; 0x04
 db4:	35 81       	ldd	r19, Z+5	; 0x05
 db6:	42 17       	cp	r20, r18
 db8:	53 07       	cpc	r21, r19
 dba:	44 f4       	brge	.+16     	; 0xdcc <fputc+0x38>
 dbc:	a0 81       	ld	r26, Z
 dbe:	b1 81       	ldd	r27, Z+1	; 0x01
 dc0:	9d 01       	movw	r18, r26
 dc2:	2f 5f       	subi	r18, 0xFF	; 255
 dc4:	3f 4f       	sbci	r19, 0xFF	; 255
 dc6:	31 83       	std	Z+1, r19	; 0x01
 dc8:	20 83       	st	Z, r18
 dca:	8c 93       	st	X, r24
 dcc:	26 81       	ldd	r18, Z+6	; 0x06
 dce:	37 81       	ldd	r19, Z+7	; 0x07
 dd0:	2f 5f       	subi	r18, 0xFF	; 255
 dd2:	3f 4f       	sbci	r19, 0xFF	; 255
 dd4:	37 83       	std	Z+7, r19	; 0x07
 dd6:	26 83       	std	Z+6, r18	; 0x06
 dd8:	14 c0       	rjmp	.+40     	; 0xe02 <fputc+0x6e>
 dda:	8b 01       	movw	r16, r22
 ddc:	ec 01       	movw	r28, r24
 dde:	fb 01       	movw	r30, r22
 de0:	00 84       	ldd	r0, Z+8	; 0x08
 de2:	f1 85       	ldd	r31, Z+9	; 0x09
 de4:	e0 2d       	mov	r30, r0
 de6:	09 95       	icall
 de8:	89 2b       	or	r24, r25
 dea:	e1 f6       	brne	.-72     	; 0xda4 <fputc+0x10>
 dec:	d8 01       	movw	r26, r16
 dee:	16 96       	adiw	r26, 0x06	; 6
 df0:	8d 91       	ld	r24, X+
 df2:	9c 91       	ld	r25, X
 df4:	17 97       	sbiw	r26, 0x07	; 7
 df6:	01 96       	adiw	r24, 0x01	; 1
 df8:	17 96       	adiw	r26, 0x07	; 7
 dfa:	9c 93       	st	X, r25
 dfc:	8e 93       	st	-X, r24
 dfe:	16 97       	sbiw	r26, 0x06	; 6
 e00:	ce 01       	movw	r24, r28
 e02:	df 91       	pop	r29
 e04:	cf 91       	pop	r28
 e06:	1f 91       	pop	r17
 e08:	0f 91       	pop	r16
 e0a:	08 95       	ret

00000e0c <__ultoa_invert>:
 e0c:	fa 01       	movw	r30, r20
 e0e:	aa 27       	eor	r26, r26
 e10:	28 30       	cpi	r18, 0x08	; 8
 e12:	51 f1       	breq	.+84     	; 0xe68 <__ultoa_invert+0x5c>
 e14:	20 31       	cpi	r18, 0x10	; 16
 e16:	81 f1       	breq	.+96     	; 0xe78 <__ultoa_invert+0x6c>
 e18:	e8 94       	clt
 e1a:	6f 93       	push	r22
 e1c:	6e 7f       	andi	r22, 0xFE	; 254
 e1e:	6e 5f       	subi	r22, 0xFE	; 254
 e20:	7f 4f       	sbci	r23, 0xFF	; 255
 e22:	8f 4f       	sbci	r24, 0xFF	; 255
 e24:	9f 4f       	sbci	r25, 0xFF	; 255
 e26:	af 4f       	sbci	r26, 0xFF	; 255
 e28:	b1 e0       	ldi	r27, 0x01	; 1
 e2a:	3e d0       	rcall	.+124    	; 0xea8 <__ultoa_invert+0x9c>
 e2c:	b4 e0       	ldi	r27, 0x04	; 4
 e2e:	3c d0       	rcall	.+120    	; 0xea8 <__ultoa_invert+0x9c>
 e30:	67 0f       	add	r22, r23
 e32:	78 1f       	adc	r23, r24
 e34:	89 1f       	adc	r24, r25
 e36:	9a 1f       	adc	r25, r26
 e38:	a1 1d       	adc	r26, r1
 e3a:	68 0f       	add	r22, r24
 e3c:	79 1f       	adc	r23, r25
 e3e:	8a 1f       	adc	r24, r26
 e40:	91 1d       	adc	r25, r1
 e42:	a1 1d       	adc	r26, r1
 e44:	6a 0f       	add	r22, r26
 e46:	71 1d       	adc	r23, r1
 e48:	81 1d       	adc	r24, r1
 e4a:	91 1d       	adc	r25, r1
 e4c:	a1 1d       	adc	r26, r1
 e4e:	20 d0       	rcall	.+64     	; 0xe90 <__ultoa_invert+0x84>
 e50:	09 f4       	brne	.+2      	; 0xe54 <__ultoa_invert+0x48>
 e52:	68 94       	set
 e54:	3f 91       	pop	r19
 e56:	2a e0       	ldi	r18, 0x0A	; 10
 e58:	26 9f       	mul	r18, r22
 e5a:	11 24       	eor	r1, r1
 e5c:	30 19       	sub	r19, r0
 e5e:	30 5d       	subi	r19, 0xD0	; 208
 e60:	31 93       	st	Z+, r19
 e62:	de f6       	brtc	.-74     	; 0xe1a <__ultoa_invert+0xe>
 e64:	cf 01       	movw	r24, r30
 e66:	08 95       	ret
 e68:	46 2f       	mov	r20, r22
 e6a:	47 70       	andi	r20, 0x07	; 7
 e6c:	40 5d       	subi	r20, 0xD0	; 208
 e6e:	41 93       	st	Z+, r20
 e70:	b3 e0       	ldi	r27, 0x03	; 3
 e72:	0f d0       	rcall	.+30     	; 0xe92 <__ultoa_invert+0x86>
 e74:	c9 f7       	brne	.-14     	; 0xe68 <__ultoa_invert+0x5c>
 e76:	f6 cf       	rjmp	.-20     	; 0xe64 <__ultoa_invert+0x58>
 e78:	46 2f       	mov	r20, r22
 e7a:	4f 70       	andi	r20, 0x0F	; 15
 e7c:	40 5d       	subi	r20, 0xD0	; 208
 e7e:	4a 33       	cpi	r20, 0x3A	; 58
 e80:	18 f0       	brcs	.+6      	; 0xe88 <__ultoa_invert+0x7c>
 e82:	49 5d       	subi	r20, 0xD9	; 217
 e84:	31 fd       	sbrc	r19, 1
 e86:	40 52       	subi	r20, 0x20	; 32
 e88:	41 93       	st	Z+, r20
 e8a:	02 d0       	rcall	.+4      	; 0xe90 <__ultoa_invert+0x84>
 e8c:	a9 f7       	brne	.-22     	; 0xe78 <__ultoa_invert+0x6c>
 e8e:	ea cf       	rjmp	.-44     	; 0xe64 <__ultoa_invert+0x58>
 e90:	b4 e0       	ldi	r27, 0x04	; 4
 e92:	a6 95       	lsr	r26
 e94:	97 95       	ror	r25
 e96:	87 95       	ror	r24
 e98:	77 95       	ror	r23
 e9a:	67 95       	ror	r22
 e9c:	ba 95       	dec	r27
 e9e:	c9 f7       	brne	.-14     	; 0xe92 <__ultoa_invert+0x86>
 ea0:	00 97       	sbiw	r24, 0x00	; 0
 ea2:	61 05       	cpc	r22, r1
 ea4:	71 05       	cpc	r23, r1
 ea6:	08 95       	ret
 ea8:	9b 01       	movw	r18, r22
 eaa:	ac 01       	movw	r20, r24
 eac:	0a 2e       	mov	r0, r26
 eae:	06 94       	lsr	r0
 eb0:	57 95       	ror	r21
 eb2:	47 95       	ror	r20
 eb4:	37 95       	ror	r19
 eb6:	27 95       	ror	r18
 eb8:	ba 95       	dec	r27
 eba:	c9 f7       	brne	.-14     	; 0xeae <__ultoa_invert+0xa2>
 ebc:	62 0f       	add	r22, r18
 ebe:	73 1f       	adc	r23, r19
 ec0:	84 1f       	adc	r24, r20
 ec2:	95 1f       	adc	r25, r21
 ec4:	a0 1d       	adc	r26, r0
 ec6:	08 95       	ret

00000ec8 <__prologue_saves__>:
 ec8:	2f 92       	push	r2
 eca:	3f 92       	push	r3
 ecc:	4f 92       	push	r4
 ece:	5f 92       	push	r5
 ed0:	6f 92       	push	r6
 ed2:	7f 92       	push	r7
 ed4:	8f 92       	push	r8
 ed6:	9f 92       	push	r9
 ed8:	af 92       	push	r10
 eda:	bf 92       	push	r11
 edc:	cf 92       	push	r12
 ede:	df 92       	push	r13
 ee0:	ef 92       	push	r14
 ee2:	ff 92       	push	r15
 ee4:	0f 93       	push	r16
 ee6:	1f 93       	push	r17
 ee8:	cf 93       	push	r28
 eea:	df 93       	push	r29
 eec:	cd b7       	in	r28, 0x3d	; 61
 eee:	de b7       	in	r29, 0x3e	; 62
 ef0:	ca 1b       	sub	r28, r26
 ef2:	db 0b       	sbc	r29, r27
 ef4:	0f b6       	in	r0, 0x3f	; 63
 ef6:	f8 94       	cli
 ef8:	de bf       	out	0x3e, r29	; 62
 efa:	0f be       	out	0x3f, r0	; 63
 efc:	cd bf       	out	0x3d, r28	; 61
 efe:	09 94       	ijmp

00000f00 <__epilogue_restores__>:
 f00:	2a 88       	ldd	r2, Y+18	; 0x12
 f02:	39 88       	ldd	r3, Y+17	; 0x11
 f04:	48 88       	ldd	r4, Y+16	; 0x10
 f06:	5f 84       	ldd	r5, Y+15	; 0x0f
 f08:	6e 84       	ldd	r6, Y+14	; 0x0e
 f0a:	7d 84       	ldd	r7, Y+13	; 0x0d
 f0c:	8c 84       	ldd	r8, Y+12	; 0x0c
 f0e:	9b 84       	ldd	r9, Y+11	; 0x0b
 f10:	aa 84       	ldd	r10, Y+10	; 0x0a
 f12:	b9 84       	ldd	r11, Y+9	; 0x09
 f14:	c8 84       	ldd	r12, Y+8	; 0x08
 f16:	df 80       	ldd	r13, Y+7	; 0x07
 f18:	ee 80       	ldd	r14, Y+6	; 0x06
 f1a:	fd 80       	ldd	r15, Y+5	; 0x05
 f1c:	0c 81       	ldd	r16, Y+4	; 0x04
 f1e:	1b 81       	ldd	r17, Y+3	; 0x03
 f20:	aa 81       	ldd	r26, Y+2	; 0x02
 f22:	b9 81       	ldd	r27, Y+1	; 0x01
 f24:	ce 0f       	add	r28, r30
 f26:	d1 1d       	adc	r29, r1
 f28:	0f b6       	in	r0, 0x3f	; 63
 f2a:	f8 94       	cli
 f2c:	de bf       	out	0x3e, r29	; 62
 f2e:	0f be       	out	0x3f, r0	; 63
 f30:	cd bf       	out	0x3d, r28	; 61
 f32:	ed 01       	movw	r28, r26
 f34:	08 95       	ret

00000f36 <_exit>:
 f36:	f8 94       	cli

00000f38 <__stop_program>:
 f38:	ff cf       	rjmp	.-2      	; 0xf38 <__stop_program>
