`timescale 1ns/1ns
module uart_rx_tb();

reg clk,rst,clr,rx;
wire irq;
wire [7:0]data;
uart_rx uart_rx1(
	.clk(clk),
	.rst(rst),
	.irq(irq),
	.clr(clr),
	.data(data),
	.rx(rx)
);

initial begin
clk <= 0;
rst <= 1;
clr <= 0;
rx <= 0;
end

always #10 clk <= ~clk;

initial begin
#100;
rst <= 0;
#100;
rst <= 1;
#100000;

#4340;
rx <= 0;
#4340;
rx <= 1;
#4340;
rx <= 1;
#4340;
rx <= 0;
#4340;
rx <= 1;
#4340;
rx <= 1;
#4340;
rx <= 0;
#4340;
rx <= 1;
#4340;
rx <= 0;
#4340;
rx <= 1;
#100000;

end

endmodule