// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_design_v_mix_0_0_v_mix_rgb2yuv_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        outLayer2_dout,
        outLayer2_num_data_valid,
        outLayer2_fifo_cap,
        outLayer2_empty_n,
        outLayer2_read,
        height_val,
        width_val,
        outYuv_din,
        outYuv_num_data_valid,
        outYuv_fifo_cap,
        outYuv_full_n,
        outYuv_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [23:0] outLayer2_dout;
input  [2:0] outLayer2_num_data_valid;
input  [2:0] outLayer2_fifo_cap;
input   outLayer2_empty_n;
output   outLayer2_read;
input  [11:0] height_val;
input  [11:0] width_val;
output  [23:0] outYuv_din;
input  [2:0] outYuv_num_data_valid;
input  [2:0] outYuv_fifo_cap;
input   outYuv_full_n;
output   outYuv_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg outLayer2_read;
reg outYuv_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    ap_block_state1;
wire    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start;
wire    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_done;
wire    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_idle;
wire    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_ready;
wire    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outLayer2_read;
wire   [23:0] grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outYuv_din;
wire    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outYuv_write;
reg    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln1040_fu_79_p2;
wire    ap_CS_fsm_state3;
reg   [11:0] y_fu_46;
wire   [11:0] y_12_fu_84_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg = 1'b0;
#0 y_fu_46 = 12'd0;
end

main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start),
    .ap_done(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_done),
    .ap_idle(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_idle),
    .ap_ready(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_ready),
    .outLayer2_dout(outLayer2_dout),
    .outLayer2_num_data_valid(3'd0),
    .outLayer2_fifo_cap(3'd0),
    .outLayer2_empty_n(outLayer2_empty_n),
    .outLayer2_read(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outLayer2_read),
    .outYuv_din(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outYuv_din),
    .outYuv_num_data_valid(3'd0),
    .outYuv_fifo_cap(3'd0),
    .outYuv_full_n(outYuv_full_n),
    .outYuv_write(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outYuv_write),
    .width_val(width_val)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1040_fu_79_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1040_fu_79_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg <= 1'b1;
        end else if ((grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_ready == 1'b1)) begin
            grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_46 <= 12'd0;
    end else if (((icmp_ln1040_fu_79_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_fu_46 <= y_12_fu_84_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1040_fu_79_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1040_fu_79_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        outLayer2_read = grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outLayer2_read;
    end else begin
        outLayer2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        outYuv_write = grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outYuv_write;
    end else begin
        outYuv_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1040_fu_79_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start = grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_ap_start_reg;

assign icmp_ln1040_fu_79_p2 = ((y_fu_46 == height_val) ? 1'b1 : 1'b0);

assign outYuv_din = grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62_outYuv_din;

assign start_out = real_start;

assign y_12_fu_84_p2 = (y_fu_46 + 12'd1);

endmodule //main_design_v_mix_0_0_v_mix_rgb2yuv_false_s
