#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-132-g41c6a0e0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f975be00280 .scope module, "PowerALU_tb" "PowerALU_tb" 2 3;
 .timescale -12 -12;
v0x7f975be18480_0 .var/s "a", 7 0;
v0x7f975be18590_0 .net/s "b", 7 0, v0x7f975be10910_0;  1 drivers
v0x7f975be18620_0 .var "clk", 0 0;
v0x7f975be186b0_0 .var "i", 32 0;
v0x7f975be18740_0 .var "opcode", 3 0;
S_0x7f975be003e0 .scope module, "DUT" "PowerALU" 2 154, 3 2 0, S_0x7f975be00280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 4 "opcode"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 1 "clk"
v0x7f975be17a00_0 .net "a", 7 0, v0x7f975be18480_0;  1 drivers
v0x7f975be17ab0_0 .net "addsub2mux", 7 0, L_0x7f975be1cf10;  1 drivers
v0x7f975be17b90_0 .net "addsub_ctrl", 0 0, v0x7f975be16db0_0;  1 drivers
v0x7f975be17c20_0 .net "andornot2mux", 7 0, v0x7f975be16350_0;  1 drivers
v0x7f975be17cf0_0 .net "andornot_ctrl", 1 0, v0x7f975be16e90_0;  1 drivers
v0x7f975be17e00_0 .net "b", 7 0, v0x7f975be10910_0;  alias, 1 drivers
v0x7f975be17f10_0 .net "clk", 0 0, v0x7f975be18620_0;  1 drivers
v0x7f975be17fa0_0 .net "compare2mux", 7 0, v0x7f975be169a0_0;  1 drivers
v0x7f975be18070_0 .net "compare_ctrl", 3 0, v0x7f975be16ff0_0;  1 drivers
v0x7f975be18180_0 .net "mux2accu", 7 0, v0x7f975be178f0_0;  1 drivers
v0x7f975be18250_0 .net "mux_ctrl", 1 0, v0x7f975be17080_0;  1 drivers
v0x7f975be18320_0 .net "opcode", 3 0, v0x7f975be18740_0;  1 drivers
v0x7f975be183b0_0 .net "overflow", 0 0, L_0x7f975be1cb50;  1 drivers
S_0x7f975be00540 .scope module, "alu_accu" "accumulator" 3 31, 4 3 0, S_0x7f975be003e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 1 "clk"
v0x7f975be007b0_0 .net "a", 7 0, v0x7f975be178f0_0;  alias, 1 drivers
v0x7f975be10870_0 .net "clk", 0 0, v0x7f975be18620_0;  alias, 1 drivers
v0x7f975be10910_0 .var "s", 7 0;
E_0x7f975be00760 .event negedge, v0x7f975be10870_0;
S_0x7f975be10a20 .scope module, "alu_addsub" "adder_subtractor" 3 27, 5 3 0, S_0x7f975be003e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /INPUT 1 "op"
L_0x7f975be18810 .functor XOR 1, L_0x7f975be18900, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be189a0 .functor XOR 1, L_0x7f975be18a50, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be18b30 .functor XOR 1, L_0x7f975be18c00, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be17e90 .functor XOR 1, L_0x7f975be18e40, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be18f20 .functor XOR 1, L_0x7f975be19100, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be191a0 .functor XOR 1, L_0x7f975be19210, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be192f0 .functor XOR 1, L_0x7f975be193e0, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be19770 .functor XOR 1, L_0x7f975be19820, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be1cb50 .functor XOR 1, L_0x7f975be1d650, L_0x7f975be1cc40, C4<0>, C4<0>;
v0x7f975be14c70_0 .net *"_s1", 0 0, L_0x7f975be18810;  1 drivers
v0x7f975be14d10_0 .net *"_s11", 0 0, L_0x7f975be18b30;  1 drivers
v0x7f975be14db0_0 .net *"_s121", 0 0, L_0x7f975be1d650;  1 drivers
v0x7f975be14e50_0 .net *"_s14", 0 0, L_0x7f975be18c00;  1 drivers
v0x7f975be14f00_0 .net *"_s16", 0 0, L_0x7f975be17e90;  1 drivers
v0x7f975be14ff0_0 .net *"_s19", 0 0, L_0x7f975be18e40;  1 drivers
v0x7f975be150a0_0 .net *"_s21", 0 0, L_0x7f975be18f20;  1 drivers
v0x7f975be15150_0 .net *"_s24", 0 0, L_0x7f975be19100;  1 drivers
v0x7f975be15200_0 .net *"_s26", 0 0, L_0x7f975be191a0;  1 drivers
v0x7f975be15310_0 .net *"_s29", 0 0, L_0x7f975be19210;  1 drivers
v0x7f975be153c0_0 .net *"_s31", 0 0, L_0x7f975be192f0;  1 drivers
v0x7f975be15470_0 .net *"_s34", 0 0, L_0x7f975be193e0;  1 drivers
v0x7f975be15520_0 .net *"_s36", 0 0, L_0x7f975be19770;  1 drivers
v0x7f975be155d0_0 .net *"_s4", 0 0, L_0x7f975be18900;  1 drivers
v0x7f975be15680_0 .net *"_s40", 0 0, L_0x7f975be19820;  1 drivers
v0x7f975be15730_0 .net *"_s6", 0 0, L_0x7f975be189a0;  1 drivers
v0x7f975be157e0_0 .net *"_s9", 0 0, L_0x7f975be18a50;  1 drivers
v0x7f975be15970_0 .net/s "a", 7 0, v0x7f975be18480_0;  alias, 1 drivers
v0x7f975be15a00_0 .net/s "b", 7 0, v0x7f975be10910_0;  alias, 1 drivers
v0x7f975be15ac0_0 .net "bxor", 7 0, L_0x7f975be194c0;  1 drivers
v0x7f975be15b50_0 .net "carry", 6 0, L_0x7f975be1c590;  1 drivers
v0x7f975be15be0_0 .net "last_cout", 0 0, L_0x7f975be1cc40;  1 drivers
v0x7f975be15c70_0 .net "op", 0 0, v0x7f975be16db0_0;  alias, 1 drivers
v0x7f975be15d00_0 .net "overflow", 0 0, L_0x7f975be1cb50;  alias, 1 drivers
v0x7f975be15d90_0 .net/s "s", 7 0, L_0x7f975be1cf10;  alias, 1 drivers
L_0x7f975be18900 .part v0x7f975be10910_0, 0, 1;
L_0x7f975be18a50 .part v0x7f975be10910_0, 1, 1;
L_0x7f975be18c00 .part v0x7f975be10910_0, 2, 1;
L_0x7f975be18e40 .part v0x7f975be10910_0, 3, 1;
L_0x7f975be19100 .part v0x7f975be10910_0, 4, 1;
L_0x7f975be19210 .part v0x7f975be10910_0, 5, 1;
L_0x7f975be193e0 .part v0x7f975be10910_0, 6, 1;
LS_0x7f975be194c0_0_0 .concat8 [ 1 1 1 1], L_0x7f975be18810, L_0x7f975be189a0, L_0x7f975be18b30, L_0x7f975be17e90;
LS_0x7f975be194c0_0_4 .concat8 [ 1 1 1 1], L_0x7f975be18f20, L_0x7f975be191a0, L_0x7f975be192f0, L_0x7f975be19770;
L_0x7f975be194c0 .concat8 [ 4 4 0 0], LS_0x7f975be194c0_0_0, LS_0x7f975be194c0_0_4;
L_0x7f975be19820 .part v0x7f975be10910_0, 7, 1;
L_0x7f975be19d10 .part v0x7f975be18480_0, 0, 1;
L_0x7f975be19db0 .part L_0x7f975be194c0, 0, 1;
L_0x7f975be1a330 .part v0x7f975be18480_0, 1, 1;
L_0x7f975be1a3d0 .part L_0x7f975be194c0, 1, 1;
L_0x7f975be1a4e0 .part L_0x7f975be1c590, 0, 1;
L_0x7f975be1a9e0 .part v0x7f975be18480_0, 2, 1;
L_0x7f975be1ab00 .part L_0x7f975be194c0, 2, 1;
L_0x7f975be1ac20 .part L_0x7f975be1c590, 1, 1;
L_0x7f975be1b0f0 .part v0x7f975be18480_0, 3, 1;
L_0x7f975be1b290 .part L_0x7f975be194c0, 3, 1;
L_0x7f975be1b3d0 .part L_0x7f975be1c590, 2, 1;
L_0x7f975be1b810 .part v0x7f975be18480_0, 4, 1;
L_0x7f975be1b330 .part L_0x7f975be194c0, 4, 1;
L_0x7f975be1b960 .part L_0x7f975be1c590, 3, 1;
L_0x7f975be1bef0 .part v0x7f975be18480_0, 5, 1;
L_0x7f975be1bf90 .part L_0x7f975be194c0, 5, 1;
L_0x7f975be1c100 .part L_0x7f975be1c590, 4, 1;
LS_0x7f975be1c590_0_0 .concat8 [ 1 1 1 1], L_0x7f975be19a30, L_0x7f975be1a010, L_0x7f975be1a6c0, L_0x7f975be1add0;
LS_0x7f975be1c590_0_4 .concat8 [ 1 1 1 0], L_0x7f975be1b4f0, L_0x7f975be1bbf0, L_0x7f975be1c270;
L_0x7f975be1c590 .concat8 [ 4 3 0 0], LS_0x7f975be1c590_0_0, LS_0x7f975be1c590_0_4;
L_0x7f975be1c910 .part v0x7f975be18480_0, 6, 1;
L_0x7f975be1c9b0 .part L_0x7f975be194c0, 6, 1;
L_0x7f975be1c030 .part L_0x7f975be1c590, 5, 1;
LS_0x7f975be1cf10_0_0 .concat8 [ 1 1 1 1], L_0x7f975be199c0, L_0x7f975be19f60, L_0x7f975be1a5f0, L_0x7f975be1aa80;
LS_0x7f975be1cf10_0_4 .concat8 [ 1 1 1 1], L_0x7f975be1ace0, L_0x7f975be1b8b0, L_0x7f975be1baa0, L_0x7f975be1c830;
L_0x7f975be1cf10 .concat8 [ 4 4 0 0], LS_0x7f975be1cf10_0_0, LS_0x7f975be1cf10_0_4;
L_0x7f975be1d300 .part v0x7f975be18480_0, 7, 1;
L_0x7f975be1d3a0 .part L_0x7f975be194c0, 7, 1;
L_0x7f975be1d200 .part L_0x7f975be1c590, 6, 1;
L_0x7f975be1d650 .part L_0x7f975be1c590, 6, 1;
S_0x7f975be10c90 .scope module, "a0" "full_adder" 5 26, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be19950 .functor XOR 1, L_0x7f975be19d10, L_0x7f975be19db0, C4<0>, C4<0>;
L_0x7f975be199c0 .functor XOR 1, L_0x7f975be19950, v0x7f975be16db0_0, C4<0>, C4<0>;
L_0x7f975be19a30 .functor OR 1, L_0x7f975be19ae0, L_0x7f975be19bb0, C4<0>, C4<0>;
L_0x7f975be19ae0 .functor AND 1, L_0x7f975be19950, v0x7f975be16db0_0, C4<1>, C4<1>;
L_0x7f975be19bb0 .functor AND 1, L_0x7f975be19d10, L_0x7f975be19db0, C4<1>, C4<1>;
v0x7f975be10ef0_0 .net "a", 0 0, L_0x7f975be19d10;  1 drivers
v0x7f975be10f80_0 .net "b", 0 0, L_0x7f975be19db0;  1 drivers
v0x7f975be11020_0 .net "cin", 0 0, v0x7f975be16db0_0;  alias, 1 drivers
v0x7f975be110d0_0 .net "cout", 0 0, L_0x7f975be19a30;  1 drivers
v0x7f975be11170_0 .net "s", 0 0, L_0x7f975be199c0;  1 drivers
v0x7f975be11250_0 .net "w1", 0 0, L_0x7f975be19950;  1 drivers
v0x7f975be112f0_0 .net "w2", 0 0, L_0x7f975be19ae0;  1 drivers
v0x7f975be11390_0 .net "w3", 0 0, L_0x7f975be19bb0;  1 drivers
S_0x7f975be114b0 .scope module, "a1" "full_adder" 5 27, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be19ef0 .functor XOR 1, L_0x7f975be1a330, L_0x7f975be1a3d0, C4<0>, C4<0>;
L_0x7f975be19f60 .functor XOR 1, L_0x7f975be19ef0, L_0x7f975be1a4e0, C4<0>, C4<0>;
L_0x7f975be1a010 .functor OR 1, L_0x7f975be1a100, L_0x7f975be1a210, C4<0>, C4<0>;
L_0x7f975be1a100 .functor AND 1, L_0x7f975be19ef0, L_0x7f975be1a4e0, C4<1>, C4<1>;
L_0x7f975be1a210 .functor AND 1, L_0x7f975be1a330, L_0x7f975be1a3d0, C4<1>, C4<1>;
v0x7f975be116e0_0 .net "a", 0 0, L_0x7f975be1a330;  1 drivers
v0x7f975be11770_0 .net "b", 0 0, L_0x7f975be1a3d0;  1 drivers
v0x7f975be11810_0 .net "cin", 0 0, L_0x7f975be1a4e0;  1 drivers
v0x7f975be118c0_0 .net "cout", 0 0, L_0x7f975be1a010;  1 drivers
v0x7f975be11960_0 .net "s", 0 0, L_0x7f975be19f60;  1 drivers
v0x7f975be11a40_0 .net "w1", 0 0, L_0x7f975be19ef0;  1 drivers
v0x7f975be11ae0_0 .net "w2", 0 0, L_0x7f975be1a100;  1 drivers
v0x7f975be11b80_0 .net "w3", 0 0, L_0x7f975be1a210;  1 drivers
S_0x7f975be11ca0 .scope module, "a2" "full_adder" 5 28, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be1a580 .functor XOR 1, L_0x7f975be1a9e0, L_0x7f975be1ab00, C4<0>, C4<0>;
L_0x7f975be1a5f0 .functor XOR 1, L_0x7f975be1a580, L_0x7f975be1ac20, C4<0>, C4<0>;
L_0x7f975be1a6c0 .functor OR 1, L_0x7f975be1a7b0, L_0x7f975be1a8c0, C4<0>, C4<0>;
L_0x7f975be1a7b0 .functor AND 1, L_0x7f975be1a580, L_0x7f975be1ac20, C4<1>, C4<1>;
L_0x7f975be1a8c0 .functor AND 1, L_0x7f975be1a9e0, L_0x7f975be1ab00, C4<1>, C4<1>;
v0x7f975be11ed0_0 .net "a", 0 0, L_0x7f975be1a9e0;  1 drivers
v0x7f975be11f70_0 .net "b", 0 0, L_0x7f975be1ab00;  1 drivers
v0x7f975be12010_0 .net "cin", 0 0, L_0x7f975be1ac20;  1 drivers
v0x7f975be120c0_0 .net "cout", 0 0, L_0x7f975be1a6c0;  1 drivers
v0x7f975be12160_0 .net "s", 0 0, L_0x7f975be1a5f0;  1 drivers
v0x7f975be12240_0 .net "w1", 0 0, L_0x7f975be1a580;  1 drivers
v0x7f975be122e0_0 .net "w2", 0 0, L_0x7f975be1a7b0;  1 drivers
v0x7f975be12380_0 .net "w3", 0 0, L_0x7f975be1a8c0;  1 drivers
S_0x7f975be124a0 .scope module, "a3" "full_adder" 5 29, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be1a470 .functor XOR 1, L_0x7f975be1b0f0, L_0x7f975be1b290, C4<0>, C4<0>;
L_0x7f975be1aa80 .functor XOR 1, L_0x7f975be1a470, L_0x7f975be1b3d0, C4<0>, C4<0>;
L_0x7f975be1add0 .functor OR 1, L_0x7f975be1aec0, L_0x7f975be1afd0, C4<0>, C4<0>;
L_0x7f975be1aec0 .functor AND 1, L_0x7f975be1a470, L_0x7f975be1b3d0, C4<1>, C4<1>;
L_0x7f975be1afd0 .functor AND 1, L_0x7f975be1b0f0, L_0x7f975be1b290, C4<1>, C4<1>;
v0x7f975be126d0_0 .net "a", 0 0, L_0x7f975be1b0f0;  1 drivers
v0x7f975be12760_0 .net "b", 0 0, L_0x7f975be1b290;  1 drivers
v0x7f975be12800_0 .net "cin", 0 0, L_0x7f975be1b3d0;  1 drivers
v0x7f975be128b0_0 .net "cout", 0 0, L_0x7f975be1add0;  1 drivers
v0x7f975be12950_0 .net "s", 0 0, L_0x7f975be1aa80;  1 drivers
v0x7f975be12a30_0 .net "w1", 0 0, L_0x7f975be1a470;  1 drivers
v0x7f975be12ad0_0 .net "w2", 0 0, L_0x7f975be1aec0;  1 drivers
v0x7f975be12b70_0 .net "w3", 0 0, L_0x7f975be1afd0;  1 drivers
S_0x7f975be12c90 .scope module, "a4" "full_adder" 5 30, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be18510 .functor XOR 1, L_0x7f975be1b810, L_0x7f975be1b330, C4<0>, C4<0>;
L_0x7f975be1ace0 .functor XOR 1, L_0x7f975be18510, L_0x7f975be1b960, C4<0>, C4<0>;
L_0x7f975be1b4f0 .functor OR 1, L_0x7f975be1b5e0, L_0x7f975be1b6f0, C4<0>, C4<0>;
L_0x7f975be1b5e0 .functor AND 1, L_0x7f975be18510, L_0x7f975be1b960, C4<1>, C4<1>;
L_0x7f975be1b6f0 .functor AND 1, L_0x7f975be1b810, L_0x7f975be1b330, C4<1>, C4<1>;
v0x7f975be12f00_0 .net "a", 0 0, L_0x7f975be1b810;  1 drivers
v0x7f975be12f90_0 .net "b", 0 0, L_0x7f975be1b330;  1 drivers
v0x7f975be13030_0 .net "cin", 0 0, L_0x7f975be1b960;  1 drivers
v0x7f975be130c0_0 .net "cout", 0 0, L_0x7f975be1b4f0;  1 drivers
v0x7f975be13160_0 .net "s", 0 0, L_0x7f975be1ace0;  1 drivers
v0x7f975be13240_0 .net "w1", 0 0, L_0x7f975be18510;  1 drivers
v0x7f975be132e0_0 .net "w2", 0 0, L_0x7f975be1b5e0;  1 drivers
v0x7f975be13380_0 .net "w3", 0 0, L_0x7f975be1b6f0;  1 drivers
S_0x7f975be134a0 .scope module, "a5" "full_adder" 5 31, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be1bb40 .functor XOR 1, L_0x7f975be1bef0, L_0x7f975be1bf90, C4<0>, C4<0>;
L_0x7f975be1b8b0 .functor XOR 1, L_0x7f975be1bb40, L_0x7f975be1c100, C4<0>, C4<0>;
L_0x7f975be1bbf0 .functor OR 1, L_0x7f975be1bcc0, L_0x7f975be1bdd0, C4<0>, C4<0>;
L_0x7f975be1bcc0 .functor AND 1, L_0x7f975be1bb40, L_0x7f975be1c100, C4<1>, C4<1>;
L_0x7f975be1bdd0 .functor AND 1, L_0x7f975be1bef0, L_0x7f975be1bf90, C4<1>, C4<1>;
v0x7f975be136d0_0 .net "a", 0 0, L_0x7f975be1bef0;  1 drivers
v0x7f975be13760_0 .net "b", 0 0, L_0x7f975be1bf90;  1 drivers
v0x7f975be13800_0 .net "cin", 0 0, L_0x7f975be1c100;  1 drivers
v0x7f975be138b0_0 .net "cout", 0 0, L_0x7f975be1bbf0;  1 drivers
v0x7f975be13950_0 .net "s", 0 0, L_0x7f975be1b8b0;  1 drivers
v0x7f975be13a30_0 .net "w1", 0 0, L_0x7f975be1bb40;  1 drivers
v0x7f975be13ad0_0 .net "w2", 0 0, L_0x7f975be1bcc0;  1 drivers
v0x7f975be13b70_0 .net "w3", 0 0, L_0x7f975be1bdd0;  1 drivers
S_0x7f975be13c90 .scope module, "a6" "full_adder" 5 32, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be1c1a0 .functor XOR 1, L_0x7f975be1c910, L_0x7f975be1c9b0, C4<0>, C4<0>;
L_0x7f975be1baa0 .functor XOR 1, L_0x7f975be1c1a0, L_0x7f975be1c030, C4<0>, C4<0>;
L_0x7f975be1c270 .functor OR 1, L_0x7f975be1c360, L_0x7f975be1c470, C4<0>, C4<0>;
L_0x7f975be1c360 .functor AND 1, L_0x7f975be1c1a0, L_0x7f975be1c030, C4<1>, C4<1>;
L_0x7f975be1c470 .functor AND 1, L_0x7f975be1c910, L_0x7f975be1c9b0, C4<1>, C4<1>;
v0x7f975be13ec0_0 .net "a", 0 0, L_0x7f975be1c910;  1 drivers
v0x7f975be13f50_0 .net "b", 0 0, L_0x7f975be1c9b0;  1 drivers
v0x7f975be13ff0_0 .net "cin", 0 0, L_0x7f975be1c030;  1 drivers
v0x7f975be140a0_0 .net "cout", 0 0, L_0x7f975be1c270;  1 drivers
v0x7f975be14140_0 .net "s", 0 0, L_0x7f975be1baa0;  1 drivers
v0x7f975be14220_0 .net "w1", 0 0, L_0x7f975be1c1a0;  1 drivers
v0x7f975be142c0_0 .net "w2", 0 0, L_0x7f975be1c360;  1 drivers
v0x7f975be14360_0 .net "w3", 0 0, L_0x7f975be1c470;  1 drivers
S_0x7f975be14480 .scope module, "a7" "full_adder" 5 33, 6 1 0, S_0x7f975be10a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f975be1aba0 .functor XOR 1, L_0x7f975be1d300, L_0x7f975be1d3a0, C4<0>, C4<0>;
L_0x7f975be1c830 .functor XOR 1, L_0x7f975be1aba0, L_0x7f975be1d200, C4<0>, C4<0>;
L_0x7f975be1cc40 .functor OR 1, L_0x7f975be1ccf0, L_0x7f975be1cde0, C4<0>, C4<0>;
L_0x7f975be1ccf0 .functor AND 1, L_0x7f975be1aba0, L_0x7f975be1d200, C4<1>, C4<1>;
L_0x7f975be1cde0 .functor AND 1, L_0x7f975be1d300, L_0x7f975be1d3a0, C4<1>, C4<1>;
v0x7f975be146b0_0 .net "a", 0 0, L_0x7f975be1d300;  1 drivers
v0x7f975be14740_0 .net "b", 0 0, L_0x7f975be1d3a0;  1 drivers
v0x7f975be147e0_0 .net "cin", 0 0, L_0x7f975be1d200;  1 drivers
v0x7f975be14890_0 .net "cout", 0 0, L_0x7f975be1cc40;  alias, 1 drivers
v0x7f975be14930_0 .net "s", 0 0, L_0x7f975be1c830;  1 drivers
v0x7f975be14a10_0 .net "w1", 0 0, L_0x7f975be1aba0;  1 drivers
v0x7f975be14ab0_0 .net "w2", 0 0, L_0x7f975be1ccf0;  1 drivers
v0x7f975be14b50_0 .net "w3", 0 0, L_0x7f975be1cde0;  1 drivers
S_0x7f975be15ea0 .scope module, "alu_andornot" "andornot" 3 26, 7 13 0, S_0x7f975be003e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 2 "ctrl"
v0x7f975be16120_0 .net "a", 7 0, v0x7f975be18480_0;  alias, 1 drivers
v0x7f975be161e0_0 .net "b", 7 0, v0x7f975be10910_0;  alias, 1 drivers
v0x7f975be162b0_0 .net "ctrl", 1 0, v0x7f975be16e90_0;  alias, 1 drivers
v0x7f975be16350_0 .var "s", 7 0;
E_0x7f975be160d0 .event edge, v0x7f975be10910_0, v0x7f975be15970_0, v0x7f975be162b0_0;
S_0x7f975be16460 .scope module, "alu_compare" "compare" 3 25, 8 17 0, S_0x7f975be003e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 4 "ctrl"
v0x7f975be166d0_0 .net/s "a", 7 0, v0x7f975be18480_0;  alias, 1 drivers
v0x7f975be167c0_0 .net/s "b", 7 0, v0x7f975be10910_0;  alias, 1 drivers
v0x7f975be16860_0 .net "ctrl", 3 0, v0x7f975be16ff0_0;  alias, 1 drivers
o0x108fb1b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f975be16900_0 .net "overflow", 0 0, o0x108fb1b08;  0 drivers
v0x7f975be169a0_0 .var "s", 7 0;
E_0x7f975be16670 .event edge, v0x7f975be10910_0, v0x7f975be15970_0, v0x7f975be16860_0;
S_0x7f975be16ad0 .scope module, "alu_control" "control" 3 29, 9 2 0, S_0x7f975be003e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 4 "compare_ctrl"
    .port_info 2 /OUTPUT 2 "andornot_ctrl"
    .port_info 3 /OUTPUT 1 "addsub_ctrl"
    .port_info 4 /OUTPUT 2 "mux_ctrl"
    .port_info 5 /INPUT 1 "clk"
v0x7f975be16db0_0 .var "addsub_ctrl", 0 0;
v0x7f975be16e90_0 .var "andornot_ctrl", 1 0;
v0x7f975be16f20_0 .net "clk", 0 0, v0x7f975be18620_0;  alias, 1 drivers
v0x7f975be16ff0_0 .var "compare_ctrl", 3 0;
v0x7f975be17080_0 .var "mux_ctrl", 1 0;
v0x7f975be17150_0 .net "opcode", 3 0, v0x7f975be18740_0;  alias, 1 drivers
E_0x7f975be16d80 .event edge, v0x7f975be10870_0;
S_0x7f975be17290 .scope module, "alu_mux" "mux" 3 30, 10 11 0, S_0x7f975be003e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 2 "ctrl"
    .port_info 2 /INPUT 8 "compare_in"
    .port_info 3 /INPUT 8 "andornot_in"
    .port_info 4 /INPUT 8 "addsub_in"
    .port_info 5 /INPUT 1 "overflow"
v0x7f975be17530_0 .net "addsub_in", 7 0, L_0x7f975be1cf10;  alias, 1 drivers
v0x7f975be175f0_0 .net "andornot_in", 7 0, v0x7f975be16350_0;  alias, 1 drivers
v0x7f975be176a0_0 .net "compare_in", 7 0, v0x7f975be169a0_0;  alias, 1 drivers
v0x7f975be17770_0 .net "ctrl", 1 0, v0x7f975be17080_0;  alias, 1 drivers
v0x7f975be17820_0 .net "overflow", 0 0, L_0x7f975be1cb50;  alias, 1 drivers
v0x7f975be178f0_0 .var "s", 7 0;
E_0x7f975be174d0/0 .event edge, v0x7f975be15d00_0, v0x7f975be15d90_0, v0x7f975be16350_0, v0x7f975be169a0_0;
E_0x7f975be174d0/1 .event edge, v0x7f975be17080_0;
E_0x7f975be174d0 .event/or E_0x7f975be174d0/0, E_0x7f975be174d0/1;
    .scope S_0x7f975be16460;
T_0 ;
    %wait E_0x7f975be16670;
    %load/vec4 v0x7f975be16860_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x7f975be166d0_0;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x7f975be166d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7f975be166d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7f975be166d0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7f975be166d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f975be166d0_0;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
T_0.13 ;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7f975be166d0_0;
    %load/vec4 v0x7f975be167c0_0;
    %or;
    %inv;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7f975be166d0_0;
    %load/vec4 v0x7f975be167c0_0;
    %xor;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7f975be166d0_0;
    %load/vec4 v0x7f975be167c0_0;
    %xnor;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7f975be167c0_0;
    %load/vec4 v0x7f975be166d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7f975be166d0_0;
    %load/vec4 v0x7f975be167c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7f975be166d0_0;
    %load/vec4 v0x7f975be167c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x7f975be169a0_0, 0, 8;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f975be15ea0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f975be16350_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7f975be15ea0;
T_2 ;
    %wait E_0x7f975be160d0;
    %load/vec4 v0x7f975be162b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f975be16350_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7f975be16120_0;
    %load/vec4 v0x7f975be161e0_0;
    %and;
    %store/vec4 v0x7f975be16350_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7f975be16120_0;
    %load/vec4 v0x7f975be161e0_0;
    %or;
    %store/vec4 v0x7f975be16350_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7f975be16120_0;
    %inv;
    %store/vec4 v0x7f975be16350_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7f975be16120_0;
    %load/vec4 v0x7f975be161e0_0;
    %and;
    %inv;
    %store/vec4 v0x7f975be16350_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f975be16ad0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f975be16ff0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f975be16e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f975be16db0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f975be17080_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x7f975be16ad0;
T_4 ;
    %wait E_0x7f975be16d80;
    %load/vec4 v0x7f975be17150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f975be16db0_0, 0;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f975be16db0_0, 0;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be16e90_0, 0;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f975be16e90_0, 0;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f975be16e90_0, 0;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f975be16ff0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f975be16e90_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7f975be17150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %jmp T_4.33;
T_4.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.20 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.31 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f975be17080_0, 0;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f975be17290;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f975be178f0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7f975be17290;
T_6 ;
    %wait E_0x7f975be174d0;
    %load/vec4 v0x7f975be17770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f975be178f0_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7f975be176a0_0;
    %assign/vec4 v0x7f975be178f0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7f975be175f0_0;
    %assign/vec4 v0x7f975be178f0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7f975be17530_0;
    %assign/vec4 v0x7f975be178f0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f975be00540;
T_7 ;
    %wait E_0x7f975be00760;
    %load/vec4 v0x7f975be007b0_0;
    %assign/vec4 v0x7f975be10910_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f975be00280;
T_8 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7f975be186b0_0, 0, 33;
T_8.0 ;
    %load/vec4 v0x7f975be186b0_0;
    %cmpi/u 270, 0, 33;
    %jmp/0xz T_8.1, 5;
    %delay 25, 0;
    %load/vec4 v0x7f975be18620_0;
    %inv;
    %store/vec4 v0x7f975be18620_0, 0, 1;
    %load/vec4 v0x7f975be186b0_0;
    %pushi/vec4 1, 0, 33;
    %add;
    %store/vec4 v0x7f975be186b0_0, 0, 33;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7f975be00280;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "PowerALU.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f975be003e0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7f975be186b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f975be18620_0, 0;
    %delay 13, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 252, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 200, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f975be18740_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f975be18480_0, 0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "PowerALU_Ryan_Thompson_tb.v";
    "PowerALU_Ryan_Thompson.v";
    "accumulator.v";
    "adder_subtractor.v";
    "full_adder.v";
    "andornot.v";
    "compare.v";
    "control.v";
    "mux.v";
