// Seed: 2903973749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wor id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_16 = id_10 == 1'h0 + 1;
  assign id_6 = -1;
  always @(posedge -1 > ({id_3{id_13}}) or posedge id_14) force id_6 = id_10;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  logic [(  -1 'b0 ) : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2
  );
endmodule
