
---------- Begin Simulation Statistics ----------
simSeconds                                   0.817374                       # Number of seconds simulated (Second)
simTicks                                 817374474000                       # Number of ticks simulated (Tick)
finalTick                                817374474000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    479.23                       # Real time elapsed on the host (Second)
hostTickRate                               1705612932                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8562336                       # Number of bytes of host memory used (Byte)
simInsts                                    114302011                       # Number of instructions simulated (Count)
simOps                                      125218501                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   238514                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     261293                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        817374731                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.146434                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.139930                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       130112383                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   274081                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      140466135                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    663                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              5167962                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3723163                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 191                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           476752776                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.294631                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.904457                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 409138781     85.82%     85.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  33473218      7.02%     92.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  15571393      3.27%     96.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7768075      1.63%     97.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   5155155      1.08%     98.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2562661      0.54%     99.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2582358      0.54%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    391247      0.08%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    109888      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             476752776                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   69097      5.24%      5.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  12303      0.93%      6.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      6.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               130964      9.94%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     16.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 367385     27.87%     43.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                738372     56.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           23      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      88474291     62.99%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       373718      0.27%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        131083      0.09%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       393214      0.28%     63.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        81923      0.06%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       458496      0.33%     64.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       458752      0.33%     64.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       393216      0.28%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          257      0.00%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       757840      0.54%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           58      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        73297      0.05%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp         8293      0.01%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     65.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        65866      0.05%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        16384      0.01%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         8193      0.01%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu           10      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix          1280      0.00%     65.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov        10240      0.01%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP       131072      0.09%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     32910256     23.43%     88.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     15718371     11.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      140466135                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.171850                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1318121                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009384                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                742391054                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               128597207                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       120382565                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 16612776                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 7131515                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         7124447                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   133276535                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     8507698                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       35853300                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 264518503                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.32                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.38                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     81452                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        19403606                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       340621955                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       21150761                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      15987699                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       483134                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1438364                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1151226      4.70%      4.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1086792      4.44%      9.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        65426      0.27%      9.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     19734740     80.60%     90.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      2310584      9.44%     99.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       135106      0.55%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       24483874                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       130521     10.36%     10.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        66338      5.26%     15.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        65171      5.17%     20.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       975498     77.40%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        22707      1.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           46      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1260281                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           13      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          314      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           50      0.02%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       297798     99.78%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          217      0.07%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           64      0.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       298456                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1020705      4.40%      4.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1020454      4.39%      8.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          255      0.00%      8.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     18759242     80.78%     89.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2287877      9.85%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       135060      0.58%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     23223593                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          221      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           50      0.02%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       296429     99.84%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          140      0.05%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           64      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       296904                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       164884    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       164884                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          221      0.17%      0.17% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           50      0.04%      0.21% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond       131545     99.64%     99.85% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          140      0.11%     99.95% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           64      0.05%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total       132020                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     12517780     51.13%     51.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     10679667     43.62%     94.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1151226      4.70%     99.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       135201      0.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     24483874                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       219843     73.66%     73.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        78600     26.34%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           13      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       298456                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          19734740                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      7478898                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            298456                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         131787                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             24483874                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               219729                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                14209060                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.580344                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          132141                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          200532                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             135201                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            65331                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1151226      4.70%      4.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1086792      4.44%      9.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        65426      0.27%      9.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     19734740     80.60%     90.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      2310584      9.44%     99.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       135106      0.55%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     24483874                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1151226     11.20%     11.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          489      0.00%     11.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        65426      0.64%     11.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      8922197     86.84%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          370      0.00%     98.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       135106      1.31%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      10274814                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          314      0.14%      0.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       219198     99.76%     99.90% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          217      0.10%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       219729                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          314      0.14%      0.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       219198     99.76%     99.90% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          217      0.10%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       219729                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       200532                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       135201                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        65331                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          114                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       200646                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1282739                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1282735                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             262030                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1020705                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1020705                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         5168316                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          273890                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            297925                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    475926323                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.263259                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.055412                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       426787493     89.68%     89.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        24020512      5.05%     94.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         9378787      1.97%     96.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4869747      1.02%     97.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3276940      0.69%     98.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1121378      0.24%     98.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          921580      0.19%     98.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          738871      0.16%     98.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4811015      1.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    475926323                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      131186                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1020709                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           23      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     86598551     69.12%     69.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       373718      0.30%     69.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       131081      0.10%     69.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       393214      0.31%     69.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        81921      0.07%     69.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       458496      0.37%     70.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       458752      0.37%     70.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       393216      0.31%     70.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          257      0.00%     70.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       757810      0.60%     71.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           58      0.00%     71.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        72889      0.06%     71.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp         8293      0.01%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        65859      0.05%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        16384      0.01%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult         8192      0.01%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu           10      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix         1280      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov        10240      0.01%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP       131072      0.10%     71.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     19800161     15.80%     87.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     15530195     12.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    125291674                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4811015                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            114375184                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              125291674                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      114302011                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        125218501                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.146434                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.139930                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           35330356                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         108401924                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         19800161                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        15399029                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           7123929                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           23      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     86598551     69.12%     69.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       373718      0.30%     69.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       131081      0.10%     69.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       393214      0.31%     69.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        81921      0.07%     69.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       458496      0.37%     70.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       458752      0.37%     70.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       393216      0.31%     70.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          257      0.00%     70.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       757810      0.60%     71.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           58      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        72889      0.06%     71.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         8293      0.01%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        65859      0.05%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        16384      0.01%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         8192      0.01%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu           10      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix         1280      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov        10240      0.01%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP       131072      0.10%     71.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     19800161     15.80%     87.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     15530195     12.40%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    125291674                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     23223593                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     22067573                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1156020                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     18759242                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4464351                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1020709                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1020705                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                437306260                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              14046484                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  24840326                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                145294                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 414412                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10678372                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   537                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              131069157                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2161                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           140384683                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 73721                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         23685615                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        32899998                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       15718308                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.171751                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       48134613                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      47344502                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     145468067                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     73530430                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          48618306                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     31497115                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      2138591                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads      1226647                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites         8211                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       6516368                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      4426670                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           11966094                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      25882316                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  829886                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 6642                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       303193                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  14672005                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                414252                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          476752776                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.275568                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.300374                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                451654790     94.74%     94.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2625050      0.55%     95.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1931655      0.41%     95.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2716040      0.57%     96.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2383852      0.50%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3716441      0.78%     97.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1887381      0.40%     97.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1401296      0.29%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8436271      1.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            476752776                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             119871735                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.146655                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           24483874                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.029954                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    450145682                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    414412                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     543936                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    35702                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              130460185                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  354                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 21150761                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                15987699                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                274081                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      3273                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27830                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         174297                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          84926                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       219649                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               304575                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                127514997                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               127507012                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  65233047                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 117422250                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.155996                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.555542                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      730997                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1350600                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              174297                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 457504                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               332799                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               15299786                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19730757                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             62.476256                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.708124                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 723506      3.67%      3.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1952268      9.89%     13.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                16135      0.08%     13.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   14      0.00%     13.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              8410269     42.63%     56.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              2572509     13.04%     69.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              2102849     10.66%     79.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1574910      7.98%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               986721      5.00%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             555573      2.82%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             188967      0.96%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             221150      1.12%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             186942      0.95%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              40912      0.21%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               9279      0.05%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              22703      0.12%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2481      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               9109      0.05%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1754      0.01%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                504      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                136      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                157      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                423      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                360      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                651      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1809      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2130      0.01%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3854      0.02%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              10730      0.05%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           131952      0.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              643                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19730757                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          37138460                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 414412                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                437527627                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  783515                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       12118625                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  24763092                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1145505                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              130484417                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                 408966                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    323                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34518                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          299795                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           143922568                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   217430221                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                135560310                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  6519575                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               588726                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                   142762                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps             138359257                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  5563311                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  320592                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 149                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2864107                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                72136481                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        601571593                       # The number of ROB reads (Count)
system.cpu.rob.writes                       261746439                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                114302011                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  125218501                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   119                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  14672003.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  18359861.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007603313750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3433                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3433                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             77533615                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               53120                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     34985881                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    15539422                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   34985881                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  15539422                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 2010410                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               15483029                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.41                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.94                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          1                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                3834304                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 262221                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                3690731                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                8433223                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                3826046                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 267353                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               14672003                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                748864                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               2835070                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              11926794                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                 18432                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                  9216                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1027                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 13228071                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  9568950                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  4669894                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  1831917                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                  1143519                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   634756                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   604123                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   575703                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   457267                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   134693                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   21626                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    1832                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    2656                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   17106                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                   28501                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    9566                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    8587                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    9259                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    8220                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                   12322                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                    4341                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                    1211                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     789                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                     456                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                     103                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      78                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3155                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3221                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3414                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3255                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3292                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    3422                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3339                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3207                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3196                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      58                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      81                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     295                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     284                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     341                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     336                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     309                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     273                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     339                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     295                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     511                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     312                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     423                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     319                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      77                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                     164                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3433                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     9605.358287                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    2196.838901                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   13198.869580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047          1480     43.11%     43.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095          331      9.64%     52.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143          373     10.87%     63.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191          316      9.20%     72.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239           39      1.14%     73.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287           17      0.50%     74.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335           65      1.89%     76.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           72      2.10%     78.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            5      0.15%     78.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479           12      0.35%     78.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           48      1.40%     80.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575           11      0.32%     80.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            6      0.17%     80.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671           20      0.58%     81.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           56      1.63%     83.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767           45      1.31%     84.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815           65      1.89%     86.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863          341      9.93%     96.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911          130      3.79%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::43008-45055            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3433                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3433                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.418293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.144957                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      16.213657                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-31           3432     99.97%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::960-975            1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3433                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                128666240                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1095367631                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             108159064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1340105014.09418869                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               132324983.76258323                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   817374453000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16177.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    939008192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    142844002                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       538241                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1148810272.242487430573                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 174759558.248695701361                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 658499.888510097982                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     14672003                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     20313878                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     15539422                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 376456739000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 693934980000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 24406608536000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25658.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34160.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1570625.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    939008128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    156359439                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1095367567                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    939008128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    939008128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    107634324                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    107634324                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      14672002                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      20313878                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         34985880                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     15408256                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        15408256                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1148810194                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       191294742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1340104936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1148810194                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1148810194                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      131683001                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         131683001                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1148810194                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      322977743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1471787937                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              32975471                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                56364                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        933373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        587623                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        686000                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        171903                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1361716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       5442428                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2012904                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        778964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        183210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       3080266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      9380025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      2830893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      3557976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      1507335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       324688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       136167                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1420                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          5485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        30667                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             452101637750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           164877355000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        1070391719000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13710.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32460.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             27571161                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               51621                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      5409044                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   390.833355                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   226.413985                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   372.727015                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1746788     32.29%     32.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1044178     19.30%     51.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       529078      9.78%     61.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       289857      5.36%     66.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       255402      4.72%     71.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       283947      5.25%     76.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       128697      2.38%     79.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        65532      1.21%     80.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1065565     19.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      5409044                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         2110430144                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         3607296                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2581.962382                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 4.413272                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    20.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      18483289440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       9824082345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     85500864540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       56240280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 64522448640.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 366188303400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5502700800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   550077929445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    672.981537                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  10428398500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  27293760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 779652315500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      20137348980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      10703239635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    149943998400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      237979800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 64522448640.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 364323426990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   7073123040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   616941565485                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    754.784478                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  15135346250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  27293760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 774945367750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             34916463                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            34916476                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            15408252                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           15408252                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              69404                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             69404                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             14                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq               131166                       # Transaction distribution (Count)
system.membus.transDist::SwapResp              131166                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     29344005                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     71706600                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               101050605                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    939008128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    265043243                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1204051371                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           50525304                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 50525304    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             50525304                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 817374474000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         66077023750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        77946775997                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        63937920378                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
