
*** Running vivado
    with args -log UARTLoopBack.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UARTLoopBack.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb  2 00:14:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source UARTLoopBack.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 618.039 ; gain = 190.602
Command: read_checkpoint -auto_incremental -incremental H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/utils_1/imports/synth_1/UARTLoopBack.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/utils_1/imports/synth_1/UARTLoopBack.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UARTLoopBack -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.707 ; gain = 466.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UARTLoopBack' [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTLoopBack.vhd:41]
INFO: [Synth 8-3491] module 'UARTTop' declared at 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTTop.vhd:75' bound to instance 'inst_uart' of component 'UARTTop' [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTLoopBack.vhd:73]
INFO: [Synth 8-638] synthesizing module 'UARTTop' [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTTop.vhd:91]
INFO: [Synth 8-3491] module 'TransmitterTop' declared at 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:40' bound to instance 'inst_Tx' of component 'TransmitterTop' [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTTop.vhd:147]
INFO: [Synth 8-638] synthesizing module 'TransmitterTop' [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:52]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/synth_1/.Xil/Vivado-15616-DESKTOP-H5RMGH4/realtime/fifo_generator_0_stub.v:6' bound to instance 'tx_fifo' of component 'fifo_generator_0' [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:103]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/synth_1/.Xil/Vivado-15616-DESKTOP-H5RMGH4/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/synth_1/.Xil/Vivado-15616-DESKTOP-H5RMGH4/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-614] signal 'TX_BAUD_DIVISOR_SEL' is read in the process but is not in the sensitivity list [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:117]
WARNING: [Synth 8-614] signal 'cur_state' is read in the process but is not in the sensitivity list [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'TransmitterTop' (0#1) [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:52]
INFO: [Synth 8-3491] module 'ReceiverTop' declared at 'H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd:41' bound to instance 'inst_Rx' of component 'ReceiverTop' [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTTop.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ReceiverTop' [H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd:53]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/synth_1/.Xil/Vivado-15616-DESKTOP-H5RMGH4/realtime/fifo_generator_0_stub.v:6' bound to instance 'rx_fifo' of component 'fifo_generator_0' [H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd:100]
WARNING: [Synth 8-614] signal 'RX_BAUD_DIVISOR_SEL' is read in the process but is not in the sensitivity list [H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd:114]
WARNING: [Synth 8-614] signal 'rx_clk_enable' is read in the process but is not in the sensitivity list [H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ReceiverTop' (0#1) [H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'UARTTop' (0#1) [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTTop.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'UARTLoopBack' (0#1) [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/sources_1/new/UARTLoopBack.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element actual_state_reg was removed.  [H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sources_1/new/ReceiverTop.vhd:190]
WARNING: [Synth 8-7129] Port RX_CONTROL[31] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[30] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[29] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[28] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[27] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[26] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[25] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[24] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[23] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[22] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[21] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[20] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[19] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[18] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[17] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[16] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[15] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[14] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[13] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[12] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[11] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[10] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[9] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[7] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[6] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[5] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[4] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[3] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[2] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_CONTROL[1] in module ReceiverTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[31] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[30] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[29] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[28] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[27] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[26] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[25] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[24] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[23] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[22] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[21] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[20] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[19] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[18] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[17] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[16] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[15] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[14] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[13] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[12] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[11] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[10] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[9] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[7] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[6] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[5] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[4] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[3] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[2] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_CONTROL[1] in module TransmitterTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET in module UARTLoopBack is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.746 ; gain = 579.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.746 ; gain = 579.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.746 ; gain = 579.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1399.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst_uart/inst_Tx/tx_fifo'
Finished Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst_uart/inst_Tx/tx_fifo'
Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst_uart/inst_Rx/rx_fifo'
Finished Parsing XDC File [h:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'inst_uart/inst_Rx/rx_fifo'
Parsing XDC File [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc]
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:14]
WARNING: [Vivado 12-627] No clocks matched 'CLK'. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc:15]
Finished Parsing XDC File [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/UARTLoopBack_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.srcs/constrs_1/new/UARTLoopBackConstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UARTLoopBack_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UARTLoopBack_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1494.020 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.020 ; gain = 673.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.020 ; gain = 673.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst_uart/inst_Rx/rx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_uart/inst_Tx/tx_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.020 ; gain = 673.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'TransmitterTop'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'ReceiverTop'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'UARTLoopBack'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                    data |                              010 |                               01
                    stop |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'TransmitterTop'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
               receiving |                              010 |                               01
                    stop |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'ReceiverTop'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0001 |                               00
                      s1 |                             0010 |                               01
                      s2 |                             0100 |                               10
                      s3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'UARTLoopBack'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.020 ; gain = 673.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 18    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port RESET in module UARTLoopBack is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1494.020 ; gain = 673.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1589.426 ; gain = 769.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1589.723 ; gain = 769.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1618.332 ; gain = 798.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fifo_generator   |     1|
|2     |fifo_generator_0 |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |    36|
|5     |LUT1             |     2|
|6     |LUT2             |   118|
|7     |LUT3             |    12|
|8     |LUT4             |    20|
|9     |LUT5             |     4|
|10    |LUT6             |    24|
|11    |FDCE             |   101|
|12    |FDPE             |     5|
|13    |FDRE             |    66|
|14    |IBUF             |     2|
|15    |OBUF             |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1815.465 ; gain = 900.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1815.465 ; gain = 995.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1815.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bd90ae3f
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.582 ; gain = 1185.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1818.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/Users/Pravindu/Xilinx/UART_Module/UARTTop/UARTTop.runs/synth_1/UARTLoopBack.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file UARTLoopBack_utilization_synth.rpt -pb UARTLoopBack_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 00:14:52 2025...
