WARNING | 2018-04-08 20:46:27,487 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:46:27,728 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:46:27,924 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/addsubps_xmm_xmm/addsubps_xmm_xmm.o
IRSB {
   t0:Ity_V128 t1:Ity_V128 t2:Ity_V128 t3:Ity_V128 t4:Ity_I64 t5:Ity_I64 t6:Ity_I32 t7:Ity_I32 t8:Ity_I64 t9:Ity_I64 t10:Ity_I32 t11:Ity_I32 t12:Ity_I64 t13:Ity_I64 t14:Ity_V128 t15:Ity_I64 t16:Ity_I64 t17:Ity_I64 t18:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:V128(xmm2)
   02 | t1 = GET:V128(xmm1)
   03 | t2 = Add32Fx4(0x00000000,t1,t0)
   04 | t3 = Sub32Fx4(0x00000000,t1,t0)
   05 | t4 = V128HIto64(t2)
   06 | t5 = V128to64(t2)
   07 | t6 = 64HIto32(t5)
   08 | t7 = 64HIto32(t4)
   09 | t8 = V128HIto64(t3)
   10 | t9 = V128to64(t3)
   11 | t10 = 64to32(t9)
   12 | t11 = 64to32(t8)
   13 | t12 = 32HLto64(t6,t10)
   14 | t13 = 32HLto64(t7,t11)
   15 | t14 = 64HLtoV128(t13,t12)
   16 | PUT(xmm1) = t14
   17 | PUT(pc) = 0x0000000000400004
   18 | ------ IMark(0x400004, 1, 0) ------
   19 | t15 = GET:I64(rsp)
   20 | t16 = LDle:I64(t15)
   21 | t17 = Add64(t15,0x0000000000000008)
   22 | PUT(rsp) = t17
   23 | t18 = Sub64(t17,0x0000000000000080)
   24 | ====== AbiHint(0xt18, 128, t16) ======
   NEXT: PUT(rip) = t16; Ijk_Ret
}
