--------------------------------------------------------------------------
[[14802,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: dccxl001

Another transport will be used instead, although this may result in
lower performance.
--------------------------------------------------------------------------
ArielComponent[arielcpu.cc:52:ArielCPU] Creating Ariel component...
ArielComponent[arielcpu.cc:58:ArielCPU] Configuring for 1 cores...
ArielComponent[arielcpu.cc:61:ArielCPU] Configuring for check addresses = no
ArielComponent[arielcpu.cc:89:ArielCPU] WARNING - ariel parameter name change: change 'memorylevels' to 'memmgr.memorylevels' in your input. The old parameter will continue to work for now but may not be supported in future releases.
ArielComponent[arielcpu.cc:95:ArielCPU] WARNING - ariel parameter name change: change 'defaultlevel' to 'memmgr.defaultlevel' in your input. The old parameter will continue to work for now but may not be supported in future releases.
ArielComponent[arielcpu.cc:143:ArielCPU] Loading memory manger: ariel.MemoryManagerSimple
ArielComponent[arielcpu.cc:151:ArielCPU] Memory manager construction is completed.
ArielComponent[arielcpu.cc:182:ArielCPU] Model specifies that there are 0 application arguments
ArielComponent[arielcpu.cc:192:ArielCPU] Interception and instrumentation of multi-level memory calls is ENABLED.
ArielComponent[arielcpu.cc:197:ArielCPU] Tracking the stack and dumping on malloc calls is DISABLED.
ArielComponent[arielcpu.cc:202:ArielCPU] Base pipe name: /sst_shmem_29613-0-1681692777
ArielComponent[arielcpu.cc:213:ArielCPU] Processing application arguments...
ArielComponent[arielcpu.cc:316:ArielCPU] Completed processing application arguments.
ArielComponent[arielcpu.cc:323:ArielCPU] Creating core to cache links...
ArielComponent[arielcpu.cc:333:ArielCPU] Creating processor cores and cache links...
ArielComponent[arielcpu.cc:336:ArielCPU] Configuring cores and cache links...
ArielComponent[arielcpu.cc:362:ArielCPU] Registering ArielCPU clock at 1GHz
ArielComponent[arielcpu.cc:366:ArielCPU] Clocks registered.
ArielComponent[arielcpu.cc:374:ArielCPU] Completed initialization of the Ariel CPU.
l2cache_0: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
L3cache: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 5 cycles.
TxnGen:: maxOutstandingReqs is missing... No limit to the maximum number of outstanding transactions
TxnGen:: maxTxns is missing... No limit to the maximum number of transactions
Setting txn trace output to arielTrace
Device Controller is not specified... c_DeviceDriver (default) will be used
boolDualCommandBus value is missing... disabled
boolMultiCycleACT value is missing... disabled
numPChannelsPerChannel value is missing... 
boolUseSBRefresh (single bank refresh) param value is missing... disabled (default)
Attaching Channel0 to Rank0
Attaching Channel0 to Rank1
Transaction Scheduler is not specified... c_TxnScheduler (default) will be used
txnSchedulingPolicy value is missing... FCFS policy will be used
boolReadFirstTxnScheduling value is missing... it will be 32 (default)
Address map string: _r_l_R_B_b_h_
boolEnableQuickRes param value is missing... disabled
numPChannelsPerChannel value is missing... 
SSTARIEL: Loading Ariel Tool to connect to SST on pipe: /sst_shmem_29613-0-1681692777 max instruction count: 1000000000 max core count: 1
SSTARIEL: Function profiling is disabled.
ArielComponent[arielcpu.cc:382:init] Launching PIN...
ArielComponent[arielcpu.cc:387:init] Returned from launching PIN.  Waiting for child to attach.
ArielComponent[arielcpu.cc:390:init] Child has attached!
CramSim.TxnGen[c_TxnGen.cpp:222:sendRequest] [cycle:28561000] addr: 0x240 isRead:1 seqNum:4294967296
[c_Controller.handleIncommingTransaction]Cycle:28561833 Cmd:READ seqNum: 4294967296 addr:0x240 CH:28943920 PCH:0 Rank:-1 BG:682496 B:1835102787 Row:778922323 Col:1698979683 BankId:1953394499
[Controller queues new txn]Cycle:28562000 Cmd:READ seqNum: 4294967296 addr:0x240 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
[c_TxnScheduler]Cycle:28562000 Cmd:READ seqNum: 4294967296 addr:0x240 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
[c_TxnConverter]Cycle:28562000 Cmd:ACT seqNum: 0 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
[c_TxnConverter]Cycle:28562000 Cmd:READ seqNum: 1 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
[c_TxnConverter]Cycle:28562000 Cmd:PRE seqNum: 2 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
[c_CmdScheduler]Cycle:28562000 Cmd:ACT seqNum: 0 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
CramSim.Controller[c_DeviceDriver.cpp:853:sendCommand] Cycle:28562000 Cmd:ACT CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18 CmdSeq:0
[c_CmdScheduler]Cycle:28565000 Cmd:READ seqNum: 1 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
CramSim.Controller[c_DeviceDriver.cpp:853:sendCommand] Cycle:28565000 Cmd:READ CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18 CmdSeq:1
[c_CmdScheduler]Cycle:28569000 Cmd:PRE seqNum: 2 CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18
CramSim.Controller[c_DeviceDriver.cpp:853:sendCommand] Cycle:28569000 Cmd:PRE CH:0 PCH:0 Rank:1 BG:0 B:2 Row:0 Col:0 BankId:18 CmdSeq:2
CramSim.TxnGen[c_TxnGen.cpp:166:handleResEvent] [cycle:28570833] addr: 0x240 isRead:1 seqNum:4294967296
