{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:b0M2c_1WBrUC", "title": "Recommended methods to study resistive switching devices", "published_by": "Advanced Electronic Materials 5 (1), 1800143, 2019", "authors": ["M Lanza", "HSP Wong", "E Pop", "D Ielmini", "D Strukov", "BC Regan", "L Larcher", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5394232910896550608", "cited_by": 524.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:_xSYboBqXhAC", "title": "Electronic synapses made of layered two-dimensional materials", "published_by": "Nature Electronics 1 (8), 458-465, 2018", "authors": ["Y Shi", "X Liang", "B Yuan", "V Chen", "H Li", "F Hui", "Z Yu", "F Yuan", "E Pop", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17235976426913684320", "cited_by": 492.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:mB3voiENLucC", "title": "A physics-based compact model of metal-oxide-based RRAM DC and AC operations", "published_by": "IEEE Transactions on Electron Devices 60 (12), 4090-4097, 2013", "authors": ["P Huang", "XY Liu", "B Chen", "H Li", "YJ Wang", "YX Deng", "KL Wei", "L Zeng", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14275542531172137880", "cited_by": 192.0, "year": 2013}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:a0OBvERweLwC", "title": "Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study", "published_by": "2018 IEEE International Solid-State Circuits Conference-(ISSCC), 492-494, 2018", "authors": ["TF Wu", "H Li", "PC Huang", "A Rahimi", "JM Rabaey", "HSP Wong", "MM Shulaker", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17438430664841112322", "cited_by": 133.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:SeFeTyx0c_EC", "title": "Hyperdimensional computing with 3D VRRAM in-memory kernels: Device-architecture co-design for energy-efficient, error-resilient language recognition", "published_by": "2016 IEEE International Electron Devices Meeting (IEDM), 16.1. 1-16.1. 4, 2016", "authors": ["H Li", "TF Wu", "A Rahimi", "KS Li", "M Rusch", "CH Lin", "JL Hsu", "MM Sabry", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17086993026605022995", "cited_by": 133.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:HDshCWvjkbEC", "title": "A SPICE model of resistive random access memory for large-scale memory array simulation", "published_by": "IEEE Electron Device Letters 35 (2), 211-213, 2014", "authors": ["H Li", "P Huang", "B Gao", "B Chen", "X Liu", "J Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6975893962783700425", "cited_by": 127.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:P5F9QuxV20EC", "title": "Device and materials requirements for neuromorphic computing", "published_by": "Journal of Physics D: Applied Physics 52 (11), 113001, 2019", "authors": ["R Islam", "H Li", "PY Chen", "W Wan", "HY Chen", "B Gao", "H Wu", "S Yu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3943382699848571101", "cited_by": 125.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:R3hNpaxXUhUC", "title": "Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model", "published_by": "Design, Automation & Test in Europe (DATE), 1425, 2015", "authors": ["H Li", "Z Jiang", "P Huang", "Y Wu", "HY Chen", "B Gao", "X Liu", "J Kang", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=705162977953495004", "cited_by": 95.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:dshw04ExmUIC", "title": "Ternary content-addressable memory with MoS 2 transistors for massively parallel data search", "published_by": "Nature Electronics 2 (3), 108-114, 2019", "authors": ["R Yang", "H Li", "KKH Smithe", "TR Kim", "K Okabe", "E Pop", "JA Fan", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13570932507929853034", "cited_by": 89.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:_Qo2XoVZTnwC", "title": "A learnable parallel processing architecture towards unity of memory and computing", "published_by": "Scientific Reports 5 (13330), 2015", "authors": ["H Li", "B Gao", "Z Chen", "Y Zhao", "P Huang", "H Ye", "L Liu", "X Liu", "J Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15472943130803755992", "cited_by": 87.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:M05iB0D1s5AC", "title": "Four-layer 3D vertical RRAM integrated with FinFET as a versatile computing unit for brain-inspired cognitive information processing", "published_by": "2016 IEEE Symposium on VLSI Technology, 2016", "authors": ["H Li", "KS Li", "CH Lin", "JL Hsu", "WC Chiu", "MC Chen", "TT Wu", "J Sohn", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1019601406792614958", "cited_by": 75.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:3s1wT3WcHBgC", "title": "Resistive RAM-Centric Computing: Design and Modeling Methodology", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 64 (9), 2263-2273, 2017", "authors": ["H Li", "TF Wu", "S Mitra", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4174479661036437576", "cited_by": 69.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:abG-DnoFyZgC", "title": "Hyperdimensional Computing Exploiting Carbon Nanotube FETs, Resistive RAM, and Their Monolithic 3D Integration", "published_by": "IEEE Journal of Solid-State Circuits 53 (11), 3183-3196, 2018", "authors": ["TF Wu", "H Li", "PC Huang", "A Rahimi", "G Hills", "B Hodson", "W Hwang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15770079656021854085", "cited_by": 64.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:738O_yMBCRsC", "title": "TIMELY: Pushing Data Movements and Interfaces in PIM Accelerators Towards Local and in Time Domain", "published_by": "IEEE/ACM International Symposium on Computer Architecture (ISCA), 2020", "authors": ["W Li", "P Xu", "Y Zhao", "H Li", "Y Xie", "Y Lin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13485245446235607687", "cited_by": 60.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:f2IySw72cVMC", "title": "Stanford Memory Trends", "published_by": "Tech. Report, 2017", "authors": ["HSP Wong", "C Ahn", "J Cao", "HY Chen", "SB Eryilmaz", "SW Fong", "JA Incorvia", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11323872089622840869", "cited_by": 58.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:NaGl4SEjCO4C", "title": "Optimized learning scheme for grayscale image recognition in a RRAM based analog neuromorphic system", "published_by": "IEEE International Electron Devices Meeting (IEDM), 17.7.1 - 17.7.4, 2015", "authors": ["Z Chen", "B Gao", "Z Zhou", "P Huang", "H Li", "W Ma", "D Zhu", "L Liu", "X Liu", "J Kang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15196278842635055257", "cited_by": 54.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:SP6oXDckpogC", "title": "On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 131, 2019", "authors": ["H Li", "M Bhargava", "PN Whatmough", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3378879048887810307", "cited_by": 53.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:5Ul4iDaHHb8C", "title": "SAPIENS: A 64-kb RRAM-Based Non-Volatile Associative Memory for One-Shot Learning and Inference at the Edge", "published_by": "IEEE Transactions on Electron Devices, 2021", "authors": ["H Li", "WC Chen", "A Levy", "CH Wang", "H Wang", "PH Chen", "W Wan", "WS Khwa", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8233921612585574231", "cited_by": 35.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:KxtntwgDAa4C", "title": "A 43pJ/Cycle Non-Volatile Microcontroller with 4.7 \u03bcs Shutdown/Wake-up Integrating 2.3-bit/Cell Resistive RAM and Resilience Techniques", "published_by": "2019 IEEE International Solid-State Circuits Conference-(ISSCC), 226-228, 2019", "authors": ["TF Wu", "BQ Le", "R Radway", "A Bartolo", "W Hwang", "S Jeong", "H Li", "P Tandon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6281894349189193609,4794181997711553610", "cited_by": 33.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&citation_for_view=0zX2pcwAAAAJ:4DMP91E08xMC", "title": "Write disturb analyses on half-selected cells of cross-point RRAM arrays", "published_by": "IEEE International Reliability Physics Symposium (IRPS), MY. 3.1-MY. 3.4, 2014", "authors": ["H Li", "HY Chen", "Z Chen", "B Chen", "R Liu", "G Qiu", "P Huang", "F Zhang", "Z Jiang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=959680965077486357", "cited_by": 31.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:J_g5lzvAfSwC", "title": "Modeling and Optimization of Bilayered TaO\u2093 RRAM Based on Defect Evolution and Phase Transition Effects", "published_by": "IEEE Transactions on Electron Devices 63 (4), 1524 - 1532, 2016", "authors": ["Y Zhao", "P Huang", "Z Chen", "C Liu", "H Li", "B Chen", "W Ma", "F Zhang", "B Gao", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12763437076523850555", "cited_by": 30.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:pqnbT2bcN3wC", "title": "Device and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays", "published_by": "IEEE Transactions on Electron Devices 64 (12), 4928-4936, 2017", "authors": ["H Li", "P Huang", "B Gao", "X Liu", "J Kang", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7048160773494291594", "cited_by": 27.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:RGFaLdJalmkC", "title": "Oxide-based RRAM: Requirements and challenges of modeling and simulation", "published_by": "IEEE International Electron Devices Meeting (IEDM), 5.4.1 - 5.4.4, 2015", "authors": ["JF Kang", "B Gao", "P Huang", "H Li", "YD Zhao", "Z Chen", "C Liu", "LF Liu", "XY Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13008319513702201679", "cited_by": 27.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:XiSMed-E-HIC", "title": "Next-Generation Ultrahigh-Density 3-D Vertical Resistive Switching Memory (VRSM)\u2014Part II: Design Guidelines for Device, Array, and Architecture", "published_by": "IEEE Transactions on Electron Devices 66 (12), 5147-5154, 2019", "authors": ["Z Jiang", "S Qin", "H Li", "S Fujii", "D Lee", "S Wong", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16085766167306372083", "cited_by": 26.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:GnPB-g6toBAC", "title": "Nonvolatile Logic and In Situ Data Transfer Demonstrated in Crossbar Resistive RAM Array", "published_by": "IEEE Electron Device Letters 36 (11), 1142-1145, 2015", "authors": ["H Li", "Z Chen", "W Ma", "B Gao", "P Huang", "L Liu", "X Liu", "J Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8951457294441837802", "cited_by": 25.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:dhFuZR0502QC", "title": "Analysis of the voltage-time dilemma of metal oxide-based RRAM and solution exploration of high speed and low voltage AC switching", "published_by": "IEEE Trans. Nanotechnology 13, 1127-1132, 2014", "authors": ["P Huang", "Y Wang", "H Li", "B Gao", "B Chen", "F Zhang", "L Zeng", "G Du", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10322092267456460960", "cited_by": 25.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:u9iWguZQMMsC", "title": "Next-generation ultrahigh-density 3-D vertical resistive switching memory (VRSM)\u2014Part I: Accurate and computationally efficient modeling", "published_by": "IEEE Transactions on Electron Devices 66 (12), 5139-5146, 2019", "authors": ["S Qin", "Z Jiang", "H Li", "S Fujii", "D Lee", "SS Wong", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3452366004195411883", "cited_by": 20.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:hMod-77fHWUC", "title": "3-D Resistive Memory Arrays: From Intrinsic Switching Behaviors to Optimization Guidelines", "published_by": "IEEE Transactions on Electron Devices 62 (10), 3160-3167, 2015", "authors": ["H Li", "B Gao", "HY Chen", "Z Chen", "P Huang", "R Liu", "L Zhao", "ZJ Jiang", "L Liu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9351335337103942019", "cited_by": 19.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:pyW8ca7W8N0C", "title": "2D molybdenum disulfide (MoS 2) transistors driving RRAMs with 1T1R configuration", "published_by": "2017 IEEE International Electron Devices Meeting (IEDM), 19.5. 1-19.5. 4, 2017", "authors": ["R Yang", "H Li", "KKH Smithe", "TR Kim", "K Okabe", "E Pop", "JA Fan", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1146328068797772512", "cited_by": 17.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:B3FOqHPlNUQC", "title": "One-Shot Learning with Memory-Augmented Neural Networks Using a 64-kbit, 118 GOPS/W RRAM-Based Non-Volatile Associative Memory", "published_by": "2021 Symposium on VLSI Technology, 1-2, 2021", "authors": ["H Li", "WC Chen", "A Levy", "CH Wang", "H Wang", "PH Chen", "W Wan", "HSP Wong", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10839138572422653135", "cited_by": 16.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:1sJd4Hv_s6UC", "title": "Selector Requirements for Tera-Bit Ultra-High-Density 3D Vertical RRAM", "published_by": "2018 IEEE Symposium on VLSI Technology, 2018", "authors": ["Z Jiang", "S Qin", "H Li", "S Fujii", "D Lee", "S Wong", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10593317611347962970", "cited_by": 16.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:hC7cP41nSMkC", "title": "Modeling and design optimization of ReRAM", "published_by": "Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific, 2015", "authors": ["J Kang", "H Li", "P Huang", "Z Chen", "B Gao", "X Liu", "Z Jiang", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15812112487641413686", "cited_by": 16.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:QIV2ME_5wuYC", "title": "Towards high-speed, write-disturb tolerant 3D vertical RRAM arrays", "published_by": "Symposium on VLSI Technology (VLSI-T), 2014", "authors": ["HY Chen", "B Gao", "H Li", "R Liu", "P Huang", "Z Chen", "B Chen", "F Zhang", "L Zhao", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12519380482403584276", "cited_by": 15.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:qxL8FJ1GzNcC", "title": "Statistical assessment methodology for the design and optimization of cross-point RRAM arrays", "published_by": "IEEE International Memory Workshop (IMW), 30-33, 2014", "authors": ["H Li", "Z Jiang", "P Huang", "HY Chenl", "B Chen", "R Liu", "Z Chen", "F Zhang", "L Liu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16028212387584478353", "cited_by": 12.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:7PzlFSSx8tAC", "title": "Parameters extraction on HfOx based RRAM", "published_by": "Solid State Device Research Conference (ESSDERC), 2014 44th European, 250-253, 2014", "authors": ["P Huang", "B Chen", "H Li", "Z Chen", "B Gao", "XLJ Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1350032863062783521", "cited_by": 12.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:ZHo1McVdvXMC", "title": "Device-architecture co-design for hyperdimensional computing with 3d vertical resistive switching random access memory (3D VRRAM)", "published_by": "VLSI Technology, Systems and Application (VLSI-TSA), 1-2, 2017", "authors": ["H Li", "TF Wu", "S Mitra", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10019527820949646654", "cited_by": 10.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:CHSYGLWDkRkC", "title": "Hyperdimensional Computing Nanosystem", "published_by": "arXiv preprint arXiv:1811.09557, 2018", "authors": ["A Rahimi", "TF Wu", "H Li", "JM Rabaey", "HSP Wong", "MM Shulaker", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1495194336551405037", "cited_by": 9.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:g5m5HwL7SMYC", "title": "Design and Application of Oxide-Based Resistive Switching Devices for Novel Computing Architectures", "published_by": "IEEE Journal of the Electron Devices Society 4 (5), 307-313, 2016", "authors": ["J Kang", "P Huang", "B Gao", "H Li", "Z Chen", "Y Zhao", "C Liu", "L Liu", "X Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8420727206079715679", "cited_by": 7.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:lSLTfruPkqcC", "title": "Disturbance characteristics of half-selected cells in a cross-point resistive switching memory array", "published_by": "Nanotechnology 27 (21), 215204-215211, 2016", "authors": ["Z Chen", "H Li", "HY Chen", "B Chen", "R Liu", "P Huang", "F Zhang", "Z Jiang", "H Ye", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11806897655205049891", "cited_by": 6.0, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:-f6ydRqryjwC", "title": "Optimization of uniformity in resistive switching memory by reducing thermal effect", "published_by": "IEEE International Conference on Solid-State and Integrated Circuit\u00a0\u2026, 2014", "authors": ["Z Chen", "P Huang", "H Li", "B Chen", "B Gao", "L Liu", "X Liu", "J Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14135566407765386534", "cited_by": 6.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:e5wmG9Sq2KIC", "title": "Insights into resistive switching characteristics of TaOX-RRAM by Monte-Carlo simulation", "published_by": "VLSI Technology, Systems and Application (VLSI-TSA), 2015 International\u00a0\u2026, 2015", "authors": ["Y Zhao", "P Huang", "Z Chen", "C Liu", "H Li", "B Chen", "W Ma", "F Zhang", "B Gao", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18003257257691073571", "cited_by": 5.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:Tiz5es2fbqcC", "title": "Heterogeneous 3D nano-systems: The N3XT approach?", "published_by": "NANO-CHIPS 2030: On-Chip AI for an Efficient Data-Driven World, 127-151, 2020", "authors": ["D Rich", "A Bartolo", "C Gilardo", "B Le", "H Li", "R Park", "RM Radway", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17814123732622171127", "cited_by": 4.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:nb7KW1ujOQ8C", "title": "First Principles Study of Memory Selectors using Heterojunctions of 2D Layered Materials", "published_by": "2018 IEEE International Electron Devices Meeting (IEDM), 24.3. 1-24.3. 4, 2018", "authors": ["L Li", "B Magyari-K\u00f6pe", "CH Wang", "S Deshmukh", "Z Jiang", "H Li", "Y Yang", "H Li", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=560603780292333761", "cited_by": 4.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:TQgYirikUcIC", "title": "Impact of pulse rise time on programming of cross-point RRAM arrays", "published_by": "VLSI Technology, Systems and Application (VLSI-TSA), 2014 International\u00a0\u2026, 2014", "authors": ["R Liu", "HY Chen", "H Li", "P Huang", "L Zhao", "Z Chen", "F Zhang", "B Chen", "L Liu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11980868737125003925", "cited_by": 4.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:OU6Ihb5iCvQC", "title": "Neuro-inspired computing with emerging memories: where device physics meets learning algorithms", "published_by": "Spintronics XII 11090, 139-145, 2019", "authors": ["H Li", "P Raina", "HSP Wong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4741571771058876082", "cited_by": 3.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:ZeXyd9-uunAC", "title": "Simulation of the RRAM based nonvolatile SRAM cell", "published_by": "IEEE International Conference on Solid-State and Integrated Circuit\u00a0\u2026, 2014", "authors": ["Y Zheng", "P Huang", "H Li", "X Liu", "J Kang", "G Du"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2212450353388114815", "cited_by": 3.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:4fKUyHm3Qg0C", "title": "Hyperdimensional computing nanosystem: in-memory computing using monolithic 3D integration of RRAM and CNFET", "published_by": "Memristive Devices for Brain-Inspired Computing, 195-219, 2020", "authors": ["A Rahimi", "TF Wu", "H Li", "JM Rabaey", "HSP Wong", "MM Shulaker", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7345131913639578696", "cited_by": 2.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:NMxIlDl6LWMC", "title": "Simulation of TaOx-RRAM with Ta2O5\u2212x/TaO2\u2212x stack engineering", "published_by": "Simulation of Semiconductor Processes and Devices (SISPAD), 2015\u00a0\u2026, 2015", "authors": ["Y Zhao", "P Huang", "Z Chen", "C Liu", "H Li", "W Ma", "B Gao", "X Liu", "J Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1107010752001264939", "cited_by": 2.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:O3NaXMp0MMsC", "title": "Understanding the underlying physics of superior endurance in Bi-layered TaO X-RRAM", "published_by": "2015 Silicon Nanoelectronics Workshop (SNW), 1-2, 2015", "authors": ["YD Zhao", "P Huang", "Z Chen", "C Liu", "HT Li", "WJ Ma", "B Gao", "XY Liu", "JF Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13304759249915362447", "cited_by": 1.0, "year": 2015}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:L8Ckcad2t8MC", "title": "A comprehensive speed-power analysis of resistive switching memory arrays with selection devices", "published_by": "IEEE International Conference on Solid-State and Integrated Circuit\u00a0\u2026, 2014", "authors": ["H Li", "P Huang", "Z Chen", "B Chen", "B Gao", "L Liu", "X Liu", "J Kang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16254365581689071711", "cited_by": 1.0, "year": 2014}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:eJXPG6dFmWUC", "title": "Emerging Hardware Technologies and 3D System Integration for Ubiquitous Machine Intelligence", "published_by": "2023 60th ACM/IEEE Design Automation Conference (DAC), 1-2, 2023", "authors": ["H Li"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:LPZeul_q3PIC", "title": "RRAM-CMOS integrated hardware for efficient learning and inference at the edge", "published_by": "https://searchworks.stanford.edu/view/14232861, 2022", "authors": ["H Li"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:tS2w5q8j5-wC", "title": "Monte Carlo Simulation of a Three-Terminal RRAM with Applications to Neuromorphic Computing", "published_by": "2020 International Conference on Simulation of Semiconductor Processes and\u00a0\u2026, 2020", "authors": ["A Balasingam", "A Levy", "H Li", "P Raina"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:rO6llkc54NcC", "title": "Design and application of resistive switching devices for novel computing/memory architectures", "published_by": "2016 13th IEEE International Conference on Solid-State and Integrated\u00a0\u2026, 2016", "authors": ["J Kang", "P Huang", "H Li", "B Gao", "Y Zhao", "R Han", "Z Zhou", "Z Chen", "C Liu", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2016}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=0zX2pcwAAAAJ&cstart=20&pagesize=80&citation_for_view=0zX2pcwAAAAJ:isC4tDSrTZIC", "title": "Reliability simulation of TMO RRAM", "published_by": "Physical and Failure Analysis of Integrated Circuits (IPFA), 2015 IEEE 22nd\u00a0\u2026, 2015", "authors": ["X Liu", "P Huang", "B Gao", "H Li", "Y Zhao", "J Kang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["2899", "25", "36"], "Since 2018": ["2561", "22", "32"]}, "chart": {"2014": 16, "2015": 47, "2016": 115, "2017": 150, "2018": 163, "2019": 381, "2020": 484, "2021": 514, "2022": 597, "2023": 419}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=HWxGEesAAAAJ&hl=en", "name": "H.-S. Philip Wong", "ext": "Professor of Electrical Engineering, Stanford University"}, {"link": "https://scholar.google.com/citations?user=SCdhzWoAAAAJ&hl=en", "name": "Subhasish Mitra", "ext": "William E. Ayer Professor, Stanford University"}, {"link": "https://scholar.google.com/citations?user=tRW2V-0AAAAJ&hl=en", "name": "Eric Pop", "ext": "Pease-Ye Professor of Electrical Engineering & Materials Science, Stanford University"}, {"link": "https://scholar.google.com/citations?user=XFgMpqYAAAAJ&hl=en", "name": "Shimeng Yu", "ext": "Georgia Institute of Technology, Professor of ECE"}, {"link": "https://scholar.google.com/citations?user=GP64q_kAAAAJ&hl=en", "name": "Jan Rabaey", "ext": "Professor of EECS, University of California at Berkeley"}, {"link": "https://scholar.google.com/citations?user=yx0pEmYAAAAJ&hl=en", "name": "Abbas Rahimi", "ext": "Research Staff Member, IBM Research-Zurich"}, {"link": "https://scholar.google.com/citations?user=ac1SojMAAAAJ&hl=en", "name": "Max Shulaker", "ext": "Massachusetts Institute of Technology"}, {"link": "https://scholar.google.com/citations?user=UMtFllgAAAAJ&hl=en", "name": "Mario Lanza", "ext": "King Abdullah University of Science and Technology (KAUST)"}, {"link": "https://scholar.google.com/citations?user=rx_hNNEAAAAJ&hl=en", "name": "Priyanka Raina", "ext": "Assistant Professor, Stanford University"}, {"link": "https://scholar.google.com/citations?user=dio8IesAAAAJ&hl=en", "name": "Yingyan (Celine) Lin", "ext": "Associate Professor, Georgia Institute of Technology"}, {"link": "https://scholar.google.com/citations?user=hu3x-LoAAAAJ&hl=en", "name": "Paul N Whatmough", "ext": "Qualcomm AI Research, Harvard University"}, {"link": "https://scholar.google.com/citations?user=7rcOEiIAAAAJ&hl=en", "name": "Meng-Fan Chang", "ext": "National Tsing Hua University, Taiwan"}, {"link": "https://scholar.google.com/citations?user=mr-DwkYAAAAJ&hl=en", "name": "Edith BEIGNE", "ext": "CEA"}], "interests": ["Energy-Efficient Computing", "Non-Volatile Memories", "In-Memory Computing", "AI Accelerators"], "affiliates": [{"name": "Purdue University", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=9642744976452465328"}], "last_updated": "2023/10/31 20:28"}