Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ise_save/p5CPU/mips_testbench_isim_beh.exe -prj D:/ise_save/p5CPU/mips_testbench_beh.prj work.mips_testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ise_save/p5CPU/W_register.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/RFcontroller.v" into library work
WARNING:HDLCompiler:751 - "D:/ise_save/p5CPU/RFcontroller.v" Line 136: Redeclaration of ansi port RSDsel is not allowed
Analyzing Verilog file "D:/ise_save/p5CPU/M_register.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/IFU.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/GRF.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/E_register.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/EXT.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/D_register.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/DM.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/controller.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/compare.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/ALU.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/datapath.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/mips.v" into library work
Analyzing Verilog file "D:/ise_save/p5CPU/mips_testbench.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IFU
Compiling module D_register
Compiling module GRF
Compiling module EXT
Compiling module compare
Compiling module E_register
Compiling module ALU
Compiling module M_register
Compiling module DM
Compiling module W_register
Compiling module controller
Compiling module RFcontroller
Compiling module datapath
Compiling module mips
Compiling module mips_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable D:/ise_save/p5CPU/mips_testbench_isim_beh.exe
Fuse Memory Usage: 45276 KB
Fuse CPU Usage: 1390 ms
