

================================================================
== Vitis HLS Report for 'slt'
================================================================
* Date:           Mon Aug 23 09:44:00 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.094 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        8|  40.000 ns|  80.000 ns|    4|    8|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1297|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|      551|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      551|     1436|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_64_1_1_U114  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln45_fu_195_p2    |         +|   0|  0|   21|          14|           3|
    |add_ln60_1_fu_174_p2  |         +|   0|  0|   26|          19|           7|
    |add_ln60_2_fu_161_p2  |         +|   0|  0|   21|          14|           2|
    |add_ln60_fu_150_p2    |         +|   0|  0|   39|          32|           2|
    |i_fu_289_p2           |         +|   0|  0|   10|           3|           1|
    |y_fu_208_p2           |         +|   0|  0|   26|          19|           7|
    |sub_ln213_fu_336_p2   |         -|   0|  0|   71|          64|          64|
    |icmp_ln211_fu_295_p2  |      icmp|   0|  0|    9|           3|           4|
    |k1_fu_342_p2          |      icmp|   0|  0|   29|          64|          64|
    |k2_fu_352_p2          |      icmp|   0|  0|   29|          64|          64|
    |lshr_ln213_fu_327_p2  |      lshr|   0|  0|  950|         256|         256|
    |k_9_fu_358_p2         |        or|   0|  0|    2|           1|           1|
    |xor_ln194_fu_275_p2   |       xor|   0|  0|   64|          64|          64|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1297|         617|         539|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |ap_phi_mux_cond_phi_fu_135_p4  |   9|          2|    1|          2|
    |cond_reg_132                   |   9|          2|    1|          2|
    |i_4_reg_110                    |   9|          2|    3|          6|
    |k_reg_121                      |   9|          2|    1|          2|
    |state_address0                 |  20|          4|   14|         56|
    |state_address1                 |  14|          3|   14|         42|
    |state_we0                      |   9|          2|    4|          8|
    |state_we1                      |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 119|         25|   71|        188|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+-----+----+-----+-----------+
    |         Name         |  FF | LUT| Bits| Const Bits|
    +----------------------+-----+----+-----+-----------+
    |ap_CS_fsm             |    5|   0|    5|          0|
    |cond_reg_132          |    1|   0|    1|          0|
    |i_4_reg_110           |    3|   0|    3|          0|
    |k_reg_121             |    1|   0|    1|          0|
    |state_addr_5_reg_385  |   14|   0|   14|          0|
    |state_load_5_reg_416  |  256|   0|  256|          0|
    |tmp_6_reg_421         |    1|   0|    1|          0|
    |trunc_ln60_1_reg_374  |   14|   0|   14|          0|
    |trunc_ln60_2_reg_391  |   64|   0|   64|          0|
    |trunc_ln60_6_reg_396  |   64|   0|   64|          0|
    |trunc_ln60_7_reg_401  |   64|   0|   64|          0|
    |trunc_ln60_8_reg_406  |   64|   0|   64|          0|
    +----------------------+-----+----+-----+-----------+
    |Total                 |  551|   0|  551|          0|
    +----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|           slt|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|           slt|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|           slt|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|           slt|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|           slt|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|           slt|  return value|
|state_address0  |  out|   14|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|   32|   ap_memory|         state|         array|
|state_d0        |  out|  256|   ap_memory|         state|         array|
|state_q0        |   in|  256|   ap_memory|         state|         array|
|state_address1  |  out|   14|   ap_memory|         state|         array|
|state_ce1       |  out|    1|   ap_memory|         state|         array|
|state_we1       |  out|   32|   ap_memory|         state|         array|
|state_d1        |  out|  256|   ap_memory|         state|         array|
|state_q1        |   in|  256|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 6 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 7 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 8 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 8 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 9 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 10 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 11 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 12 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 13 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 14 [1/1] (1.05ns)   --->   "%add_ln60_2 = add i14 %trunc_ln60_1, i14 16383" [./execution_state.hpp:60]   --->   Operation 14 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_2, i5 0" [./execution_state.hpp:60]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.12ns)   --->   "%add_ln60_1 = add i19 %shl_ln, i19 64" [./execution_state.hpp:60]   --->   Operation 16 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln60_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_1, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 17 'partselect' 'lshr_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i14 %lshr_ln60_3" [./execution_state.hpp:60]   --->   Operation 18 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i256 %state, i64 0, i64 %zext_ln60_1" [./execution_state.hpp:60]   --->   Operation 19 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (1.29ns)   --->   "%state_load_4 = load i14 %state_addr_4" [./execution_state.hpp:60]   --->   Operation 20 'load' 'state_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_3 : Operation 21 [1/1] (1.05ns)   --->   "%add_ln45 = add i14 %trunc_ln60_1, i14 16382" [./execution_state.hpp:45]   --->   Operation 21 'add' 'add_ln45' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45, i5 0" [./execution_state.hpp:45]   --->   Operation 22 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.12ns)   --->   "%y = add i19 %shl_ln5, i19 64" [./execution_state.hpp:45]   --->   Operation 23 'add' 'y' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %y, i32 5, i32 18" [./instructions.hpp:193]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i14 %lshr_ln" [./instructions.hpp:193]   --->   Operation 25 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i256 %state, i64 0, i64 %zext_ln193" [./instructions.hpp:193]   --->   Operation 26 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.29ns)   --->   "%state_load_5 = load i14 %state_addr_5" [./instructions.hpp:193]   --->   Operation 27 'load' 'state_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 2.08>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 29 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (1.29ns)   --->   "%state_load_4 = load i14 %state_addr_4" [./execution_state.hpp:60]   --->   Operation 30 'load' 'state_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i256 %state_load_4" [./execution_state.hpp:60]   --->   Operation 31 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 32 'partselect' 'trunc_ln60_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 33 'partselect' 'trunc_ln60_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_4, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 34 'partselect' 'trunc_ln60_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %state_load_4, i32 63" [./instructions.hpp:192]   --->   Operation 35 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (1.29ns)   --->   "%state_load_5 = load i14 %state_addr_5" [./instructions.hpp:193]   --->   Operation 36 'load' 'state_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i256 %state_load_5" [./instructions.hpp:193]   --->   Operation 37 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.32ns)   --->   "%xor_ln194 = xor i64 %trunc_ln193, i64 %trunc_ln60_2" [./instructions.hpp:194]   --->   Operation 38 'xor' 'xor_ln194' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln194, i32 63" [./instructions.hpp:194]   --->   Operation 39 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.46ns)   --->   "%br_ln194 = br i1 %tmp_6, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader, void %._crit_edge" [./instructions.hpp:194]   --->   Operation 40 'br' 'br_ln194' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 41 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/int128.hpp:211]   --->   Operation 41 'br' 'br_ln211' <Predicate = (!tmp_6)> <Delay = 0.46>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%i_4 = phi i3 %i, void %.split, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 42 'phi' 'i_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%k = phi i1 %k_9, void %.split, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 43 'phi' 'k' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.71ns)   --->   "%i = add i3 %i_4, i3 1" [./intx/int128.hpp:211]   --->   Operation 44 'add' 'i' <Predicate = (!tmp_6)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i_4, i3 4" [./intx/int128.hpp:211]   --->   Operation 45 'icmp' 'icmp_ln211' <Predicate = (!tmp_6)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split, void %._crit_edge.loopexit" [./intx/int128.hpp:211]   --->   Operation 47 'br' 'br_ln211' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i_4" [./intx/intx.hpp:50]   --->   Operation 48 'trunc' 'trunc_ln50' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_2, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %trunc_ln60_8, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 49 'mux' 'tmp' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0" [./intx/int128.hpp:213]   --->   Operation 50 'bitconcatenate' 'shl_ln6' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i8 %shl_ln6" [./intx/int128.hpp:213]   --->   Operation 51 'zext' 'zext_ln213' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.44ns)   --->   "%lshr_ln213 = lshr i256 %state_load_5, i256 %zext_ln213" [./intx/int128.hpp:213]   --->   Operation 52 'lshr' 'lshr_ln213' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i256 %lshr_ln213" [./intx/int128.hpp:213]   --->   Operation 53 'trunc' 'trunc_ln213' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp, i64 %trunc_ln213" [./intx/int128.hpp:213]   --->   Operation 54 'sub' 'sub_ln213' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp, i64 %trunc_ln213" [./intx/int128.hpp:214]   --->   Operation 55 'icmp' 'k1' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 56 'zext' 'zext_ln215' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 57 'icmp' 'k2' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.14ns)   --->   "%k_9 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 58 'or' 'k_9' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!tmp_6 & !icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.46ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!tmp_6 & icmp_ln211)> <Delay = 0.46>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%cond = phi i1 %tmp_5, void, i1 %k, void %._crit_edge.loopexit"   --->   Operation 61 'phi' 'cond' <Predicate = (icmp_ln211) | (tmp_6)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i1 %cond" [./instructions.hpp:194]   --->   Operation 62 'zext' 'zext_ln194' <Predicate = (icmp_ln211) | (tmp_6)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.29ns)   --->   "%store_ln194 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_5, i256 %zext_ln194, i32 4294967295" [./instructions.hpp:194]   --->   Operation 63 'store' 'store_ln194' <Predicate = (icmp_ln211) | (tmp_6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln195 = ret" [./instructions.hpp:195]   --->   Operation 64 'ret' 'ret_ln195' <Predicate = (icmp_ln211) | (tmp_6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr                 (getelementptr         ) [ 001000]
state_load                 (load                  ) [ 000000]
trunc_ln60                 (trunc                 ) [ 000000]
trunc_ln60_1               (trunc                 ) [ 000100]
add_ln60                   (add                   ) [ 000000]
zext_ln60                  (zext                  ) [ 000000]
store_ln60                 (store                 ) [ 000000]
add_ln60_2                 (add                   ) [ 000000]
shl_ln                     (bitconcatenate        ) [ 000000]
add_ln60_1                 (add                   ) [ 000000]
lshr_ln60_3                (partselect            ) [ 000000]
zext_ln60_1                (zext                  ) [ 000000]
state_addr_4               (getelementptr         ) [ 000010]
add_ln45                   (add                   ) [ 000000]
shl_ln5                    (bitconcatenate        ) [ 000000]
y                          (add                   ) [ 000000]
lshr_ln                    (partselect            ) [ 000000]
zext_ln193                 (zext                  ) [ 000000]
state_addr_5               (getelementptr         ) [ 000011]
specinterface_ln0          (specinterface         ) [ 000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
state_load_4               (load                  ) [ 000000]
trunc_ln60_2               (trunc                 ) [ 000001]
trunc_ln60_6               (partselect            ) [ 000001]
trunc_ln60_7               (partselect            ) [ 000001]
trunc_ln60_8               (partselect            ) [ 000001]
tmp_5                      (bitselect             ) [ 000011]
state_load_5               (load                  ) [ 000001]
trunc_ln193                (trunc                 ) [ 000000]
xor_ln194                  (xor                   ) [ 000000]
tmp_6                      (bitselect             ) [ 000011]
br_ln194                   (br                    ) [ 000011]
br_ln211                   (br                    ) [ 000011]
i_4                        (phi                   ) [ 000001]
k                          (phi                   ) [ 000001]
i                          (add                   ) [ 000011]
icmp_ln211                 (icmp                  ) [ 000001]
empty                      (speclooptripcount     ) [ 000000]
br_ln211                   (br                    ) [ 000000]
trunc_ln50                 (trunc                 ) [ 000000]
tmp                        (mux                   ) [ 000000]
shl_ln6                    (bitconcatenate        ) [ 000000]
zext_ln213                 (zext                  ) [ 000000]
lshr_ln213                 (lshr                  ) [ 000000]
trunc_ln213                (trunc                 ) [ 000000]
sub_ln213                  (sub                   ) [ 000000]
k1                         (icmp                  ) [ 000000]
zext_ln215                 (zext                  ) [ 000000]
k2                         (icmp                  ) [ 000000]
k_9                        (or                    ) [ 000011]
br_ln0                     (br                    ) [ 000011]
br_ln0                     (br                    ) [ 000000]
cond                       (phi                   ) [ 000001]
zext_ln194                 (zext                  ) [ 000000]
store_ln194                (store                 ) [ 000000]
ret_ln195                  (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a4i64packedL"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="state_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="256" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="14" slack="2"/>
<pin id="98" dir="0" index="5" bw="256" slack="0"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="256" slack="0"/>
<pin id="100" dir="1" index="7" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 store_ln60/2 state_load_4/3 state_load_5/3 store_ln194/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="state_addr_4_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="state_addr_5_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="256" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="14" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_4_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_4_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="121" class="1005" name="k_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="k_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="cond_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="cond_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cond/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln60_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="256" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln60_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="256" slack="0"/>
<pin id="148" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln60_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln60_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln60_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="1"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="19" slack="0"/>
<pin id="168" dir="0" index="1" bw="14" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln60_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="19" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="lshr_ln60_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="19" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_3/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln60_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln45_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="1"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="19" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="y_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="19" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="lshr_ln_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="0"/>
<pin id="216" dir="0" index="1" bw="19" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln193_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln60_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="256" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_2/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln60_6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="256" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="0" index="3" bw="8" slack="0"/>
<pin id="238" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_6/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln60_7_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="256" slack="0"/>
<pin id="246" dir="0" index="2" bw="9" slack="0"/>
<pin id="247" dir="0" index="3" bw="9" slack="0"/>
<pin id="248" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_7/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln60_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="256" slack="0"/>
<pin id="256" dir="0" index="2" bw="9" slack="0"/>
<pin id="257" dir="0" index="3" bw="9" slack="0"/>
<pin id="258" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_8/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="256" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln193_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="256" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln193/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln194_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln194/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln211_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln50_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="1"/>
<pin id="308" dir="0" index="2" bw="64" slack="1"/>
<pin id="309" dir="0" index="3" bw="64" slack="1"/>
<pin id="310" dir="0" index="4" bw="64" slack="1"/>
<pin id="311" dir="0" index="5" bw="2" slack="0"/>
<pin id="312" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="shl_ln6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln213_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lshr_ln213_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="256" slack="1"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln213/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln213_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="256" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sub_ln213_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="k1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln215_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="k2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k2/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="k_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_9/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln194_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/5 "/>
</bind>
</comp>

<comp id="369" class="1005" name="state_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="1"/>
<pin id="371" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln60_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="1"/>
<pin id="376" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="state_addr_4_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="385" class="1005" name="state_addr_5_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="1"/>
<pin id="387" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="trunc_ln60_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="trunc_ln60_6_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_6 "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln60_7_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_7 "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln60_8_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_8 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_5_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="416" class="1005" name="state_load_5_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="256" slack="1"/>
<pin id="418" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="state_load_5 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_6_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="425" class="1005" name="i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="433" class="1005" name="k_9_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="141"><net_src comp="125" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="84" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="84" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="142" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="214" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="232"><net_src comp="84" pin="7"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="84" pin="7"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="84" pin="7"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="84" pin="7"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="84" pin="7"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="84" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="229" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="114" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="114" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="114" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="301" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="301" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="305" pin="6"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="305" pin="6"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="332" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="125" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="336" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="342" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="135" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="372"><net_src comp="76" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="377"><net_src comp="146" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="383"><net_src comp="90" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="388"><net_src comp="102" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="394"><net_src comp="229" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="399"><net_src comp="233" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="404"><net_src comp="243" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="409"><net_src comp="253" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="414"><net_src comp="263" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="419"><net_src comp="84" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="424"><net_src comp="281" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="289" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="436"><net_src comp="358" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {2 5 }
 - Input state : 
	Port: slt : state | {1 2 3 4 }
  - Chain level:
	State 1
		state_load : 1
	State 2
		trunc_ln60 : 1
		trunc_ln60_1 : 1
		add_ln60 : 2
		zext_ln60 : 3
		store_ln60 : 4
	State 3
		shl_ln : 1
		add_ln60_1 : 2
		lshr_ln60_3 : 3
		zext_ln60_1 : 4
		state_addr_4 : 5
		state_load_4 : 6
		shl_ln5 : 1
		y : 2
		lshr_ln : 3
		zext_ln193 : 4
		state_addr_5 : 5
		state_load_5 : 6
	State 4
		trunc_ln60_2 : 1
		trunc_ln60_6 : 1
		trunc_ln60_7 : 1
		trunc_ln60_8 : 1
		tmp_5 : 1
		trunc_ln193 : 1
		xor_ln194 : 2
		tmp_6 : 2
		br_ln194 : 3
	State 5
		i : 1
		icmp_ln211 : 1
		br_ln211 : 2
		trunc_ln50 : 1
		tmp : 2
		shl_ln6 : 2
		zext_ln213 : 3
		lshr_ln213 : 4
		trunc_ln213 : 5
		sub_ln213 : 6
		k1 : 6
		zext_ln215 : 1
		k2 : 7
		k_9 : 8
		cond : 1
		zext_ln194 : 2
		store_ln194 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   lshr   |  lshr_ln213_fu_327  |    0    |   950   |
|----------|---------------------|---------|---------|
|          |   add_ln60_fu_150   |    0    |    39   |
|          |  add_ln60_2_fu_161  |    0    |    21   |
|    add   |  add_ln60_1_fu_174  |    0    |    26   |
|          |   add_ln45_fu_195   |    0    |    21   |
|          |       y_fu_208      |    0    |    26   |
|          |       i_fu_289      |    0    |    10   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln213_fu_336  |    0    |    71   |
|----------|---------------------|---------|---------|
|          |  icmp_ln211_fu_295  |    0    |    8    |
|   icmp   |      k1_fu_342      |    0    |    29   |
|          |      k2_fu_352      |    0    |    29   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln194_fu_275  |    0    |    64   |
|----------|---------------------|---------|---------|
|    mux   |      tmp_fu_305     |    0    |    20   |
|----------|---------------------|---------|---------|
|    or    |      k_9_fu_358     |    0    |    2    |
|----------|---------------------|---------|---------|
|          |  trunc_ln60_fu_142  |    0    |    0    |
|          | trunc_ln60_1_fu_146 |    0    |    0    |
|   trunc  | trunc_ln60_2_fu_229 |    0    |    0    |
|          |  trunc_ln193_fu_271 |    0    |    0    |
|          |  trunc_ln50_fu_301  |    0    |    0    |
|          |  trunc_ln213_fu_332 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln60_fu_156  |    0    |    0    |
|          |  zext_ln60_1_fu_190 |    0    |    0    |
|   zext   |  zext_ln193_fu_224  |    0    |    0    |
|          |  zext_ln213_fu_323  |    0    |    0    |
|          |  zext_ln215_fu_348  |    0    |    0    |
|          |  zext_ln194_fu_364  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    shl_ln_fu_166    |    0    |    0    |
|bitconcatenate|    shl_ln5_fu_200   |    0    |    0    |
|          |    shl_ln6_fu_315   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  lshr_ln60_3_fu_180 |    0    |    0    |
|          |    lshr_ln_fu_214   |    0    |    0    |
|partselect| trunc_ln60_6_fu_233 |    0    |    0    |
|          | trunc_ln60_7_fu_243 |    0    |    0    |
|          | trunc_ln60_8_fu_253 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     tmp_5_fu_263    |    0    |    0    |
|          |     tmp_6_fu_281    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   1316  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    cond_reg_132    |    1   |
|     i_4_reg_110    |    3   |
|      i_reg_425     |    3   |
|     k_9_reg_433    |    1   |
|      k_reg_121     |    1   |
|state_addr_4_reg_380|   14   |
|state_addr_5_reg_385|   14   |
| state_addr_reg_369 |   14   |
|state_load_5_reg_416|   256  |
|    tmp_5_reg_411   |    1   |
|    tmp_6_reg_421   |    1   |
|trunc_ln60_1_reg_374|   14   |
|trunc_ln60_2_reg_391|   64   |
|trunc_ln60_6_reg_396|   64   |
|trunc_ln60_7_reg_401|   64   |
|trunc_ln60_8_reg_406|   64   |
+--------------------+--------+
|        Total       |   579  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   || 1.00429 ||    29   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1316  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   29   |
|  Register |    -   |   579  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   579  |  1345  |
+-----------+--------+--------+--------+
