# Digital Logic Simulator - Code Documentation

## Overview

This document provides a **detailed breakdown** of the scripts used in the project, explaining their **functionality, purpose, and interactions** with other components.

---

## **1. Chip System**

### `Chip.gd`

#### **Purpose**:

Represents a chip with **logical functionality**, managing input pins, output pins, and processing states.

#### **Key Functions**:

- `input_updated(_source_pin: Pin) -> void` â†’ Updates output state based on the chip's logic type.
- `set_bg_color(color: Color) -> void` â†’ Changes the chipâ€™s background color.
- `synthesize(blueprint: ChipBlueprint, render_level: int) -> void` â†’ Instantiates a chip using a blueprint, creating pins and sub-chips.

#### **Connections**:

- Listens for **pin state updates** to process logic dynamically.
- Uses `ChipBlueprint.gd` for **structural configuration**.

---

### `ChipBlueprint.gd`

#### **Purpose**:

Stores the **layout and logic properties** for a chip, including **pins, sub-chips, and wiring**.

#### **Key Functions**:

- Acts as a **resource file (`.tres`)** used for saving and loading chip configurations.
- Holds **connections dictionary**, mapping pin states across chips.

---

## **2. Pin System**

### `Pin.gd`

#### **Purpose**:

Represents **an individual pin** in a chip, handling **state changes** and **connections** to other pins.

#### **Key Functions**:

- `change_state(new_state: bool) -> void` â†’ Toggles pin state.
- `connect_to(target_pin: Pin) -> void` â†’ Links pins to form wire connections.
- `clear_connections() -> void` â†’ Removes all existing wire connections.

#### **Connections**:

- Emits signals when **state changes** to notify connected components.
- Works with `Wire.gd` for **visual connections** between chips.

---

### `PinData.gd`

#### **Purpose**:

Stores **metadata about a pin**, used in **blueprint serialization**.

#### **Key Fields**:

- `name: String` â†’ Pin identifier.
- `type: Pin.PinType` â†’ Defines whether it's an input or output.
- `state: bool` â†’ Stores the pinâ€™s logical value.

---

## **3. Wire System**

### `Wire.gd`

#### **Purpose**:

Handles **connections between pins**, updating logic states dynamically.

#### **Key Functions**:

- `change_state(new_state: bool) -> void` â†’ Sets wire state based on connected pins.
- `constrain_line() -> void` â†’ Adjusts wire shape for better visualization.

#### **Connections**:

- Listens to **pin state updates**.
- Works alongside `WirePreview.gd` for **previews before wire finalization**.

---

### `WirePreview.gd`

#### **Purpose**:

Displays a **visual preview** of a wire before connection is finalized.

#### **Key Functions**:

- `start_preview(pin: Pin) -> void` â†’ Begins wire creation from a pin.
- `finalize_connection(pin: Pin) -> void` â†’ Converts preview into a real wire.

---

### `WireGUI.gd`

#### **Purpose**:

Manages **active wires** in the scene.

#### **Connections**:

- Listens to `InputBus.new_wire` signals to track wire creation dynamically.

---

## **4. Workbench System**

### `WorkingBench.gd`

#### **Purpose**:

Acts as the **central workspace**, allowing users to **place chips, connect wires, and export circuits**.

#### **Key Functions**:

- `generate_blueprint(chip_name: String) -> ChipBlueprint` â†’ Creates a blueprint of the current workbench layout.
- `export(chip_name: String) -> void` â†’ Saves the workbench state.
- `empty_work_bench() -> void` â†’ Clears all components.

#### **Connections**:

- Handles **click input** to interact with components dynamically.
- Uses `Arch.gd` for **saving/loading chip blueprints**.

---

### `Arch.gd`

#### **Purpose**:

Manages **saving and loading chip blueprints** as `.tres` files.

#### **Key Functions**:

- `save_blueprint(bp: ChipBlueprint, file_name: String) -> void` â†’ Stores blueprint in the filesystem.

---

## **5. User Interaction System**

### `InputManager.gd`

#### **Purpose**:

Switches between **Wiring Mode** and **Moving Mode**, handling user interactions.

#### **Key Functions**:

- `toggle_mode(keycode: Key) -> void` â†’ Activates wiring or moving mode.
- `update_active_mode(mode: Mode) -> void` â†’ Applies the selected mode to child nodes.

#### **Connections**:

- Works with `InputMode.gd` for **event-based control**.
- Receives key input from `_input(event: InputEvent)`.

---

### `MovingMode.gd`

#### **Purpose**:

Handles **dragging chips** across the workbench.

#### **Key Functions**:

- `_input(event: InputEvent) -> void` â†’ Detects mouse input for dragging.
- `activate() -> void` â†’ Enables moving mode.

---

## **6. Event Bus System**

### `InputBus.gd`

#### **Purpose**:

Centralizes **event handling** for clicks and interactions.

#### **Key Signals**:

- `pin_clicked(pin: Pin)`
- `chip_clicked(chip: Chip, click_position: Vector2)`
- `new_wire(wire: Wire)`

---

### `InputBusManager.gd`

#### **Purpose**:

Manages different input signals, including **chip selection, pin clicks, and wire creation**.

#### **Key Functions**:

- `notify_pin_clicked(pin: Pin) -> void` â†’ Emits pin click signals.
- `notify_new_wire(wire: Wire) -> void` â†’ Notifies when a wire is created.

---

## **Conclusion**

This project is structured for **modularity, scalability, and user interaction**. Each system plays a role in:

- **Creating and manipulating logic circuits**.
- **Handling input and signals dynamically**.
- **Providing a visual and interactive simulation environment**.

---

## **Future Extensions**

- **Undo/Redo functionality**.
- **Multi-chip workbench capabilities**.
- **Improved wire animations and visual effects**.
- **Blueprint sharing via online storage**.

---

This should provide **a comprehensive explanation** of how all scripts interact! Would you like additional details on **specific algorithms or optimizations**?

# Digital Logic Simulator - Code Documentation

## Overview

This document provides a **detailed breakdown** of the scripts used in the project, explaining their **functionality, purpose, and interactions** with other components.

---

## **1. Chip System**

### `Chip.gd`

#### **Purpose**:

Represents a chip with **logical functionality**, managing input pins, output pins, and processing states.

#### **Key Functions**:

- `input_updated(_source_pin: Pin) -> void` â†’ Updates output state based on the chip's logic type.
- `set_bg_color(color: Color) -> void` â†’ Changes the chipâ€™s background color.
- `synthesize(blueprint: ChipBlueprint, render_level: int) -> void` â†’ Instantiates a chip using a blueprint, creating pins and sub-chips.

#### **Connections**:

- Listens for **pin state updates** to process logic dynamically.
- Uses `ChipBlueprint.gd` for **structural configuration**.

---

### `ChipBlueprint.gd`

#### **Purpose**:

Stores the **layout and logic properties** for a chip, including **pins, sub-chips, and wiring**.

#### **Key Functions**:

- Acts as a **resource file (`.tres`)** used for saving and loading chip configurations.
- Holds **connections dictionary**, mapping pin states across chips.

---

## **2. Pin System**

### `Pin.gd`

#### **Purpose**:

Represents **an individual pin** in a chip, handling **state changes** and **connections** to other pins.

#### **Key Functions**:

- `change_state(new_state: bool) -> void` â†’ Toggles pin state.
- `connect_to(target_pin: Pin) -> void` â†’ Links pins to form wire connections.
- `clear_connections() -> void` â†’ Removes all existing wire connections.

#### **Connections**:

- Emits signals when **state changes** to notify connected components.
- Works with `Wire.gd` for **visual connections** between chips.

---

### `PinData.gd`

#### **Purpose**:

Stores **metadata about a pin**, used in **blueprint serialization**.

#### **Key Fields**:

- `name: String` â†’ Pin identifier.
- `type: Pin.PinType` â†’ Defines whether it's an input or output.
- `state: bool` â†’ Stores the pinâ€™s logical value.

---

## **3. Wire System**

### `Wire.gd`

#### **Purpose**:

Handles **connections between pins**, updating logic states dynamically.

#### **Key Functions**:

- `change_state(new_state: bool) -> void` â†’ Sets wire state based on connected pins.
- `constrain_line() -> void` â†’ Adjusts wire shape for better visualization.

#### **Connections**:

- Listens to **pin state updates**.
- Works alongside `WirePreview.gd` for **previews before wire finalization**.

---

### `WirePreview.gd`

#### **Purpose**:

Displays a **visual preview** of a wire before connection is finalized.

#### **Key Functions**:

- `start_preview(pin: Pin) -> void` â†’ Begins wire creation from a pin.
- `finalize_connection(pin: Pin) -> void` â†’ Converts preview into a real wire.

---

### `WireGUI.gd`

#### **Purpose**:

Manages **active wires** in the scene.

#### **Connections**:

- Listens to `InputBus.new_wire` signals to track wire creation dynamically.

---

## **4. Workbench System**

### `WorkingBench.gd`

#### **Purpose**:

Acts as the **central workspace**, allowing users to **place chips, connect wires, and export circuits**.

#### **Key Functions**:

- `generate_blueprint(chip_name: String) -> ChipBlueprint` â†’ Creates a blueprint of the current workbench layout.
- `export(chip_name: String) -> void` â†’ Saves the workbench state.
- `empty_work_bench() -> void` â†’ Clears all components.

#### **Connections**:

- Handles **click input** to interact with components dynamically.
- Uses `Arch.gd` for **saving/loading chip blueprints**.

---

### `Arch.gd`

#### **Purpose**:

Manages **saving and loading chip blueprints** as `.tres` files.

#### **Key Functions**:

- `save_blueprint(bp: ChipBlueprint, file_name: String) -> void` â†’ Stores blueprint in the filesystem.

---

## **5. User Interaction System**

### `InputManager.gd`

#### **Purpose**:

Switches between **Wiring Mode** and **Moving Mode**, handling user interactions.

#### **Key Functions**:

- `toggle_mode(keycode: Key) -> void` â†’ Activates wiring or moving mode.
- `update_active_mode(mode: Mode) -> void` â†’ Applies the selected mode to child nodes.

#### **Connections**:

- Works with `InputMode.gd` for **event-based control**.
- Receives key input from `_input(event: InputEvent)`.

---

### `MovingMode.gd`

#### **Purpose**:

Handles **dragging chips** across the workbench.

#### **Key Functions**:

- `_input(event: InputEvent) -> void` â†’ Detects mouse input for dragging.
- `activate() -> void` â†’ Enables moving mode.

---

## **6. Event Bus System**

### `InputBus.gd`

#### **Purpose**:

Centralizes **event handling** for clicks and interactions.

#### **Key Signals**:

- `pin_clicked(pin: Pin)`
- `chip_clicked(chip: Chip, click_position: Vector2)`
- `new_wire(wire: Wire)`

---

### `InputBusManager.gd`

#### **Purpose**:

Manages different input signals, including **chip selection, pin clicks, and wire creation**.

#### **Key Functions**:

- `notify_pin_clicked(pin: Pin) -> void` â†’ Emits pin click signals.
- `notify_new_wire(wire: Wire) -> void` â†’ Notifies when a wire is created.

---

## **Conclusion**

This project is structured for **modularity, scalability, and user interaction**. Each system plays a role in:

- **Creating and manipulating logic circuits**.
- **Handling input and signals dynamically**.
- **Providing a visual and interactive simulation environment**.

---

## **Future Extensions**

- **Undo/Redo functionality**.
- **Multi-chip workbench capabilities**.
- **Improved wire animations and visual effects**.
- **Blueprint sharing via online storage**.

---

This should provide **a comprehensive explanation** of how all scripts interact! Would you like additional details on **specific algorithms or optimizations**?

# Digital Logic Simulator Documentation

## Overview

This project is a **digital logic simulator**, built using **Godot 4** and **GDScript**, designed to simulate chips, wires, and logical interactions in an intuitive environment. It emphasizes **modular design**, scalability, and user interaction.

## Project Structure

The project consists of several core components that handle logic, visuals, and user interactions:

### 1. **Chip System**

- **`Chip.gd`**  
  Defines a chip with **input and output pins**, handling logic updates based on its type (`AND`, `OR`, `NOT`, `COMPOSIT`).
- **`ChipBlueprint.gd`**  
  Stores the **serialized** configuration of chips, including their connections.
- **`ChipSelection.gd`**  
  Displays **available chips** dynamically and manages chip loading.

### 2. **Pin System**

- **`Pin.gd`**  
  Represents individual **logic pins** on chips, allowing state changes and connections.
- **`PinData.gd`**  
  Stores metadata about a pin for blueprint serialization.

### 3. **Wire System**

- **`Wire.gd`**  
  Handles **connections between pins**, updating logic states dynamically.
- **`WirePreview.gd`**  
  Displays a **visual preview** of a wire before the connection is finalized.
- **`WireGUI.gd`**  
  Manages active wires in the scene.

### 4. **Workbench System**

- **`WorkingBench.gd`**  
  Serves as the **central workspace**, allowing users to place chips, connect wires, and export circuits.
- **`Arch.gd`**  
  Manages **saving and loading chip blueprints**.

### 5. **User Interaction System**

- **`InputManager.gd`**  
  Switches between **Wiring and Moving** interaction modes.
- **`InputMode.gd`**  
  Defines interaction behaviors.
- **`MovingMode.gd`**  
  Handles **dragging chips** across the workbench.

### 6. **Event Bus System**

- **`InputBus.gd`**  
  Centralizes **event handling** for clicks and interactions.
- **`InputBusManager.gd`**  
  Manages different input signals (e.g., **chip selection, pin clicks, wire creation**).

## Features

- **Dynamic Wiring**: Allows real-time creation of wires connecting logic gates.
- **Logic Simulation**: Updates chip output dynamically based on user interactions.
- **Modular Blueprint System**: Stores chip configurations for easy reuse.
- **Visual Feedback**: Displays interactive previews for wires and chips.
- **Scalability**: Supports adding custom chips and components.

## How It Works

1. **Adding Chips**
   - Select a chip from the **Chip Selection Menu**.
   - Place it on the **Working Bench**.
2. **Connecting Wires**
   - Click on a pin, then click on another pin to create a connection.
   - A **WirePreview** appears before the connection is finalized.
3. **Simulating Logic**
   - When inputs change, chips **propagate updates** to their outputs.
   - **Connected pins** update automatically.
4. **Exporting Workbench**
   - Save the layout as a **Blueprint** (`.tres` file).
   - Load pre-saved circuits from the archive.

## Future Improvements

- **Undo/Redo System**: Allow users to revert actions.
- **Advanced Gate Types**: Implement XOR, NAND, NOR logic gates.
- **Better Visualization**: Smooth wire bending and interaction animations.
- **Cloud Storage**: Enable online blueprint saving and sharing.

## Contributors

- **[Your Name]** â€“ Developer & Architect
- **Copilot** â€“ AI assistant for debugging & optimization ðŸ˜ƒ

## License

This project is licensed under **MIT**, allowing open-source collaboration and modifications.

---

Would you like additional sections, such as installation steps or API references? Let me know, and Iâ€™ll refine the documentation further!
