INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Sistemas Digitales/Practicas/Practica01/Practica01.srcs/sim_1/imports/Practicas/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Sistemas Digitales/Practicas/Practica01/Practica01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Facultad/Sistemas Digitales/Practicas/Practica01/Practica01.srcs/sources_1/imports/Practicas/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1'
