Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Sep 10 22:00:18 2019
| Host         : DESOLATION running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     54.394        0.000                      0                   99        0.206        0.000                      0                   99       41.160        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        54.394        0.000                      0                   99        0.206        0.000                      0                   99       41.160        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       54.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.394ns  (required time - arrival time)
  Source:                 c4/intOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c5/valueDigiti_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.021ns  (logic 10.076ns (34.720%)  route 18.945ns (65.280%))
  Logic Levels:           33  (CARRY4=17 LUT2=2 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.539     5.083    c4/CLK
    SLICE_X51Y75         FDRE                                         r  c4/intOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  c4/intOut_reg[2]/Q
                         net (fo=23, routed)          1.974     7.512    c4/datau16i[2]
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  c4/valueDigiti[0]_i_529/O
                         net (fo=1, routed)           0.000     7.636    c4/valueDigiti[0]_i_529_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.169 r  c4/valueDigiti_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000     8.169    c4/valueDigiti_reg[0]_i_406_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  c4/valueDigiti_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     8.286    c4/valueDigiti_reg[0]_i_228_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.403 r  c4/valueDigiti_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.009     8.412    c4/valueDigiti_reg[0]_i_108_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.735 r  c4/valueDigiti_reg[0]_i_93/O[1]
                         net (fo=3, routed)           1.006     9.741    c4/valueDigiti_reg[0]_i_93_n_6
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  c4/valueDigiti[0]_i_95/O
                         net (fo=3, routed)           0.683    10.730    c4/valueDigiti[0]_i_95_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    10.854 r  c4/valueDigiti[0]_i_35/O
                         net (fo=1, routed)           0.626    11.479    c4/valueDigiti[0]_i_35_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.094 r  c4/valueDigiti_reg[0]_i_18/O[3]
                         net (fo=15, routed)          1.602    13.696    c4_n_63
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.306    14.002 r  valueDigiti[0]_i_251/O
                         net (fo=1, routed)           0.000    14.002    valueDigiti[0]_i_251_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.400 r  valueDigiti_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.400    valueDigiti_reg[0]_i_126_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.734 r  valueDigiti_reg[0]_i_54/O[1]
                         net (fo=3, routed)           0.808    15.542    c4/valueDigiti_reg[0]_i_49_0[1]
    SLICE_X54Y80         LUT4 (Prop_lut4_I1_O)        0.303    15.845 r  c4/valueDigiti[0]_i_124/O
                         net (fo=1, routed)           0.000    15.845    c4/valueDigiti[0]_i_124_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.378 r  c4/valueDigiti_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.378    c4/valueDigiti_reg[0]_i_49_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.535 r  c4/valueDigiti_reg[0]_i_21/CO[1]
                         net (fo=31, routed)          1.008    17.543    c4/valueDigiti_reg[0]_i_21_n_2
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.358    17.901 r  c4/valueDigiti[0]_i_20/O
                         net (fo=3, routed)           0.317    18.219    c4/valueDigiti[0]_i_20_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.328    18.547 r  c4/valueDigiti[0]_i_454/O
                         net (fo=5, routed)           0.341    18.888    c4/valueDigiti[0]_i_454_n_0
    SLICE_X56Y82         LUT3 (Prop_lut3_I1_O)        0.124    19.012 r  c4/valueDigiti[0]_i_457/O
                         net (fo=34, routed)          2.061    21.073    c4/valueDigiti[0]_i_457_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.197 r  c4/valueDigiti[0]_i_436/O
                         net (fo=2, routed)           0.554    21.751    c4/valueDigiti[0]_i_436_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.258 r  c4/valueDigiti_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    22.258    c4/valueDigiti_reg[0]_i_449_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.372 r  c4/valueDigiti_reg[0]_i_278/CO[3]
                         net (fo=46, routed)          1.443    23.815    c4/valueDigiti_reg[0]_i_278_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    23.939 r  c4/valueDigiti[0]_i_302/O
                         net (fo=1, routed)           0.519    24.458    c4/valueDigiti[0]_i_302_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.896 r  c4/valueDigiti_reg[0]_i_152/O[3]
                         net (fo=4, routed)           1.093    25.989    c4/valueDigiti_reg[0]_i_152_n_4
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.306    26.295 r  c4/valueDigiti[0]_i_156/O
                         net (fo=2, routed)           0.902    27.197    c4/valueDigiti[0]_i_156_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    27.321 r  c4/valueDigiti[0]_i_65/O
                         net (fo=1, routed)           0.554    27.875    c4/valueDigiti[0]_i_65_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.279 r  c4/valueDigiti_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.279    c4/valueDigiti_reg[0]_i_24_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.498 r  c4/valueDigiti_reg[0]_i_60/O[0]
                         net (fo=2, routed)           0.541    29.039    c4_n_101
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    29.758 r  valueDigiti_reg[0]_i_23/O[1]
                         net (fo=1, routed)           1.032    30.791    c4/valueDigiti_reg[3]_i_20_0[1]
    SLICE_X60Y85         LUT2 (Prop_lut2_I1_O)        0.303    31.094 r  c4/valueDigiti[0]_i_7/O
                         net (fo=1, routed)           0.000    31.094    c4/valueDigiti[0]_i_7_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.470 r  c4/valueDigiti_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.470    c4/valueDigiti_reg[0]_i_2_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.689 r  c4/valueDigiti_reg[3]_i_20/O[0]
                         net (fo=3, routed)           0.774    32.462    c5/valueDigiti[1]_i_2_1[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I3_O)        0.295    32.757 r  c5/valueDigiti[2]_i_7/O
                         net (fo=1, routed)           0.665    33.423    c5/valueDigiti[2]_i_7_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124    33.547 r  c5/valueDigiti[2]_i_2/O
                         net (fo=1, routed)           0.432    33.979    c5/valueDigiti[2]_i_2_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    34.103 r  c5/valueDigiti[2]_i_1/O
                         net (fo=1, routed)           0.000    34.103    c5/valueDigiti[2]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  c5/valueDigiti_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    88.196    c5/CLK
    SLICE_X60Y84         FDRE                                         r  c5/valueDigiti_reg[2]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.079    88.497    c5/valueDigiti_reg[2]
  -------------------------------------------------------------------
                         required time                         88.497    
                         arrival time                         -34.103    
  -------------------------------------------------------------------
                         slack                                 54.394    

Slack (MET) :             54.507ns  (required time - arrival time)
  Source:                 c4/intOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c5/valueDigiti_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.860ns  (logic 10.272ns (35.593%)  route 18.588ns (64.407%))
  Logic Levels:           33  (CARRY4=17 LUT2=2 LUT3=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.539     5.083    c4/CLK
    SLICE_X51Y75         FDRE                                         r  c4/intOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  c4/intOut_reg[2]/Q
                         net (fo=23, routed)          1.974     7.512    c4/datau16i[2]
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  c4/valueDigiti[0]_i_529/O
                         net (fo=1, routed)           0.000     7.636    c4/valueDigiti[0]_i_529_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.169 r  c4/valueDigiti_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000     8.169    c4/valueDigiti_reg[0]_i_406_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  c4/valueDigiti_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     8.286    c4/valueDigiti_reg[0]_i_228_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.403 r  c4/valueDigiti_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.009     8.412    c4/valueDigiti_reg[0]_i_108_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.735 r  c4/valueDigiti_reg[0]_i_93/O[1]
                         net (fo=3, routed)           1.006     9.741    c4/valueDigiti_reg[0]_i_93_n_6
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  c4/valueDigiti[0]_i_95/O
                         net (fo=3, routed)           0.683    10.730    c4/valueDigiti[0]_i_95_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    10.854 r  c4/valueDigiti[0]_i_35/O
                         net (fo=1, routed)           0.626    11.479    c4/valueDigiti[0]_i_35_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.094 r  c4/valueDigiti_reg[0]_i_18/O[3]
                         net (fo=15, routed)          1.602    13.696    c4_n_63
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.306    14.002 r  valueDigiti[0]_i_251/O
                         net (fo=1, routed)           0.000    14.002    valueDigiti[0]_i_251_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.400 r  valueDigiti_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.400    valueDigiti_reg[0]_i_126_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.734 r  valueDigiti_reg[0]_i_54/O[1]
                         net (fo=3, routed)           0.808    15.542    c4/valueDigiti_reg[0]_i_49_0[1]
    SLICE_X54Y80         LUT4 (Prop_lut4_I1_O)        0.303    15.845 r  c4/valueDigiti[0]_i_124/O
                         net (fo=1, routed)           0.000    15.845    c4/valueDigiti[0]_i_124_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.378 r  c4/valueDigiti_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.378    c4/valueDigiti_reg[0]_i_49_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.535 r  c4/valueDigiti_reg[0]_i_21/CO[1]
                         net (fo=31, routed)          1.008    17.543    c4/valueDigiti_reg[0]_i_21_n_2
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.358    17.901 r  c4/valueDigiti[0]_i_20/O
                         net (fo=3, routed)           0.317    18.219    c4/valueDigiti[0]_i_20_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.328    18.547 r  c4/valueDigiti[0]_i_454/O
                         net (fo=5, routed)           0.341    18.888    c4/valueDigiti[0]_i_454_n_0
    SLICE_X56Y82         LUT3 (Prop_lut3_I1_O)        0.124    19.012 r  c4/valueDigiti[0]_i_457/O
                         net (fo=34, routed)          2.061    21.073    c4/valueDigiti[0]_i_457_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.197 r  c4/valueDigiti[0]_i_436/O
                         net (fo=2, routed)           0.554    21.751    c4/valueDigiti[0]_i_436_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.258 r  c4/valueDigiti_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    22.258    c4/valueDigiti_reg[0]_i_449_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.372 r  c4/valueDigiti_reg[0]_i_278/CO[3]
                         net (fo=46, routed)          1.443    23.815    c4/valueDigiti_reg[0]_i_278_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    23.939 r  c4/valueDigiti[0]_i_302/O
                         net (fo=1, routed)           0.519    24.458    c4/valueDigiti[0]_i_302_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.896 r  c4/valueDigiti_reg[0]_i_152/O[3]
                         net (fo=4, routed)           1.093    25.989    c4/valueDigiti_reg[0]_i_152_n_4
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.306    26.295 r  c4/valueDigiti[0]_i_156/O
                         net (fo=2, routed)           0.902    27.197    c4/valueDigiti[0]_i_156_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    27.321 r  c4/valueDigiti[0]_i_65/O
                         net (fo=1, routed)           0.554    27.875    c4/valueDigiti[0]_i_65_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.279 r  c4/valueDigiti_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.279    c4/valueDigiti_reg[0]_i_24_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.498 r  c4/valueDigiti_reg[0]_i_60/O[0]
                         net (fo=2, routed)           0.541    29.039    c4_n_101
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    29.758 r  valueDigiti_reg[0]_i_23/O[1]
                         net (fo=1, routed)           1.032    30.791    c4/valueDigiti_reg[3]_i_20_0[1]
    SLICE_X60Y85         LUT2 (Prop_lut2_I1_O)        0.303    31.094 r  c4/valueDigiti[0]_i_7/O
                         net (fo=1, routed)           0.000    31.094    c4/valueDigiti[0]_i_7_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.470 r  c4/valueDigiti_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.470    c4/valueDigiti_reg[0]_i_2_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.689 r  c4/valueDigiti_reg[3]_i_20/O[0]
                         net (fo=3, routed)           0.774    32.462    c5/valueDigiti[1]_i_2_1[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.289    32.751 r  c5/valueDigiti[3]_i_9/O
                         net (fo=1, routed)           0.299    33.050    c5/valueDigiti[3]_i_9_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326    33.376 r  c5/valueDigiti[3]_i_2/O
                         net (fo=1, routed)           0.442    33.818    c5/valueDigiti[3]_i_2_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.124    33.942 r  c5/valueDigiti[3]_i_1/O
                         net (fo=1, routed)           0.000    33.942    c5/valueDigiti[3]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  c5/valueDigiti_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    88.196    c5/CLK
    SLICE_X61Y84         FDRE                                         r  c5/valueDigiti_reg[3]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X61Y84         FDRE (Setup_fdre_C_D)        0.031    88.449    c5/valueDigiti_reg[3]
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                         -33.942    
  -------------------------------------------------------------------
                         slack                                 54.507    

Slack (MET) :             54.783ns  (required time - arrival time)
  Source:                 c4/intOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c5/valueDigiti_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.583ns  (logic 10.076ns (35.251%)  route 18.507ns (64.749%))
  Logic Levels:           33  (CARRY4=17 LUT2=2 LUT3=5 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.539     5.083    c4/CLK
    SLICE_X51Y75         FDRE                                         r  c4/intOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  c4/intOut_reg[2]/Q
                         net (fo=23, routed)          1.974     7.512    c4/datau16i[2]
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  c4/valueDigiti[0]_i_529/O
                         net (fo=1, routed)           0.000     7.636    c4/valueDigiti[0]_i_529_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.169 r  c4/valueDigiti_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000     8.169    c4/valueDigiti_reg[0]_i_406_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  c4/valueDigiti_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     8.286    c4/valueDigiti_reg[0]_i_228_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.403 r  c4/valueDigiti_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.009     8.412    c4/valueDigiti_reg[0]_i_108_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.735 r  c4/valueDigiti_reg[0]_i_93/O[1]
                         net (fo=3, routed)           1.006     9.741    c4/valueDigiti_reg[0]_i_93_n_6
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  c4/valueDigiti[0]_i_95/O
                         net (fo=3, routed)           0.683    10.730    c4/valueDigiti[0]_i_95_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    10.854 r  c4/valueDigiti[0]_i_35/O
                         net (fo=1, routed)           0.626    11.479    c4/valueDigiti[0]_i_35_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.094 r  c4/valueDigiti_reg[0]_i_18/O[3]
                         net (fo=15, routed)          1.602    13.696    c4_n_63
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.306    14.002 r  valueDigiti[0]_i_251/O
                         net (fo=1, routed)           0.000    14.002    valueDigiti[0]_i_251_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.400 r  valueDigiti_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.400    valueDigiti_reg[0]_i_126_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.734 r  valueDigiti_reg[0]_i_54/O[1]
                         net (fo=3, routed)           0.808    15.542    c4/valueDigiti_reg[0]_i_49_0[1]
    SLICE_X54Y80         LUT4 (Prop_lut4_I1_O)        0.303    15.845 r  c4/valueDigiti[0]_i_124/O
                         net (fo=1, routed)           0.000    15.845    c4/valueDigiti[0]_i_124_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.378 r  c4/valueDigiti_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.378    c4/valueDigiti_reg[0]_i_49_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.535 r  c4/valueDigiti_reg[0]_i_21/CO[1]
                         net (fo=31, routed)          1.008    17.543    c4/valueDigiti_reg[0]_i_21_n_2
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.358    17.901 r  c4/valueDigiti[0]_i_20/O
                         net (fo=3, routed)           0.317    18.219    c4/valueDigiti[0]_i_20_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.328    18.547 r  c4/valueDigiti[0]_i_454/O
                         net (fo=5, routed)           0.341    18.888    c4/valueDigiti[0]_i_454_n_0
    SLICE_X56Y82         LUT3 (Prop_lut3_I1_O)        0.124    19.012 r  c4/valueDigiti[0]_i_457/O
                         net (fo=34, routed)          2.061    21.073    c4/valueDigiti[0]_i_457_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.124    21.197 r  c4/valueDigiti[0]_i_436/O
                         net (fo=2, routed)           0.554    21.751    c4/valueDigiti[0]_i_436_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.258 r  c4/valueDigiti_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    22.258    c4/valueDigiti_reg[0]_i_449_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.372 r  c4/valueDigiti_reg[0]_i_278/CO[3]
                         net (fo=46, routed)          1.443    23.815    c4/valueDigiti_reg[0]_i_278_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    23.939 r  c4/valueDigiti[0]_i_302/O
                         net (fo=1, routed)           0.519    24.458    c4/valueDigiti[0]_i_302_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.896 r  c4/valueDigiti_reg[0]_i_152/O[3]
                         net (fo=4, routed)           1.093    25.989    c4/valueDigiti_reg[0]_i_152_n_4
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.306    26.295 r  c4/valueDigiti[0]_i_156/O
                         net (fo=2, routed)           0.902    27.197    c4/valueDigiti[0]_i_156_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    27.321 r  c4/valueDigiti[0]_i_65/O
                         net (fo=1, routed)           0.554    27.875    c4/valueDigiti[0]_i_65_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.279 r  c4/valueDigiti_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.279    c4/valueDigiti_reg[0]_i_24_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.498 r  c4/valueDigiti_reg[0]_i_60/O[0]
                         net (fo=2, routed)           0.541    29.039    c4_n_101
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    29.758 r  valueDigiti_reg[0]_i_23/O[1]
                         net (fo=1, routed)           1.032    30.791    c4/valueDigiti_reg[3]_i_20_0[1]
    SLICE_X60Y85         LUT2 (Prop_lut2_I1_O)        0.303    31.094 r  c4/valueDigiti[0]_i_7/O
                         net (fo=1, routed)           0.000    31.094    c4/valueDigiti[0]_i_7_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.470 r  c4/valueDigiti_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.470    c4/valueDigiti_reg[0]_i_2_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.689 r  c4/valueDigiti_reg[3]_i_20/O[0]
                         net (fo=3, routed)           0.477    32.166    c5/valueDigiti[1]_i_2_1[0]
    SLICE_X61Y85         LUT4 (Prop_lut4_I3_O)        0.295    32.461 r  c5/valueDigiti[1]_i_6/O
                         net (fo=1, routed)           0.667    33.128    c5/valueDigiti[1]_i_6_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I4_O)        0.124    33.252 r  c5/valueDigiti[1]_i_2/O
                         net (fo=1, routed)           0.290    33.542    c5/valueDigiti[1]_i_2_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I0_O)        0.124    33.666 r  c5/valueDigiti[1]_i_1/O
                         net (fo=1, routed)           0.000    33.666    c5/valueDigiti[1]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  c5/valueDigiti_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    88.196    c5/CLK
    SLICE_X61Y84         FDRE                                         r  c5/valueDigiti_reg[1]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X61Y84         FDRE (Setup_fdre_C_D)        0.031    88.449    c5/valueDigiti_reg[1]
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                         -33.666    
  -------------------------------------------------------------------
                         slack                                 54.783    

Slack (MET) :             68.439ns  (required time - arrival time)
  Source:                 c4/intOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c5/valueDigiti_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.975ns  (logic 5.625ns (37.561%)  route 9.350ns (62.439%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.539     5.083    c4/CLK
    SLICE_X51Y75         FDRE                                         r  c4/intOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  c4/intOut_reg[2]/Q
                         net (fo=23, routed)          1.974     7.512    c4/datau16i[2]
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  c4/valueDigiti[0]_i_529/O
                         net (fo=1, routed)           0.000     7.636    c4/valueDigiti[0]_i_529_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.169 r  c4/valueDigiti_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000     8.169    c4/valueDigiti_reg[0]_i_406_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  c4/valueDigiti_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     8.286    c4/valueDigiti_reg[0]_i_228_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.403 r  c4/valueDigiti_reg[0]_i_108/CO[3]
                         net (fo=1, routed)           0.009     8.412    c4/valueDigiti_reg[0]_i_108_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.735 r  c4/valueDigiti_reg[0]_i_93/O[1]
                         net (fo=3, routed)           1.006     9.741    c4/valueDigiti_reg[0]_i_93_n_6
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  c4/valueDigiti[0]_i_95/O
                         net (fo=3, routed)           0.683    10.730    c4/valueDigiti[0]_i_95_n_0
    SLICE_X56Y77         LUT5 (Prop_lut5_I3_O)        0.124    10.854 r  c4/valueDigiti[0]_i_35/O
                         net (fo=1, routed)           0.626    11.479    c4/valueDigiti[0]_i_35_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    12.094 r  c4/valueDigiti_reg[0]_i_18/O[3]
                         net (fo=15, routed)          1.602    13.696    c4_n_63
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.306    14.002 r  valueDigiti[0]_i_251/O
                         net (fo=1, routed)           0.000    14.002    valueDigiti[0]_i_251_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.400 r  valueDigiti_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.400    valueDigiti_reg[0]_i_126_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.734 r  valueDigiti_reg[0]_i_54/O[1]
                         net (fo=3, routed)           0.808    15.542    c4/valueDigiti_reg[0]_i_49_0[1]
    SLICE_X54Y80         LUT4 (Prop_lut4_I1_O)        0.303    15.845 r  c4/valueDigiti[0]_i_124/O
                         net (fo=1, routed)           0.000    15.845    c4/valueDigiti[0]_i_124_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.378 r  c4/valueDigiti_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.378    c4/valueDigiti_reg[0]_i_49_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.535 r  c4/valueDigiti_reg[0]_i_21/CO[1]
                         net (fo=31, routed)          1.830    18.365    c4/valueDigiti_reg[0]_i_21_n_2
    SLICE_X60Y85         LUT4 (Prop_lut4_I3_O)        0.332    18.697 r  c4/valueDigiti[0]_i_10/O
                         net (fo=1, routed)           0.000    18.697    c4/valueDigiti[0]_i_10_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    18.949 r  c4/valueDigiti_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.814    19.763    c5/valueDigiti[1]_i_2_0[0]
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.295    20.058 r  c5/valueDigiti[0]_i_1/O
                         net (fo=1, routed)           0.000    20.058    c5/valueDigiti[0]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  c5/valueDigiti_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    88.196    c5/CLK
    SLICE_X60Y84         FDRE                                         r  c5/valueDigiti_reg[0]/C
                         clock pessimism              0.257    88.454    
                         clock uncertainty           -0.035    88.418    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.079    88.497    c5/valueDigiti_reg[0]
  -------------------------------------------------------------------
                         required time                         88.497    
                         arrival time                         -20.058    
  -------------------------------------------------------------------
                         slack                                 68.439    

Slack (MET) :             78.576ns  (required time - arrival time)
  Source:                 c4/cycle_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.766ns (18.018%)  route 3.485ns (81.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.541     5.085    c4/CLK
    SLICE_X50Y76         FDRE                                         r  c4/cycle_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c4/cycle_counter_reg[33]/Q
                         net (fo=3, routed)           1.285     6.888    c4/p_0_in[11]
    SLICE_X52Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.012 r  c4/intOut[15]_i_2/O
                         net (fo=1, routed)           1.010     8.022    c4/intOut[15]_i_2_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  c4/intOut[15]_i_1/O
                         net (fo=16, routed)          1.190     9.336    c4/outi
    SLICE_X51Y74         FDRE                                         r  c4/intOut_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.425    88.119    c4/CLK
    SLICE_X51Y74         FDRE                                         r  c4/intOut_reg[4]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X51Y74         FDRE (Setup_fdre_C_R)       -0.429    87.912    c4/intOut_reg[4]
  -------------------------------------------------------------------
                         required time                         87.912    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                 78.576    

Slack (MET) :             78.576ns  (required time - arrival time)
  Source:                 c4/cycle_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.766ns (18.018%)  route 3.485ns (81.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.541     5.085    c4/CLK
    SLICE_X50Y76         FDRE                                         r  c4/cycle_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c4/cycle_counter_reg[33]/Q
                         net (fo=3, routed)           1.285     6.888    c4/p_0_in[11]
    SLICE_X52Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.012 r  c4/intOut[15]_i_2/O
                         net (fo=1, routed)           1.010     8.022    c4/intOut[15]_i_2_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  c4/intOut[15]_i_1/O
                         net (fo=16, routed)          1.190     9.336    c4/outi
    SLICE_X51Y74         FDRE                                         r  c4/intOut_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.425    88.119    c4/CLK
    SLICE_X51Y74         FDRE                                         r  c4/intOut_reg[5]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X51Y74         FDRE (Setup_fdre_C_R)       -0.429    87.912    c4/intOut_reg[5]
  -------------------------------------------------------------------
                         required time                         87.912    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                 78.576    

Slack (MET) :             78.770ns  (required time - arrival time)
  Source:                 c4/cycle_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.766ns (18.797%)  route 3.309ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.541     5.085    c4/CLK
    SLICE_X50Y76         FDRE                                         r  c4/cycle_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c4/cycle_counter_reg[33]/Q
                         net (fo=3, routed)           1.285     6.888    c4/p_0_in[11]
    SLICE_X52Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.012 r  c4/intOut[15]_i_2/O
                         net (fo=1, routed)           1.010     8.022    c4/intOut[15]_i_2_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  c4/intOut[15]_i_1/O
                         net (fo=16, routed)          1.013     9.160    c4/outi
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.428    88.122    c4/CLK
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[10]/C
                         clock pessimism              0.271    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X51Y77         FDRE (Setup_fdre_C_R)       -0.429    87.929    c4/intOut_reg[10]
  -------------------------------------------------------------------
                         required time                         87.929    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 78.770    

Slack (MET) :             78.770ns  (required time - arrival time)
  Source:                 c4/cycle_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.766ns (18.797%)  route 3.309ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.541     5.085    c4/CLK
    SLICE_X50Y76         FDRE                                         r  c4/cycle_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c4/cycle_counter_reg[33]/Q
                         net (fo=3, routed)           1.285     6.888    c4/p_0_in[11]
    SLICE_X52Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.012 r  c4/intOut[15]_i_2/O
                         net (fo=1, routed)           1.010     8.022    c4/intOut[15]_i_2_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  c4/intOut[15]_i_1/O
                         net (fo=16, routed)          1.013     9.160    c4/outi
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.428    88.122    c4/CLK
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[11]/C
                         clock pessimism              0.271    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X51Y77         FDRE (Setup_fdre_C_R)       -0.429    87.929    c4/intOut_reg[11]
  -------------------------------------------------------------------
                         required time                         87.929    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 78.770    

Slack (MET) :             78.770ns  (required time - arrival time)
  Source:                 c4/cycle_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.766ns (18.797%)  route 3.309ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.541     5.085    c4/CLK
    SLICE_X50Y76         FDRE                                         r  c4/cycle_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c4/cycle_counter_reg[33]/Q
                         net (fo=3, routed)           1.285     6.888    c4/p_0_in[11]
    SLICE_X52Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.012 r  c4/intOut[15]_i_2/O
                         net (fo=1, routed)           1.010     8.022    c4/intOut[15]_i_2_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  c4/intOut[15]_i_1/O
                         net (fo=16, routed)          1.013     9.160    c4/outi
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.428    88.122    c4/CLK
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[12]/C
                         clock pessimism              0.271    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X51Y77         FDRE (Setup_fdre_C_R)       -0.429    87.929    c4/intOut_reg[12]
  -------------------------------------------------------------------
                         required time                         87.929    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 78.770    

Slack (MET) :             78.770ns  (required time - arrival time)
  Source:                 c4/cycle_counter_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.766ns (18.797%)  route 3.309ns (81.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.541     5.085    c4/CLK
    SLICE_X50Y76         FDRE                                         r  c4/cycle_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c4/cycle_counter_reg[33]/Q
                         net (fo=3, routed)           1.285     6.888    c4/p_0_in[11]
    SLICE_X52Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.012 r  c4/intOut[15]_i_2/O
                         net (fo=1, routed)           1.010     8.022    c4/intOut[15]_i_2_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  c4/intOut[15]_i_1/O
                         net (fo=16, routed)          1.013     9.160    c4/outi
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.428    88.122    c4/CLK
    SLICE_X51Y77         FDRE                                         r  c4/intOut_reg[13]/C
                         clock pessimism              0.271    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X51Y77         FDRE (Setup_fdre_C_R)       -0.429    87.929    c4/intOut_reg[13]
  -------------------------------------------------------------------
                         required time                         87.929    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 78.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c4/cycle_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     1.455    c4/CLK
    SLICE_X50Y74         FDRE                                         r  c4/cycle_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  c4/cycle_counter_reg[26]/Q
                         net (fo=3, routed)           0.125     1.744    c4/p_0_in[4]
    SLICE_X51Y74         FDRE                                         r  c4/intOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.818     1.968    c4/CLK
    SLICE_X51Y74         FDRE                                         r  c4/intOut_reg[4]/C
                         clock pessimism             -0.500     1.468    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.070     1.538    c4/intOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 c4/cycle_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/intOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.937%)  route 0.124ns (43.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.551     1.455    c4/CLK
    SLICE_X50Y75         FDRE                                         r  c4/cycle_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  c4/cycle_counter_reg[30]/Q
                         net (fo=3, routed)           0.124     1.743    c4/p_0_in[8]
    SLICE_X52Y75         FDRE                                         r  c4/intOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.818     1.968    c4/CLK
    SLICE_X52Y75         FDRE                                         r  c4/intOut_reg[8]/C
                         clock pessimism             -0.500     1.468    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.059     1.527    c4/intOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 c5/counterDown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c5/counterDown_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.497    c5/CLK
    SLICE_X62Y93         FDRE                                         r  c5/counterDown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.128     1.625 r  c5/counterDown_reg[4]/Q
                         net (fo=4, routed)           0.089     1.714    c5/counterDown_reg[4]
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.099     1.813 r  c5/counterDown[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    c5/counterDown[5]_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  c5/counterDown_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.863     2.013    c5/CLK
    SLICE_X62Y93         FDRE                                         r  c5/counterDown_reg[5]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.092     1.589    c5/counterDown_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 c5/counteri_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c5/counterOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.746%)  route 0.173ns (45.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.492    c5/CLK
    SLICE_X60Y85         FDRE                                         r  c5/counteri_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  c5/counteri_reg[2]/Q
                         net (fo=8, routed)           0.173     1.829    c5/counteri[2]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  c5/counterOut[1]_i_1/O
                         net (fo=2, routed)           0.000     1.874    c5/counterOut[1]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  c5/counterOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     2.007    c5/CLK
    SLICE_X60Y87         FDRE                                         r  c5/counterOut_reg[1]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.121     1.629    c5/counterOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c5/counterDown_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c5/counterDown_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.592     1.496    c5/CLK
    SLICE_X62Y92         FDRE                                         r  c5/counterDown_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  c5/counterDown_reg[6]/Q
                         net (fo=6, routed)           0.174     1.811    c5/counterDown_reg[6]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.043     1.854 r  c5/counterDown[9]_i_1/O
                         net (fo=1, routed)           0.000     1.854    c5/counterDown[9]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  c5/counterDown_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     2.012    c5/CLK
    SLICE_X62Y92         FDRE                                         r  c5/counterDown_reg[9]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.107     1.603    c5/counterDown_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c4/cycle_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.555     1.459    c4/CLK
    SLICE_X50Y70         FDRE                                         r  c4/cycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  c4/cycle_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.737    c4/cycle_counter_reg_n_0_[10]
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  c4/cycle_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    c4/cycle_counter_reg[8]_i_1_n_5
    SLICE_X50Y70         FDRE                                         r  c4/cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.823     1.973    c4/CLK
    SLICE_X50Y70         FDRE                                         r  c4/cycle_counter_reg[10]/C
                         clock pessimism             -0.514     1.459    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.134     1.593    c4/cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c4/cycle_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/cycle_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.554     1.458    c4/CLK
    SLICE_X50Y71         FDRE                                         r  c4/cycle_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  c4/cycle_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.736    c4/cycle_counter_reg_n_0_[14]
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  c4/cycle_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    c4/cycle_counter_reg[12]_i_1_n_5
    SLICE_X50Y71         FDRE                                         r  c4/cycle_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.822     1.972    c4/CLK
    SLICE_X50Y71         FDRE                                         r  c4/cycle_counter_reg[14]/C
                         clock pessimism             -0.514     1.458    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.134     1.592    c4/cycle_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c4/cycle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/cycle_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.556     1.460    c4/CLK
    SLICE_X50Y69         FDRE                                         r  c4/cycle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  c4/cycle_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.738    c4/cycle_counter_reg_n_0_[6]
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  c4/cycle_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    c4/cycle_counter_reg[4]_i_1_n_5
    SLICE_X50Y69         FDRE                                         r  c4/cycle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.824     1.974    c4/CLK
    SLICE_X50Y69         FDRE                                         r  c4/cycle_counter_reg[6]/C
                         clock pessimism             -0.514     1.460    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.134     1.594    c4/cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c4/cycle_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/cycle_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.554     1.458    c4/CLK
    SLICE_X50Y72         FDRE                                         r  c4/cycle_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  c4/cycle_counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.736    c4/cycle_counter_reg_n_0_[18]
    SLICE_X50Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  c4/cycle_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    c4/cycle_counter_reg[16]_i_1_n_5
    SLICE_X50Y72         FDRE                                         r  c4/cycle_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.821     1.971    c4/CLK
    SLICE_X50Y72         FDRE                                         r  c4/cycle_counter_reg[18]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.134     1.592    c4/cycle_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c4/cycle_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            c4/cycle_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.552     1.456    c4/CLK
    SLICE_X50Y73         FDRE                                         r  c4/cycle_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  c4/cycle_counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.746    c4/p_0_in[0]
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  c4/cycle_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    c4/cycle_counter_reg[20]_i_1_n_5
    SLICE_X50Y73         FDRE                                         r  c4/cycle_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.819     1.969    c4/CLK
    SLICE_X50Y73         FDRE                                         r  c4/cycle_counter_reg[22]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.134     1.590    c4/cycle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y68   c4/cycle_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y70   c4/cycle_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y70   c4/cycle_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y71   c4/cycle_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y69   c4/cycle_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y69   c4/cycle_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y69   c4/cycle_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y70   c4/cycle_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X50Y70   c4/cycle_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X51Y77   c4/intOut_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X51Y77   c4/intOut_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X51Y77   c4/intOut_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X50Y72   c4/cycle_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X50Y72   c4/cycle_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X50Y72   c4/cycle_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X50Y72   c4/cycle_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X51Y77   c4/intOut_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X52Y77   c4/intOut_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X52Y77   c4/intOut_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X50Y68   c4/cycle_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X50Y70   c4/cycle_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X50Y70   c4/cycle_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X50Y70   c4/cycle_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X50Y70   c4/cycle_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X51Y75   c4/intOut_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X51Y77   c4/intOut_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X51Y77   c4/intOut_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X51Y77   c4/intOut_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X50Y72   c4/cycle_counter_reg[16]/C



