verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/drivers/matmul_plain_v1_0/src" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_ctrl_s_axi.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data0_m_axi.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data1_m_axi.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_data2_m_axi.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/verilog/matmul_plain.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/c940/hdl/ip/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_matmul_plain_0_1/sim/design_1_matmul_plain_0_1.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/design_1_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v" \

sv xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/drivers/matmul_plain_v1_0/src" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_m00e_0.sv" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/drivers/matmul_plain_v1_0/src" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/drivers/matmul_plain_v1_0/src" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/drivers/matmul_plain_v1_0/src" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" \

sv xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/drivers/matmul_plain_v1_0/src" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_a888_m00e_0.sv" \

verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ip/design_1_matmul_plain_0_1/drivers/matmul_plain_v1_0/src" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/2fcd/hdl" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../matmul_no_op_final_vivado.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
