D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ShiftAmt.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ShiftAmt.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_ShiftAmt

Top level modules:
	Mux_ShiftAmt

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ExcpControl.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ExcpControl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_ExcpControl

Top level modules:
	Mux_ExcpControl

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_SrcData.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_SrcData.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_SrcData

Top level modules:
	Mux_SrcData

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Instr_Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Instr_Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_PcSource.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_PcSource.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_PcSource

Top level modules:
	Mux_PcSource

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ExcpCtrl.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ExcpCtrl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_ExcpCtrl

Top level modules:
	Mux_ExcpCtrl

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/ula32.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/ula32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/CPU.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/CPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CPU

Top level modules:
	CPU

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/ShiftLeft16.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/ShiftLeft16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ShiftLeft16

Top level modules:
	ShiftLeft16

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/SignExtend16.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/SignExtend16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SignExtend16

Top level modules:
	SignExtend16

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Banco_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Banco_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/RegDesloc.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/RegDesloc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/SignExtend1.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/SignExtend1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SignExtend1

Top level modules:
	SignExtend1

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/ExtendShiftLeft2.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/ExtendShiftLeft2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ExtendShiftLeft2

Top level modules:
	ExtendShiftLeft2

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/ShiftLeft2.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/ShiftLeft2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ShiftLeft2

Top level modules:
	ShiftLeft2

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_SrcWrite.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_SrcWrite.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_SrcWrite

Top level modules:
	Mux_SrcWrite

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_AluSrcA.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_AluSrcA.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_AluSrcA

Top level modules:
	Mux_AluSrcA

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_SrcRead.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_SrcRead.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_SrcRead

Top level modules:
	Mux_SrcRead

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_AluSrcB.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_AluSrcB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_AluSrcB

Top level modules:
	Mux_AluSrcB

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Registrador.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/provided_modules/Registrador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ShiftSrc.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_ShiftSrc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_ShiftSrc

Top level modules:
	Mux_ShiftSrc

} {} {}} D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_Iord.v {1 {vlog -work work -stats=none D:/Users/gacpb/Documents/GitHub/InfraHard/low_level/mux/Mux_Iord.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux_Iord

Top level modules:
	Mux_Iord

} {} {}}
