#include "direct_gain_v3.h"
#include "direct_gain_v3_lut.h"
#ifdef C5VRX4_EXPERIMENT
#include "c5vrx4.h"
#endif

#include <string.h>

/* A Q4 cell represents the half-integer position n+0.5. The lookup is built
 * once; the 1 ms observer performs only table reads and histogram counts. */
static uint8_t s_power[256];
static uint8_t s_flags[256];
static bool s_lut_ready;

/* Direct Gain V5 = this Direct Gain V3 core plus the full-range no-carrier
 * target, the direct mode below and anti-hunt damping (menu name
 * "DIRECT GAIN V5"). The observer feeds one fresh RX descriptor per window
 * on a 200 us timer cadence, so one window is ~0.2 ms.
 *
 * Direct mode: act on the first window outside the healthy band and jump
 * straight to the predicted destination. The healthy band stays a strict
 * zero-write zone and the per-transition hysteresis is unchanged, so a
 * steady carrier still gets no gain writes (no per-line pumping). */
#define DG3_STABLE_WINDOWS 1u   /* was 3 */
#define DG3_HIGH_WINDOWS   1u   /* was 2 */
#define DG3_WEAK_WINDOWS   1u   /* was 4 */
/* V5 anti-hunt. Direct mode must not chase a level that dithers across a
 * band edge (fast fades, antenna nulls). Two direction reversals of
 * consecutive writes within DG3_REVERSAL_US each arm a DG3_DAMP_US period in
 * which an out-of-band decision needs DG3_DAMPED_WINDOWS windows. Saturation
 * is never damped: it keeps the immediate emergency path. */
#define DG3_REVERSAL_US     20000u
#define DG3_REVERSALS_ARM   2u
#define DG3_DAMP_US        200000u
#define DG3_DAMPED_WINDOWS  8u   /* ~1.6 ms at the 200 us cadence */
/* A moderate excursion (inside the clip/rail/starved limits) must persist
 * this long before a write. Two 200 us windows made V5 write 30-100 times a
 * second on a steady carrier (board and PR #177, 2026-10-07): ordinary FM
 * envelope ripple crosses a band edge that often, and every write is a PHY
 * transient (workmode G50 ~2 us, DC hold released) seen as rolling/static.
 * 20 ms is a third of a field; severe excursions still act on one window. */
#define DG3_MODERATE_US     20000u
/* Range lanes. A lane switch is an instant GPIO remap, but the newest
 * completed RX descriptor (~102 us) can still hold pre-switch samples, so
 * two descriptor periods are skipped before measuring. */
#define DG3_LANE_GUARD_US   250u
/* Soft fold evidence (rail codes, wide junk) must persist this many windows:
 * a strong carrier arriving persists, a short interference burst does not
 * (hardware, VTX off: ~9 single-window bursts/s on ultrafine). Hard
 * saturation still drops at once. After a fold drop the lanes are not
 * re-entered for DG3_LANE_HOLD_US. */
#define DG3_JUNK_WINDOWS    2u
/* The power metric is r^2 + ~1 (bucket centres), so lane scaling is exact
 * on r^2 = P50 - 1. Target median noise r^2 ~1.25 step^2, i.e. sigma ~0.95
 * step per axis, where the 4-bit quantizer is effectively linear (Widrow:
 * the loss is already small from ~0.5 step). Q4 fixed point. */
#define DG3_NOISE_R2_TARGET_Q4 20u
#define DG3_LANE_HOLD_US    5000u
/* Hysteresis between entering a lane and its fold guard: a lane is entered
 * only if the scaled P95 keeps real headroom below the drop thresholds
 * (rail codes >= 20 permille / P95 > 72). Hardware: a weak carrier entered
 * at scaled P95 ~60 on ultrafine touched the rail ~150 times/s and hunted.
 * Each further fold drop within 2 s doubles the hold-off (up to ~1.3 s). */
#define DG3_LANE_UP_P95     45u
#define DG3_FOLD_STREAK_US  2000000u
/* Strong-signal radius boost. With 4 bits per axis the phase step is set by
 * radius / cell; at strong signal quantization dominates, so a larger ring
 * is a finer phase (host model, fine lanes, sigma 6 codes: 4.1 deg rms at
 * r ~150 codes, ~3.2 deg at ~195-200). The outer cells (|v| >= 224) are the
 * fold warning, so the boost band stops at P50 46 and drops at the first
 * rail codes. Entry needs 20 ms of strong, tight, rail-free HOLD windows. */
#define DG3_BOOST_LO            30
#define DG3_BOOST_HI            46
#define DG3_BOOST_P95           53
#define DG3_BOOST_CLIP_PM       10
/* Moves stop short of the target by the transition hysteresis (up moves
 * land below it, down moves above), so the aims straddle the band centre. */
#define DG3_BOOST_WEAK_TARGET   43
#define DG3_BOOST_HIGH_TARGET   38
#define DG3_BOOST_ENTRY_TARGET  40
#define DG3_BOOST_EXIT_P50      50
#define DG3_BOOST_EXIT_P95      59
#define DG3_BOOST_EXIT_CLIP_PM  20
#define DG3_BOOST_EXIT_COH      60
#define DG3_BOOST_ENTRY_WINDOWS 100u   /* ~20 ms at the 200 us cadence */
#define DG3_BOOST_ENTRY_COH     75
#define DG3_BOOST_ENTRY_SPREAD  8      /* P95 - P50: a tight ring */
#define DG3_BOOST_ENTRY_P95     50     /* predicted P95 at the boost target */
#define DG3_BOOST_HOLD_US       200000u
#define DG3_BOOST_STREAK_US     10000000u

static int clamp_i(int value, int low, int high)
{
    return value < low ? low : value > high ? high : value;
}

static int abs_i(int value) { return value < 0 ? -value : value; }

static void prepare_lut(void)
{
    if (s_lut_ready) return;
    for (unsigned raw = 0; raw < 256; ++raw) {
        int q = (int8_t)((raw & 15u) << 4) >> 4;
        int i = (int8_t)(raw & 240u) >> 4;
        int ci = 2 * i + 1, cq = 2 * q + 1;
        int power = (ci * ci + cq * cq + 2) / 4;
        s_power[raw] = (uint8_t)power;
        s_flags[raw] = (power <= 4 ? 1u : 0u) |
                       ((i == -8 || i == 7 || q == -8 || q == 7) ? 2u : 0u);
    }
    s_lut_ready = true;
}

dg3_observation_t direct_gain_v3_measure(const uint8_t *samples, size_t bytes,
                                          const uint8_t phase8_lut[256],
                                          uint64_t observed_us)
{
    dg3_observation_t result = {.observed_us = observed_us};
    if (!samples || !bytes || !phase8_lut) return result;
    prepare_lut();
    uint16_t hist[114] = {0};
    unsigned origin = 0, clip = 0, coherent = 0;
    uint8_t prior_phase = 0;
    for (size_t n = 0; n < bytes; ++n) {
        uint8_t raw = samples[n];
        uint8_t power = s_power[raw];
        ++hist[power];
        origin += s_flags[raw] & 1u;
        clip += (s_flags[raw] >> 1) & 1u;
        uint8_t phase = phase8_lut[raw];
        if (n && power >= 8) {
            int delta = ((int)phase - (int)prior_phase + 128) & 255;
            delta -= 128;
            if (abs_i(delta) <= 32) ++coherent;
        }
        prior_phase = phase;
    }
    unsigned cumulative = 0;
    bool found_p50 = false, found_p90 = false;
    unsigned p50_rank = (unsigned)((bytes + 1u) / 2u);
    unsigned p90_rank = (unsigned)((bytes * 90u + 99u) / 100u);
    unsigned p95_rank = (unsigned)((bytes * 95u + 99u) / 100u);
    for (unsigned p = 0; p < 114u; ++p) {
        cumulative += hist[p];
        if (!found_p50 && cumulative >= p50_rank) {
            result.p50 = (uint8_t)p;
            found_p50 = true;
        }
        if (!found_p90 && cumulative >= p90_rank) {
            result.p90 = (uint8_t)p;
            found_p90 = true;
        }
        if (cumulative >= p95_rank) { result.p95 = (uint8_t)p; break; }
    }
    result.origin_pm = (uint16_t)(origin * 1000u / bytes);
    result.clip_pm = (uint16_t)(clip * 1000u / bytes);
    result.coherence = bytes > 1u ? (uint8_t)(coherent * 100u / (bytes - 1u)) : 0;
    return result;
}

static dg3_transition_t transition_kind(const direct_gain_v3_t *v3,
                                         uint8_t from, uint8_t to)
{
    const arc_gain_tuple_t *a = &v3->tuple[from], *b = &v3->tuple[to];
    if (a->rf_stage != b->rf_stage) return DG3_RF;
    if (a->bb_code != b->bb_code) return DG3_BB;
    return DG3_FINE;
}

static bool carrier(const dg3_observation_t *o)
{
    return o->coherence >= 55 && o->p50 >= 5 && o->origin_pm < 650;
}

/* Amplitude band: zero-write zone, destination limits and targets. */
typedef struct {
    int lo, hi, p95, clip_pm, weak_target, high_target;
    int high_p90, high_p95, schmitt_hi, schmitt_p90, schmitt_p95, schmitt_lo;
} dg3_band_t;

static const dg3_band_t s_band_normal = {13, 32, 65, 20, 17, 27, 53, 72, 30, 47, 65, 14};
static const dg3_band_t s_band_boost = {DG3_BOOST_LO, DG3_BOOST_HI, DG3_BOOST_P95,
    DG3_BOOST_CLIP_PM, DG3_BOOST_WEAK_TARGET, DG3_BOOST_HIGH_TARGET,
    DG3_BOOST_EXIT_P95 - 2, DG3_BOOST_P95, DG3_BOOST_HI - 2, DG3_BOOST_EXIT_P95 - 4,
    DG3_BOOST_P95 - 2, DG3_BOOST_LO + 1};

static bool healthy_in(const dg3_observation_t *o, const dg3_band_t *b)
{
    return carrier(o) && o->p50 >= b->lo && o->p50 <= b->hi &&
           o->p95 <= b->p95 && o->clip_pm < b->clip_pm && o->origin_pm <= 250;
}

static bool healthy(const dg3_observation_t *o)
{
    return healthy_in(o, &s_band_normal);
}

static bool valid_learning(const dg3_observation_t *o)
{
    return carrier(o) && o->p50 >= 7 && o->p50 <= 45 &&
           o->p95 < 80 && o->clip_pm < 20 && o->origin_pm < 300;
}

static int power_db_q8(unsigned power)
{
    if (power < 1u) power = 1u;
    if (power > 113u) power = 113u;
    return s_dg3_power_db_q8[power];
}

/* Convert a Q10 power ratio to Q8 dB using an integer log2 iteration. */
static int ratio_db_q8(int ratio_q10)
{
    if (ratio_q10 < 1) ratio_q10 = 1;
    int64_t x = ((int64_t)ratio_q10 << 16) / 1024;
    int whole = 0;
    while (x < 65536) { x <<= 1; --whole; }
    while (x >= 131072) { x >>= 1; ++whole; }
    int fraction = 0;
    for (int bit = 7; bit >= 0; --bit) {
        x = (x * x) >> 16;
        if (x >= 131072) {
            x >>= 1;
            fraction |= 1 << bit;
        }
    }
    return ((whole * 256 + fraction) * 771 + 128) / 256;
}

#define DG3_MAGIC 0x44473321u
static bool same_table(const arc_gain_table_t *a, const arc_gain_table_t *b)
{
    if (!a || !b || a->max_index != b->max_index) return false;
    for (unsigned k = 0; k < ARC_RX_STAGE_COUNT; ++k)
        if (a->spans[k] != b->spans[k]) return false;
    return true;
}

void direct_gain_v3_reset(direct_gain_v3_t *v3, const arc_gain_table_t *table,
                          uint8_t current_gain, uint8_t survival_gain)
{
    if (!v3) return;
    /* A tracking reset (profile, PHY lab, epoch) used to drop every measured
     * tuple response, so V5 explored the same unknown or mis-modelled steps
     * again after each one - a burst of corrective writes, each a little
     * grain (operator, 2026-10-06: VTX 1 m -> 2 m). Keep the map when the
     * gain table is unchanged. */
    dg3_map_blob_t kept;
    bool keep = v3->magic == DG3_MAGIC && v3->learned && table && same_table(&v3->table, table) &&
                direct_gain_v3_export_map(v3, &kept) > 0u;
    memset(v3, 0, sizeof(*v3));
    prepare_lut();
    if (table && table->max_index >= 20u &&
        table->max_index <= ARC_VENDOR_GAIN_MAX) v3->table = *table;
    else arc_gain_table_from_bytes(&v3->table, NULL, ARC_VENDOR_GAIN_MAX);
    for (unsigned g = 0; g <= v3->table.max_index; ++g)
        (void)arc_gain_tuple_decode(&v3->table, (uint8_t)g, &v3->tuple[g]);
    v3->current_gain = (uint8_t)clamp_i(current_gain, 20, v3->table.max_index);
    v3->target_gain = v3->current_gain;
    v3->survival_gain = (uint8_t)clamp_i(survival_gain, 20, v3->table.max_index);
    v3->relative_power_q10[v3->current_gain] = 1024u;
    v3->confidence[v3->current_gain] = 1u;
    v3->uncertainty_pm[v3->current_gain] = 50u;
    v3->state = DG3_ACQUIRE;
    v3->magic = DG3_MAGIC;
    if (keep) (void)direct_gain_v3_import_map(v3, &kept);
}

unsigned direct_gain_v3_export_map(const direct_gain_v3_t *v3, dg3_map_blob_t *blob)
{
    if (!v3 || !blob) return 0u;
    memset(blob, 0, sizeof(*blob));
    blob->version = DG3_MAP_VERSION;
    blob->max_index = v3->table.max_index;
    blob->band5 = v3->table.band5;
    unsigned confident = 0;
    for (unsigned g = 0; g <= v3->table.max_index && g < DG3_STATES; ++g) {
        if (!v3->confidence[g] || !v3->relative_power_q10[g]) continue;
        blob->confidence[g] = v3->confidence[g];
        blob->power_q10[g] = v3->relative_power_q10[g];
        blob->uncertainty_pm[g] = v3->uncertainty_pm[g];
        ++confident;
    }
    /* A lone anchor (the reset state) carries no information. */
    return confident > 1u ? confident : 0u;
}

bool direct_gain_v3_import_map(direct_gain_v3_t *v3, const dg3_map_blob_t *blob)
{
    if (!v3 || !blob || blob->version != DG3_MAP_VERSION ||
        blob->max_index != v3->table.max_index || blob->band5 != v3->table.band5) return false;
    const uint8_t anchor = v3->current_gain;
    if (!blob->confidence[anchor] || !blob->power_q10[anchor]) return false;
    for (unsigned g = 0; g <= v3->table.max_index && g < DG3_STATES; ++g) {
        v3->bad_state[g] = 0u; /* ignore legacy channel-dependent bans */
        if (!blob->confidence[g] || !blob->power_q10[g]) continue;
        v3->relative_power_q10[g] = blob->power_q10[g];
        v3->uncertainty_pm[g] = blob->uncertainty_pm[g];
        v3->confidence[g] = blob->confidence[g];
    }
    v3->learned = 1u; /* the map is known; a later reset keeps it */
    return true;
}

/* Channel-dependent fault counters must not exclude destinations: three
 * fades used to ban a bank permanently, including across NVS/PHY resets.
 * An unknown bank or RF stage is never assigned a fabricated dB value.
 * Within one BB bank the physical Fine order supplies only a low-confidence
 * local prior. Measured tuple responses replace that prior. */
static bool predict(const direct_gain_v3_t *v3, uint8_t candidate,
                    int *ratio_q10, int *uncertainty_pm)
{
    uint8_t current = v3->current_gain;
    if (v3->confidence[current] && v3->confidence[candidate]) {
        int base = v3->relative_power_q10[current];
        if (!base) return false;
        *ratio_q10 = clamp_i((int)v3->relative_power_q10[candidate] * 1024 / base,
                             1, 8192);
        *uncertainty_pm = clamp_i(v3->uncertainty_pm[candidate] +
                                  v3->uncertainty_pm[current], 80, 900);
        return true;
    }
    if (transition_kind(v3, current, candidate) != DG3_FINE) return false;
    int steps = (int)v3->tuple[current].fine_code -
                (int)v3->tuple[candidate].fine_code;
    if (abs_i(steps) > 2) return false;
    int ratio = 1024;
    while (steps > 0) { ratio = ratio * 121 / 100; --steps; }
    while (steps < 0) { ratio = ratio * 100 / 121; ++steps; }
    *ratio_q10 = ratio;
    *uncertainty_pm = 300;
    return true;
}

static uint8_t adjacent_physical(const direct_gain_v3_t *v3, bool up)
{
    const arc_gain_tuple_t *current = &v3->tuple[v3->current_gain];
    uint8_t best = v3->current_gain;
    for (int distance = 1; distance <= 2; ++distance) {
        int wanted_fine = (int)current->fine_code +
                          (up ? -distance : distance);
        for (unsigned g = 20u; g <= v3->table.max_index; ++g) {
            const arc_gain_tuple_t *t = &v3->tuple[g];
            if (v3->confidence[g] && v3->confidence[v3->current_gain]) {
                bool measured_up = v3->relative_power_q10[g] >
                                   v3->relative_power_q10[v3->current_gain];
                if (measured_up != up) continue;
            }
            if (t->rf_stage == current->rf_stage &&
                t->bb_code == current->bb_code &&
                t->fine_code == wanted_fine) return (uint8_t)g;
        }
    }
    /* Fine exhausted: enter the adjacent BB bank at its least aggressive
     * boundary state. This is a structural range move, not a dB prediction. */
    int wanted_bb = up ? (int)current->bb_code * 2 + 1 :
                         ((int)current->bb_code - 1) / 2;
    for (int distance = 0; distance < 6; ++distance) {
        int boundary_fine = up ? 5 - distance : distance;
        for (unsigned g = 20u; g <= v3->table.max_index; ++g) {
            const arc_gain_tuple_t *t = &v3->tuple[g];
            if (t->rf_stage == current->rf_stage &&
                t->bb_code == wanted_bb &&
                t->fine_code == boundary_fine) return (uint8_t)g;
        }
    }
    /* A stage boundary is the last resort: the adjacent stage's entry
     * nearest in the vendor order - its first index going up, its last going
     * down - verified before any further physical write. The old test asked
     * for BB 1 / fine 5, true only in the former 2.4 GHz model: the exact
     * 5 GHz table starts its stages at counters 12..15 (BB 7), so V5 could
     * never leave the top of a stage (board 2026-10-07: stuck at G24, the
     * last index of RF stage 2, with P50 5-7 and a fine grain). */
    int wanted_rf = (int)current->rf_stage + (up ? 1 : -1);
    if (up) {
        for (unsigned g = 20u; g <= v3->table.max_index; ++g)
            if ((int)v3->tuple[g].rf_stage == wanted_rf) return (uint8_t)g;
    } else {
        for (int g = (int)v3->table.max_index; g >= 20; --g)
            if ((int)v3->tuple[g].rf_stage == wanted_rf) return (uint8_t)g;
    }
    return best;
}

/* Overload: remove late (BB) gain first. The RF stage sets the noise
 * figure, and an outer-cell/rail reading cannot tell front-end compression
 * from BB/ADC overdrive; if the envelope is still saturated one window later
 * the next emergency drop takes the RF stage. */
static uint8_t emergency_drop(const direct_gain_v3_t *v3)
{
    /* Targets are the weakest entry (first index in the vendor order) of the
     * lower BB group in this stage, else of the previous RF stage. The old
     * tests asked for fine 5 / BB 1, which the exact 5 GHz table does not
     * have at every group and never has at a stage start (counters 12..15),
     * so an overload drop fell through to single steps (2026-10-07). */
    const arc_gain_tuple_t *current = &v3->tuple[v3->current_gain];
    if (current->bb_code > 1u) {
        unsigned lower_bb = (current->bb_code - 1u) / 2u;
        for (unsigned g = 20u; g < v3->current_gain; ++g) {
            const arc_gain_tuple_t *t = &v3->tuple[g];
            if (t->rf_stage == current->rf_stage && t->bb_code == lower_bb)
                return (uint8_t)g;
        }
    }
    if (current->rf_stage > 0u) {
        for (unsigned g = 20u; g < v3->current_gain; ++g)
            if (v3->tuple[g].rf_stage + 1u == current->rf_stage) return (uint8_t)g;
    }
    return adjacent_physical(v3, false);
}

static uint8_t select_destination(const direct_gain_v3_t *v3,
                                  const dg3_observation_t *o, bool up,
                                  int32_t desired_q8, const dg3_band_t *band)
{
    uint8_t best = v3->current_gain;
    int best_class = 4, best_error = 99999, best_uncertainty = 999;
    int best_artifact = 999;
    for (unsigned g = 20u; g <= v3->table.max_index; ++g) {
        if (g == v3->current_gain) continue;
        int ratio, uncertainty;
        if (!predict(v3, (uint8_t)g, &ratio, &uncertainty)) continue;
        int p50 = (int)o->p50 * ratio / 1024;
        int p95_worst = (int)o->p95 * ratio * (1000 + uncertainty) / 1024000;
        if (p50 < band->lo || p50 > band->hi || p95_worst > band->p95) continue;
        if (up && ratio <= 1024) continue;
        if (!up && ratio >= 1024) continue;
        int kind = transition_kind(v3, v3->current_gain, (uint8_t)g);
        int delta_q8 = ratio_db_q8(ratio);
        int hysteresis_q8 = kind == DG3_FINE ? 90 :
                            kind == DG3_BB ? 192 : 384;
        if ((up && desired_q8 < delta_q8 + hysteresis_q8) ||
            (!up && desired_q8 > delta_q8 - hysteresis_q8)) continue;
        int error = abs_i((int)desired_q8 - delta_q8);
        int artifact = v3->artifact_score[g];
        if (kind < best_class ||
            (kind == best_class && error < best_error) ||
            (kind == best_class && error == best_error &&
             uncertainty < best_uncertainty) ||
            (kind == best_class && error == best_error &&
             uncertainty == best_uncertainty && artifact < best_artifact)) {
            best = (uint8_t)g;
            best_class = kind;
            best_error = error;
            best_uncertainty = uncertainty;
            best_artifact = artifact;
        }
    }
    return best == v3->current_gain ? adjacent_physical(v3, up) : best;
}

static void learn_transition(direct_gain_v3_t *v3,
                             const dg3_observation_t *after)
{
    if (!valid_learning(&v3->before) || !valid_learning(after) ||
        abs_i((int)v3->before.coherence - (int)after->coherence) > 15) return;
    const dg3_observation_t *prior = &v3->before_previous;
    if (!prior->observed_us || prior->observed_us >= v3->before.observed_us ||
        v3->before.observed_us - prior->observed_us > 10000u ||
        abs_i((int)prior->p50 - (int)v3->before.p50) >
            clamp_i(v3->before.p50 / 4, 2, 10) ||
        abs_i((int)prior->coherence - (int)v3->before.coherence) > 12)
        return;
    uint8_t a = v3->prior_gain, b = v3->current_gain;
    uint32_t base = v3->relative_power_q10[a];
    if (!base) return;
    /* The tuple model can call a step "fine" that the 5 GHz vendor table
     * makes a BB jump (external review; the old medium sweep went G62 P=17,
     * G63 P=1, G64 P=17). Rejecting such a measurement meant that exact
     * index was never learned and kept being mis-predicted - a corrective
     * write, and a little grain, every time V5 crossed it. The stable
     * before/after windows above already qualify the measurement, so it is
     * learned anyway, with high uncertainty and the lowest confidence. */
    bool model_mismatch = false;
    if (v3->transition == DG3_FINE) {
        int steps = abs_i((int)v3->tuple[a].fine_code -
                          (int)v3->tuple[b].fine_code);
        int high = 1024, low = 1024;
        while (steps-- > 0) { high = high * 18 / 10; low = low * 10 / 18; }
        int observed_ratio = (int)after->p50 * 1024 / v3->before.p50;
        model_mismatch = observed_ratio < low || observed_ratio > high;
    }
    uint32_t estimate = base * after->p50 / v3->before.p50;
    estimate = (uint32_t)clamp_i((int)estimate, 1, 65535);
    if (model_mismatch) ++v3->model_mismatches;
    if (!v3->confidence[b]) {
        v3->relative_power_q10[b] = (uint16_t)estimate;
        v3->uncertainty_pm[b] = model_mismatch ? 600u : 350u;
    } else {
        uint32_t old = v3->relative_power_q10[b];
        uint32_t residual_pm = old ?
            (uint32_t)(abs_i((int)old - (int)estimate) * 1000) / old :
            1000u;
        v3->uncertainty_pm[b] = (uint16_t)clamp_i(
            (3 * (int)v3->uncertainty_pm[b] + (int)residual_pm) / 4,
            60, 900);
        if (residual_pm > 450u) {
            if (v3->confidence[b] > 0u) --v3->confidence[b];
            return;
        }
        v3->relative_power_q10[b] = (uint16_t)((3u * old + estimate) / 4u);
    }
    if (v3->confidence[b] < 15u) ++v3->confidence[b];
    ++v3->learned;
}

static void note_direction(direct_gain_v3_t *v3, int8_t dir, uint64_t now)
{
    if (v3->last_write_dir && dir != v3->last_write_dir &&
        now >= v3->dir_write_us && now - v3->dir_write_us < DG3_REVERSAL_US) {
        if (++v3->reversals >= DG3_REVERSALS_ARM) {
            v3->damp_until_us = now + DG3_DAMP_US;
            v3->reversals = 0;
            ++v3->damp_events;
        }
    } else if (now < v3->dir_write_us || now - v3->dir_write_us >= DG3_REVERSAL_US) {
        v3->reversals = 0;
    }
    v3->last_write_dir = dir;
    v3->dir_write_us = now;
}

/* Range lanes: exact 2^k amplitude steps, so no learning or settle model.
 * Only the tracking state is cleared; the analog gain is untouched. */
static uint8_t set_lane(direct_gain_v3_t *v3, const dg3_observation_t *o,
                        uint8_t lane)
{
#ifdef C5VRX4_EXPERIMENT
    if (c5vrx4_fixed_lane() != C5VRX4_LANE_ADAPTIVE) return v3->current_gain;
#endif
    if (lane > v3->lane_max) lane = v3->lane_max;
    if (lane == v3->lane) return v3->current_gain;
    note_direction(v3, lane > v3->lane ? 1 : -1, o->observed_us);
    v3->lane = lane;
    v3->lane_us = o->observed_us;
    ++v3->lane_changes;
    v3->high_windows = v3->weak_windows = 0;
    v3->virtual_gain_q8 = 0;
    v3->last_direction = 0;
    v3->stable_windows = 0;
    /* An analog write still settling would now compare envelopes from two
     * lanes: invalidate its reference so nothing is learned from it. */
    if (v3->state == DG3_SETTLE) v3->before.p50 = 0u;
    else v3->state = DG3_VERIFY;
    return v3->current_gain;
}

static unsigned scale_power(unsigned power, int lanes)
{
    while (lanes > 0) { power *= 4u; --lanes; }
    while (lanes < 0) { power /= 4u; ++lanes; }
    return power > 113u ? 113u : power;
}

/* Finest lane step (up) or smallest step (down) that lands the envelope in
 * the healthy band; returns the new lane. */
static uint8_t lane_for(const direct_gain_v3_t *v3,
                        const dg3_observation_t *o, bool up)
{
    if (up) {
        int top = (int)v3->lane_cap - (int)v3->lane;
        for (int k = top; k >= 1; --k) {
            unsigned p50 = scale_power(o->p50, k), p95 = scale_power(o->p95, k);
            if (p50 <= 32u && p95 <= DG3_LANE_UP_P95) return (uint8_t)(v3->lane + k);
        }
        /* No lane lands inside the (<6 dB wide) band: take the smallest
         * step that reaches it without rail codes; the analog gain then
         * trims the overshoot down in its fine steps. */
        for (int k = 1; k <= top; ++k) {
            unsigned p50 = scale_power(o->p50, k), p95 = scale_power(o->p95, k);
            if (p50 >= 13u && p95 <= DG3_LANE_UP_P95) return (uint8_t)(v3->lane + k);
        }
        return v3->lane;
    }
    for (int k = 1; k <= (int)v3->lane; ++k) {
        unsigned p50 = scale_power(o->p50, -k), p95 = scale_power(o->p95, -k);
        if (p50 <= 32u && p95 <= 72u) return (uint8_t)(v3->lane - k);
    }
    return 0u;
}

void direct_gain_v3_enable_boost(direct_gain_v3_t *v3, bool enabled)
{
    if (!v3) return;
    v3->boost_enabled = enabled;
    if (!enabled) v3->boost = false;
    v3->boost_ok_windows = 0;
}

static void boost_exit(direct_gain_v3_t *v3, uint64_t now_us)
{
    v3->boost = false;
    v3->boost_ok_windows = 0;
    ++v3->boost_exits;
    if (v3->boost_exit_us && now_us - v3->boost_exit_us > DG3_BOOST_STREAK_US)
        v3->boost_streak = 0;
    v3->boost_hold_until_us = now_us +
        ((uint64_t)DG3_BOOST_HOLD_US << (v3->boost_streak < 4u ? v3->boost_streak : 4u));
    if (v3->boost_streak < 255u) ++v3->boost_streak;
    v3->boost_exit_us = now_us;
}

void direct_gain_v3_enable_lanes(direct_gain_v3_t *v3, uint8_t lane_max)
{
    if (!v3) return;
    v3->lane_max = lane_max;
    v3->lane_cap = lane_max;
    v3->lane = 0u;
#ifdef C5VRX4_EXPERIMENT
    /* A fixed policy holds its lane from the first window: no listening or
     * fold escape on another lane, and the BW gear sees it as the cap. */
    uint8_t fixed = c5vrx4_fixed_lane();
    if (fixed <= lane_max) v3->lane = v3->lane_cap = fixed;
#endif
}

/* Learn the receiver noise from a no-carrier window at maximum gain and
 * derive the finest useful lane. Lane k scales power by exactly 4^k, so one
 * measurement on any lane gives the noise on all of them. */
static void learn_noise(direct_gain_v3_t *v3, const dg3_observation_t *o)
{
    if (!v3->lane_max || !v3->lane || o->p50 < 2u) return;
    uint32_t lane0_q4 = ((uint32_t)(o->p50 - 1u) << 4) >> (2u * v3->lane);
    if (!lane0_q4) lane0_q4 = 1u;
    v3->noise_p50_q4 = v3->noise_p50_q4 ?
        (uint16_t)((7u * v3->noise_p50_q4 + lane0_q4) / 8u) :
        (uint16_t)lane0_q4;
    uint8_t cap = v3->lane_max;
    for (uint8_t k = 0; k <= v3->lane_max; ++k) {
        if (((uint32_t)v3->noise_p50_q4 << (2u * k)) >=
            DG3_NOISE_R2_TARGET_Q4) { cap = k; break; }
    }
#ifdef C5VRX4_EXPERIMENT
    /* Noise is still learned for telemetry; a fixed lane stays the cap. */
    if (c5vrx4_fixed_lane() != C5VRX4_LANE_ADAPTIVE) cap = v3->lane;
#endif
    v3->lane_cap = cap;
}

static uint8_t start_write(direct_gain_v3_t *v3,
                           const dg3_observation_t *o,
                           const dg3_observation_t *prior, uint8_t target)
{
    if (target == v3->current_gain) return target;
    note_direction(v3, target > v3->current_gain ? 1 : -1, o->observed_us);
    int ratio_q10 = 0, uncertainty_pm = 0;
    if (predict(v3, target, &ratio_q10, &uncertainty_pm))
        v3->virtual_gain_q8 -= ratio_db_q8(ratio_q10);
    else
        v3->virtual_gain_q8 = 0;
    v3->virtual_gain_q8 = clamp_i(v3->virtual_gain_q8,
                                  -12 * 256, 12 * 256);
    v3->before = *o;
    v3->before_previous = *prior;
    v3->prior_gain = v3->current_gain;
    v3->target_gain = target;
    v3->transition = transition_kind(v3, v3->current_gain, target);
    v3->current_gain = target;
    v3->state = DG3_SETTLE;
    v3->stable_windows = 0;
    v3->write_us = o->observed_us;
    ++v3->writes;
    return target;
}

static uint64_t minimum_settle_guard_us(const direct_gain_v3_t *v3)
{
    return v3->settle_us[v3->transition] > 400u ?
        (uint64_t)v3->settle_us[v3->transition] * 3u / 4u : 300u;
}

uint8_t direct_gain_v3_tick(direct_gain_v3_t *v3,
                            const dg3_observation_t *o)
{
    if (!v3 || !o) return 0u;
    dg3_observation_t prior = v3->last_tracking;
    v3->last_tracking = *o;
    /* Skip windows that may still hold samples from before a lane switch. */
    if (v3->lane_us && o->observed_us >= v3->lane_us &&
        o->observed_us - v3->lane_us < DG3_LANE_GUARD_US)
        return v3->current_gain;
    bool no_carrier = o->p50 <= 4 && o->origin_pm >= 650 && o->coherence < 20;
    bool saturated = o->clip_pm >= 100 || o->p95 >= 95;
    bool at_max = v3->current_gain == v3->table.max_index;
    bool fixed_lane = false;
    bool reference_recovery = false;
#ifdef C5VRX4_EXPERIMENT
    fixed_lane = c5vrx4_fixed_lane() != C5VRX4_LANE_ADAPTIVE;
    reference_recovery = c5vrx4_staged_gain_recovery();
#endif
    /* Fold guard. On a finer lane the rail codes are the last warning before
     * the window folds; a folded strong carrier reads as wide, incoherent
     * junk (rail codes, large P95) rather than as quiet noise. Either one
     * returns to the coarse lanes at once; the analog loop then sees the
     * true level on the next window. */
    bool junk = o->clip_pm >= 20 || o->p95 > 72 ||
                (!carrier(o) && !no_carrier && o->p95 >= 53);
    if (!fixed_lane && v3->lane && (saturated || junk)) {
        if (!saturated && ++v3->junk_windows < DG3_JUNK_WINDOWS)
            return v3->current_gain;
        ++v3->fold_drops;
        v3->junk_windows = 0;
        if (o->observed_us - v3->last_fold_us > DG3_FOLD_STREAK_US)
            v3->fold_streak = 0;
        v3->lane_hold_until_us = o->observed_us +
            ((uint64_t)DG3_LANE_HOLD_US << (v3->fold_streak < 8u ? v3->fold_streak : 8u));
        if (v3->fold_streak < 255u) ++v3->fold_streak;
        v3->last_fold_us = o->observed_us;
        return set_lane(v3, o, 0u);
    }
    v3->junk_windows = 0;
    /* Boost only on the coarse lane or a fixed lane (no lane switching), and
     * never through no-carrier, saturation or any rail/P95/jump warning. */
    if (v3->boost &&
        (!v3->boost_enabled || (!fixed_lane && v3->lane) || no_carrier || saturated ||
         !carrier(o) || o->clip_pm >= DG3_BOOST_EXIT_CLIP_PM ||
         o->p95 >= DG3_BOOST_EXIT_P95 || o->p50 >= DG3_BOOST_EXIT_P50 ||
         o->coherence < DG3_BOOST_EXIT_COH))
        boost_exit(v3, o->observed_us);
    const dg3_band_t *band = v3->boost ? &s_band_boost : &s_band_normal;
    /* Listening always uses the finest lane (most sensitive carrier
     * detection, and it measures the noise); with a carrier the lanes stop
     * at the noise-referenced cap. */
    bool quiet = v3->lane && at_max && !carrier(o) &&
                 o->clip_pm == 0u && o->p95 < 40u && o->coherence < 45u;
    if (quiet) learn_noise(v3, o);
    uint8_t lane_limit = (no_carrier || quiet) ? v3->lane_max : v3->lane_cap;
    bool lane_up_ok = !fixed_lane && at_max && v3->lane < lane_limit &&
                      o->observed_us >= v3->lane_hold_until_us;
    /* A carrier found while listening above the cap comes down to it. */
    if (!fixed_lane && carrier(o) && v3->lane > v3->lane_cap)
        return set_lane(v3, o, v3->lane_cap);
    if (no_carrier && lane_up_ok) {
        if (reference_recovery && v3->overload_recovery &&
            v3->state == DG3_SETTLE &&
            (o->observed_us <= v3->write_us ||
             o->observed_us - v3->write_us < minimum_settle_guard_us(v3)))
            return v3->current_gain;
        /* Listen on the finest lane: a carrier below one coarse step becomes
         * visible there. A strong carrier appearing is caught by the fold
         * guard above. */
        v3->state = DG3_ACQUIRE;
        v3->high_windows = v3->weak_windows = 0;
        v3->last_direction = 0;
        return set_lane(v3, o, lane_limit);
    }
    if (no_carrier) {
        /* Near-origin IQ during a gain transition is not yet evidence of
         * carrier loss. In particular, an overload drop to G20 must finish
         * its physical settling guard before quiet IQ can request G83.
         * Real loss still returns to maximum once the guard has elapsed. */
        if (v3->state == DG3_SETTLE &&
            (o->observed_us <= v3->write_us ||
             o->observed_us - v3->write_us < minimum_settle_guard_us(v3)))
            return v3->current_gain;
        /* A low quantized radius after overload is not proof that the RF
         * carrier vanished. With staged gain recovery, walk back
         * through physical tuples and remeasure, instead of G20 -> G83.
         * True loss still reaches max; ordinary listening is unchanged. */
        if (reference_recovery && v3->overload_recovery && !at_max) {
            uint8_t next = adjacent_physical(v3, true);
            return start_write(v3, o, &prior, next);
        }
        /* No usable carrier: listen at the table's maximum gain, not at the
         * survival gain (first index of the highest RF stage, G62). A weak
         * carrier is quantizer-starved at G62 and reads as no carrier, so the
         * old target was a trap that never explored G63..max (pre-q4-lab.md
         * far sweep; walk test 2026-09-29, where native AGC reached further).
         * Without a carrier the maximum still reads P50 1-3 / origin ~90 %,
         * so this state is stable; a strong carrier appearing here takes the
         * saturation path below on the next window. */
        v3->state = DG3_ACQUIRE;
        v3->stable_windows = 0;
        v3->high_windows = v3->weak_windows = 0;
        v3->virtual_gain_q8 = 0;
        v3->last_direction = 0;
        return start_write(v3, o, &prior, v3->table.max_index);
    }
    /* Saturation does not wait for a settling write. A window during settle
     * may still hold pre-write samples, so this applies after an upward
     * write (stale data would read lower, not saturated) or once the 300 us
     * freshness floor has passed; the settling write's learning is dropped. */
    if (saturated && v3->state == DG3_SETTLE &&
        (v3->current_gain > v3->prior_gain ||
         (o->observed_us >= v3->write_us &&
          o->observed_us - v3->write_us >= 300u))) {
        v3->before.p50 = 0u;
        v3->state = DG3_VERIFY;
    }
    if (v3->state == DG3_SETTLE) {
        /* The freshness guard grows from prior settle measurements. The
         * signal still has to pass the multi-window stability check below. */
        uint64_t minimum_guard = minimum_settle_guard_us(v3);
        if (o->observed_us <= v3->write_us ||
            o->observed_us - v3->write_us < minimum_guard)
            return v3->current_gain;
        if (v3->stable_windows &&
            abs_i((int)o->p50 - (int)v3->previous.p50) <= 2 &&
            abs_i((int)o->p95 - (int)v3->previous.p95) <= 4 &&
            abs_i((int)o->origin_pm - (int)v3->previous.origin_pm) <= 60 &&
            abs_i((int)o->coherence - (int)v3->previous.coherence) <= 12) {
            if (v3->stable_windows < DG3_STABLE_WINDOWS) ++v3->stable_windows;
        } else v3->stable_windows = 1u;
        v3->previous = *o;
        if (v3->stable_windows < DG3_STABLE_WINDOWS) return v3->current_gain;
        uint64_t elapsed = o->observed_us - v3->write_us;
        if (elapsed < 65535u) {
            uint16_t *settle = &v3->settle_us[v3->transition];
            *settle = *settle ? (uint16_t)((3u * *settle + elapsed) / 4u) :
                                (uint16_t)elapsed;
            uint16_t *tuple_settle = &v3->tuple_settle_us[v3->current_gain];
            *tuple_settle = *tuple_settle ?
                (uint16_t)((3u * *tuple_settle + elapsed) / 4u) :
                (uint16_t)elapsed;
        }
        int quality_drop = (int)v3->before.coherence - (int)o->coherence;
        int clipping_rise = (int)o->clip_pm - (int)v3->before.clip_pm;
        int artifact = clamp_i((quality_drop > 0 ? quality_drop * 4 : 0) +
                               (clipping_rise > 0 ? clipping_rise / 4 : 0),
                               0, 1000);
        uint16_t *score = &v3->artifact_score[v3->current_gain];
        *score = *score ? (uint16_t)((3u * *score + artifact) / 4u) :
                          (uint16_t)artifact;
        /* Poor phase/origin occupancy can be a moving-channel fade, not a
         * defective gain tuple. Even clipping depends on incoming RF power:
         * count it diagnostically, but never blacklist a physical gain state.
         * Saturation still takes the immediate protected drop below. */
        if (o->clip_pm >= 100) {
            if (v3->bad_state[v3->current_gain] < 15u)
                ++v3->bad_state[v3->current_gain];
        } else if (healthy_in(o, band)) v3->bad_state[v3->current_gain] = 0u;
        learn_transition(v3, o);
        v3->state = DG3_VERIFY;
        ++v3->verified;
    }
    if (saturated) {
#ifdef C5VRX4_EXPERIMENT
        /* #158: severe clipping on the coarse lane is real quantizer
         * overdrive. Do not hunt through RF/BB stages. Adaptive finer-lane
         * clipping first follows the fold escape above. A fixed lane has no
         * escape lane, so its severe overdrive or fold takes the same G20
         * floor; manual/native stay untouched.
         * The settle freshness check above still rejects stale post-drop IQ. */
        if (!reference_recovery && (v3->lane == 0u || fixed_lane) &&
            o->clip_pm >= 500u && o->p95 >= 95u) {
            ++v3->overloads;
            v3->high_windows = v3->weak_windows = 0;
            v3->virtual_gain_q8 = 0;
            return start_write(v3, o, &prior, 20u);
        }
#endif
        ++v3->overloads;
        v3->high_windows = v3->weak_windows = 0;
        v3->virtual_gain_q8 = 0;
        if (reference_recovery) v3->overload_recovery = true;
        return start_write(v3, o, &prior, emergency_drop(v3));
    }
    /* Starved at maximum analog gain: the envelope sits in the few cells
     * around the origin, too small even to prove a carrier. Step to the
     * finest lane that keeps it in band (no rail codes, so no fold risk). */
    if (lane_up_ok && v3->state != DG3_SETTLE &&
        o->p50 < 13 && o->clip_pm < 20 && o->p95 < 53) {
        uint8_t lane = lane_for(v3, o, true);
        /* Nothing lands in band with headroom: stay (no forced step). */
        if (lane == v3->lane) return v3->current_gain;
        return set_lane(v3, o, lane);
    }
    if (!v3->boost && healthy(o) && v3->boost_enabled && (fixed_lane || !v3->lane) &&
        v3->state != DG3_SETTLE && o->observed_us >= v3->boost_hold_until_us &&
        o->observed_us >= v3->damp_until_us &&
        o->coherence >= DG3_BOOST_ENTRY_COH && o->clip_pm == 0u &&
        o->origin_pm <= 100u && (int)o->p95 - (int)o->p50 <= DG3_BOOST_ENTRY_SPREAD &&
        (int)o->p95 * DG3_BOOST_ENTRY_TARGET <= DG3_BOOST_ENTRY_P95 * (int)o->p50) {
        if (++v3->boost_ok_windows >= DG3_BOOST_ENTRY_WINDOWS) {
            v3->boost = true;
            v3->boost_ok_windows = 0;
            ++v3->boost_entries;
            band = &s_band_boost;
        }
    } else if (!v3->boost) v3->boost_ok_windows = 0;
    if (healthy_in(o, band)) {
        v3->overload_recovery = false;
        v3->state = DG3_HOLD;
        v3->corrections = 0;
        v3->high_windows = v3->weak_windows = 0;
        v3->virtual_gain_q8 = 0;
        v3->last_direction = 0;
        ++v3->holds;
        return v3->current_gain;
    }
    /* Act as soon as the envelope leaves the healthy band (13..32), before
     * it reaches the grainy/collapsing region, not after noise appeared. */
    bool high = o->p50 > band->hi || o->p90 >= band->high_p90 || o->p95 > band->high_p95 ||
                o->clip_pm >= band->clip_pm;
    /* A starved envelope climbs whether or not the carrier is recognised
     * yet: recognition (coherence >= 55) needs the gain this climb gives.
     * Between carrier() and no_carrier the gain used to hold (P50 7 /
     * coherence 30 stayed at G52 with zero writes), a range-edge trap. A
     * healthy envelope with poor phase (multipath) still does not pump. */
    bool weak = o->p50 < band->lo;
    /* Schmitt bands retain the previous direction through small envelope
     * fluctuations; they release only after crossing the inner boundary. */
    if (v3->last_direction == 2 &&
        (o->p50 > band->schmitt_hi || o->p90 > band->schmitt_p90 ||
         o->p95 > band->schmitt_p95)) high = true;
    if (v3->last_direction == 1 && o->p50 < band->schmitt_lo) weak = true;
    if (high) {
        v3->weak_windows = 0;
        v3->last_direction = 2;
        if (!v3->high_windows) v3->excursion_since_us = o->observed_us;
        if (v3->high_windows < 255u) ++v3->high_windows;
    } else if (weak) {
        v3->high_windows = 0;
        v3->last_direction = 1;
        if (!v3->weak_windows) v3->excursion_since_us = o->observed_us;
        if (v3->weak_windows < 255u) ++v3->weak_windows;
    } else {
        v3->high_windows = v3->weak_windows = 0;
        v3->last_direction = 0;
        return v3->current_gain;
    }
    bool damped = o->observed_us < v3->damp_until_us;
    /* Severe excursions (clipping, rail P95, far outside the band) still act
     * on one window. A moderate one must hold for two: indoors at 1-2 m the
     * multipath envelope crosses the band edge for single 200 us windows,
     * and every write is a short PHY transient the operator sees as a little
     * static (board 2026-10-06: ~17 writes, G32..G55, in ~2 min of moving the
     * VTX 1 <-> 2 m; "about 10 small static bursts"). */
    bool severe = high ? ((int)o->clip_pm >= (int)band->clip_pm ||
                          (int)o->p95 > (int)band->high_p95 ||
                          (int)o->p50 > (int)band->hi + 8)
                       : ((int)o->p50 + 4 < (int)band->lo);
    unsigned need_high = damped ? DG3_DAMPED_WINDOWS : severe ? DG3_HIGH_WINDOWS : 2u;
    unsigned need_weak = damped ? DG3_DAMPED_WINDOWS : severe ? DG3_WEAK_WINDOWS : 2u;
    if ((high && v3->high_windows < need_high) ||
        (weak && v3->weak_windows < need_weak)) return v3->current_gain;
    if (!severe && o->observed_us - v3->excursion_since_us < DG3_MODERATE_US)
        return v3->current_gain;
    /* Lanes are the last gain stage in and the first one out, but only in
     * whole 6 dB steps: when dropping one lane would undershoot the band,
     * the analog gain trims down instead (continuous total gain). */
    if (!fixed_lane && high && v3->lane && scale_power(o->p50, -1) >= 13u)
        return set_lane(v3, o, lane_for(v3, o, false));
    int target_power = weak ? band->weak_target : band->high_target;
    int error_q8 = power_db_q8((unsigned)target_power) -
                   power_db_q8(o->p50);
    /* Direct: request the full relative correction in one step, both ways. */
    v3->virtual_gain_q8 = error_q8;
    v3->virtual_gain_q8 = clamp_i(v3->virtual_gain_q8,
                                  -12 * 256, 12 * 256);
    uint8_t target = select_destination(v3, o, weak,
                                        v3->virtual_gain_q8, band);
    /* No analog state predicts into the band: a lane step still does. */
    if (target == v3->current_gain && high && v3->lane)
        return set_lane(v3, o, (uint8_t)(v3->lane - 1u));
    if (target == v3->current_gain) return target;
    if (v3->state == DG3_VERIFY) ++v3->corrections;
    v3->high_windows = v3->weak_windows = 0;
    if (severe) ++v3->writes_severe;
    else ++v3->writes_moderate;
    return start_write(v3, o, &prior, target);
}

void direct_gain_v3_sync_applied(direct_gain_v3_t *v3, uint8_t gain,
                                 uint64_t write_us)
{
    if (!v3) return;
    if (gain != v3->current_gain) {
        v3->current_gain = gain;
        v3->target_gain = gain;
        v3->stable_windows = 0;
    }
    v3->write_us = write_us;
    v3->state = DG3_SETTLE;
}
