\hypertarget{classGenericISA_1_1DelaySlotPCState}{
\section{クラス テンプレート DelaySlotPCState$<$ MachInst $>$}
\label{classGenericISA_1_1DelaySlotPCState}\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
}


{\ttfamily \#include $<$types.hh$>$}DelaySlotPCState$<$ MachInst $>$に対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classGenericISA_1_1DelaySlotPCState}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classGenericISA_1_1DelaySlotPCState_af8c8ed8f237bb3c44902919fb4b6b1a4}{nnpc} () const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotPCState_aa271f07c4f1ca1fd242d543380f7e589}{nnpc} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} val)
\item 
void \hyperlink{classGenericISA_1_1DelaySlotPCState_a9a5b900e841dd75dc81970850547918f}{set} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} val)
\item 
\hyperlink{classGenericISA_1_1DelaySlotPCState_a15af51f460b55a13caae04a26df39fe6}{DelaySlotPCState} ()
\item 
\hyperlink{classGenericISA_1_1DelaySlotPCState_acd4d05536ddd4b3edb8afa3ff0708151}{DelaySlotPCState} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} val)
\item 
bool \hyperlink{classGenericISA_1_1DelaySlotPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}{branching} () const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotPCState_a8903a4e9f3d5fb42d0faa9d53e21d85c}{advance} ()
\item 
bool \hyperlink{classGenericISA_1_1DelaySlotPCState_ac87333e7d41d689a69647582933c9985}{operator==} (const \hyperlink{classGenericISA_1_1DelaySlotPCState}{DelaySlotPCState}$<$ MachInst $>$ \&opc) const 
\item 
bool \hyperlink{classGenericISA_1_1DelaySlotPCState_aaa54c276268b580f71a09be1cca39cc5}{operator!=} (const \hyperlink{classGenericISA_1_1DelaySlotPCState}{DelaySlotPCState}$<$ MachInst $>$ \&opc) const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotPCState_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classGenericISA_1_1DelaySlotPCState_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\end{DoxyCompactItemize}
\subsection*{Protected 型}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{classGenericISA_1_1SimplePCState}{SimplePCState}$<$ MachInst $>$ \hyperlink{classGenericISA_1_1DelaySlotPCState_a6d61e15302422cb743d88ee2ca4fd482}{Base}
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classGenericISA_1_1DelaySlotPCState_a00ba864f85426f814e862055643f861f}{\_\-nnpc}
\end{DoxyCompactItemize}
\subsubsection*{template$<$class MachInst$>$ class GenericISA::DelaySlotPCState$<$ MachInst $>$}



\subsection{型定義}
\hypertarget{classGenericISA_1_1DelaySlotPCState_a6d61e15302422cb743d88ee2ca4fd482}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!Base@{Base}}
\index{Base@{Base}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{Base}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf SimplePCState}$<$MachInst$>$ {\bf Base}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_a6d61e15302422cb743d88ee2ca4fd482}


\hyperlink{classGenericISA_1_1SimplePCState_aa75666a3abd25e3bd389680193c6e8e6}{SimplePCState$<$ MachInst $>$}を再定義しています。

\hyperlink{classGenericISA_1_1DelaySlotUPCState_a79462b82fdf9d7f85047aab294b849d8}{DelaySlotUPCState$<$ MachInst $>$}で再定義されています。

\subsection{コンストラクタとデストラクタ}
\hypertarget{classGenericISA_1_1DelaySlotPCState_a15af51f460b55a13caae04a26df39fe6}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!DelaySlotPCState@{DelaySlotPCState}}
\index{DelaySlotPCState@{DelaySlotPCState}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{DelaySlotPCState}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DelaySlotPCState} ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_a15af51f460b55a13caae04a26df39fe6}



\begin{DoxyCode}
297 {}
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_acd4d05536ddd4b3edb8afa3ff0708151}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!DelaySlotPCState@{DelaySlotPCState}}
\index{DelaySlotPCState@{DelaySlotPCState}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{DelaySlotPCState}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DelaySlotPCState} ({\bf Addr} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_acd4d05536ddd4b3edb8afa3ff0708151}



\begin{DoxyCode}
298 { set(val); }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classGenericISA_1_1DelaySlotPCState_a8903a4e9f3d5fb42d0faa9d53e21d85c}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!advance@{advance}}
\index{advance@{advance}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{advance}]{\setlength{\rightskip}{0pt plus 5cm}void advance ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_a8903a4e9f3d5fb42d0faa9d53e21d85c}


\hyperlink{classGenericISA_1_1SimplePCState_a8903a4e9f3d5fb42d0faa9d53e21d85c}{SimplePCState$<$ MachInst $>$}を再定義しています。


\begin{DoxyCode}
311     {
312         Base::_pc = Base::_npc;
313         Base::_npc = _nnpc;
314         _nnpc += sizeof(MachInst);
315     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!branching@{branching}}
\index{branching@{branching}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{branching}]{\setlength{\rightskip}{0pt plus 5cm}bool branching () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}


\hyperlink{classGenericISA_1_1SimplePCState_ae3f0eb15a9382eefff6b00cf7999c2e3}{SimplePCState$<$ MachInst $>$}を再定義しています。

\hyperlink{classGenericISA_1_1DelaySlotUPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}{DelaySlotUPCState$<$ MachInst $>$}で再定義されています。


\begin{DoxyCode}
302     {
303         return !(this->nnpc() == this->npc() + sizeof(MachInst) &&
304                  (this->npc() == this->pc() + sizeof(MachInst) ||
305                   this->npc() == this->pc() + 2 * sizeof(MachInst)));
306     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_aa271f07c4f1ca1fd242d543380f7e589}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!nnpc@{nnpc}}
\index{nnpc@{nnpc}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{nnpc}]{\setlength{\rightskip}{0pt plus 5cm}void nnpc ({\bf Addr} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_aa271f07c4f1ca1fd242d543380f7e589}



\begin{DoxyCode}
288 { _nnpc = val; }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_af8c8ed8f237bb3c44902919fb4b6b1a4}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!nnpc@{nnpc}}
\index{nnpc@{nnpc}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{nnpc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} nnpc () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_af8c8ed8f237bb3c44902919fb4b6b1a4}



\begin{DoxyCode}
287 { return _nnpc; }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_aaa54c276268b580f71a09be1cca39cc5}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!operator!=@{operator!=}}
\index{operator!=@{operator!=}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{operator!=}]{\setlength{\rightskip}{0pt plus 5cm}bool operator!= (const {\bf DelaySlotPCState}$<$ MachInst $>$ \& {\em opc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_aaa54c276268b580f71a09be1cca39cc5}


\hyperlink{classGenericISA_1_1PCStateBase_af9600d6b82659d663fd0c8be2cbef409}{PCStateBase}を再定義しています。

\hyperlink{classGenericISA_1_1DelaySlotUPCState_a62dd495435f7d310779afd1c1a0b42c6}{DelaySlotUPCState$<$ MachInst $>$}で再定義されています。


\begin{DoxyCode}
327     {
328         return !(*this == opc);
329     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_ac87333e7d41d689a69647582933c9985}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!operator==@{operator==}}
\index{operator==@{operator==}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{operator==}]{\setlength{\rightskip}{0pt plus 5cm}bool operator== (const {\bf DelaySlotPCState}$<$ MachInst $>$ \& {\em opc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_ac87333e7d41d689a69647582933c9985}


\hyperlink{classGenericISA_1_1PCStateBase_a8643649fe59176cb0c5e8b48738c36fe}{PCStateBase}を再定義しています。

\hyperlink{classGenericISA_1_1DelaySlotUPCState_a3eaf06cc3c4e66eb1d29bafe9d140a8c}{DelaySlotUPCState$<$ MachInst $>$}で再定義されています。


\begin{DoxyCode}
319     {
320         return Base::_pc == opc._pc &&
321                Base::_npc == opc._npc &&
322                _nnpc == opc._nnpc;
323     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_a53e036786d17361be4c7320d39c99b84}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!serialize@{serialize}}
\index{serialize@{serialize}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_a53e036786d17361be4c7320d39c99b84}


\hyperlink{classGenericISA_1_1PCStateBase_a53e036786d17361be4c7320d39c99b84}{PCStateBase}を再定義しています。

\hyperlink{classGenericISA_1_1DelaySlotUPCState_a53e036786d17361be4c7320d39c99b84}{DelaySlotUPCState$<$ MachInst $>$}で再定義されています。


\begin{DoxyCode}
333     {
334         Base::serialize(os);
335         SERIALIZE_SCALAR(_nnpc);
336     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_a9a5b900e841dd75dc81970850547918f}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!set@{set}}
\index{set@{set}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{set}]{\setlength{\rightskip}{0pt plus 5cm}void set ({\bf Addr} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_a9a5b900e841dd75dc81970850547918f}
Force this PC to reflect a particular value, resetting all its other fields around it. This is useful for in place (re)initialization.


\begin{DoxyParams}{引数}
\item[{\em val}]The value to set the PC to. \end{DoxyParams}


\hyperlink{classGenericISA_1_1SimplePCState_a9a5b900e841dd75dc81970850547918f}{SimplePCState$<$ MachInst $>$}を再定義しています。

\hyperlink{classGenericISA_1_1DelaySlotUPCState_a9a5b900e841dd75dc81970850547918f}{DelaySlotUPCState$<$ MachInst $>$}で再定義されています。


\begin{DoxyCode}
292     {
293         Base::set(val);
294         nnpc(val + 2 * sizeof(MachInst));
295     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotPCState_af22e5d6d660b97db37003ac61ac4ee49}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_af22e5d6d660b97db37003ac61ac4ee49}


\hyperlink{classGenericISA_1_1PCStateBase_af22e5d6d660b97db37003ac61ac4ee49}{PCStateBase}を再定義しています。

\hyperlink{classGenericISA_1_1DelaySlotUPCState_af22e5d6d660b97db37003ac61ac4ee49}{DelaySlotUPCState$<$ MachInst $>$}で再定義されています。


\begin{DoxyCode}
340     {
341         Base::unserialize(cp, section);
342         UNSERIALIZE_SCALAR(_nnpc);
343     }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classGenericISA_1_1DelaySlotPCState_a00ba864f85426f814e862055643f861f}{
\index{GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}!\_\-nnpc@{\_\-nnpc}}
\index{\_\-nnpc@{\_\-nnpc}!GenericISA::DelaySlotPCState@{GenericISA::DelaySlotPCState}}
\subsubsection[{\_\-nnpc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf \_\-nnpc}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotPCState_a00ba864f85426f814e862055643f861f}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/generic/\hyperlink{arch_2generic_2types_8hh}{types.hh}\end{DoxyCompactItemize}
