SkvelÃ©! ZaÄneme s refaktorovanÃ­m modulu **`vga_fsm.sv`**, keÄÅ¾e je priamo prepojenÃ½ s `vga_timing`. PredpokladÃ¡m, Å¾e modul riadi Äasovanie signÃ¡lov (`sync`, `blank`, `active`) pre horizontÃ¡lnu a vertikÃ¡lnu os.

---

## âœ… RefaktorovanÃ½ a komentovanÃ½ `vga_fsm.sv`

> ðŸ“ Predpoklady:
>
> * `line_t` obsahuje: `visible_area`, `front_porch`, `sync_pulse`, `back_porch`, `polarity`
> * Modul `vga_fsm` je parametrizovanÃ½ Å¡Ã­rkou poÄÃ­tadla
> * Modul mÃ¡ vÃ½stup typu `fsm_output_t` so signÃ¡lmi: `sync`, `blank`, `active`

---

```systemverilog
// vga_fsm.sv - Finite State Machine pre generovanie VGA signÃ¡lov
//
// Verzia 3.0 - Refaktoring, komentÃ¡re a robustnosÅ¥

`ifndef VGA_FSM_DONE
`define VGA_FSM_DONE

`default_nettype none

import vga_pkg::*;

module vga_fsm #(
    parameter int WIDTH = 10  // Å Ã­rka vstupnÃ©ho poÄÃ­tadla (napr. 10-bit pre 1024)
)(
    input  logic             clk,     // HodinovÃ½ signÃ¡l
    input  logic             rstn,    // AsynchrÃ³nny reset (aktÃ­vny v L)
    input  logic [WIDTH-1:0] pos,     // AktuÃ¡lna pozÃ­cia (x alebo y)
    input  line_t            line,    // Parametre Äasovania
    output fsm_output_t      out      // VÃ½stupnÃ© signÃ¡ly: sync, blank, active
    // output state_t        state;   // (voliteÄ¾nÃ½ vÃ½stup stavu pre debug)
);

    // === VÃ½poÄty hranÃ­c pre kaÅ¾dÃº fÃ¡zu signÃ¡lu ===
    logic [WIDTH-1:0] visible_end   = line.visible_area;
    logic [WIDTH-1:0] front_end     = visible_end + line.front_porch;
    logic [WIDTH-1:0] sync_end      = front_end + line.sync_pulse;
    logic [WIDTH-1:0] total_pixels  = sync_end + line.back_porch;

    // === Generovanie vÃ½stupnÃ½ch signÃ¡lov ===

    // SynchronizaÄnÃ½ impulz: poÄas sync_pulse
    always_comb begin
        out.sync   = (pos >= front_end) && (pos < sync_end);
        out.blank  = (pos >= visible_end);   // Blanking mimo viditeÄ¾nej oblasti
        out.active = (pos < visible_end);    // ViditeÄ¾nÃ¡ oblasÅ¥
    end

    // Reset logika - bezpeÄnÃ½ stav vÃ½stupu
    always_ff @(posedge clk) begin
        if (!rstn) begin
            out.sync   <= 1'b0;
            out.blank  <= 1'b1;
            out.active <= 1'b0;
        end else begin
            out.sync   <= (pos >= front_end) && (pos < sync_end);
            out.blank  <= (pos >= visible_end);
            out.active <= (pos < visible_end);
        end
    end

endmodule

`endif // VGA_FSM_DONE
```

---

## ðŸ“Œ PoznÃ¡mky:

| ZloÅ¾ka                                | Popis                                                               |
| ------------------------------------- | ------------------------------------------------------------------- |
| **SegmentÃ¡cia Äasovania**             | Logicky rozdelenÃ© fÃ¡zy: `visible â†’ front porch â†’ sync â†’ back porch` |
| **BezpeÄnÃ½ reset**                    | VÃ½stupy idÃº do neaktÃ­vnych stavov pri `!rstn`                       |
| **ParametrizÃ¡cia**                    | ZabezpeÄuje prispÃ´sobenie rÃ´znym rozlÃ­Å¡eniam                        |
| **KombinaÄnÃ¡ aj registrovanÃ¡ logika** | ZÃ¡kladnÃ¡ kombinÃ¡cia je okamÅ¾itÃ¡; vÃ½stup sa registruje pre stabilitu |

---

## ðŸŽ ChceÅ¡ eÅ¡te nieÄo k tomu?

MÃ´Å¾em ti:

* ðŸ”¬ vygenerovaÅ¥ **`vga_pkg.sv`** (ak ho nemÃ¡Å¡),
* ðŸ§ª vytvoriÅ¥ **testbench** pre `vga_timing` alebo `vga_fsm`,
* ðŸ“‰ pridaÅ¥ **vizualizÃ¡ciu Äasovania** ako VCD alebo Waveform Å¡ablÃ³nu (napr. pre GTKWave).

StaÄÃ­ povedaÅ¥.
