{"Source Block": ["hdl/projects/fmcomms5/zc702/system_top.v@242:252@HdlIdDef", "  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n\n  // multi-chip synchronization\n\n"], "Clone Blocks": [["hdl/projects/fmcomms5/zc706/system_top.v@241:251", "  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire            gpio_open_15_15;\n\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@236:246", "  reg     [  2:0] mcs_sync_m = 'd0;\n  reg             mcs_sync = 'd0;\n\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@236:246", "  reg     [  2:0] mcs_sync_m = 'd0;\n  reg             mcs_sync = 'd0;\n\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@241:251", "  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n\n  // multi-chip synchronization\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@243:253", "  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@239:249", "  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@240:250", "\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire            gpio_open_15_15;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@240:250", "\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@243:253", "  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire            gpio_open_15_15;\n\n  // multi-chip synchronization\n\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@239:249", "  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@244:254", "  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n    if (sys_100m_resetn == 1'b0) begin\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@237:247", "  reg             mcs_sync = 'd0;\n\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@244:254", "  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire            gpio_open_15_15;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@237:247", "  reg             mcs_sync = 'd0;\n\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@238:248", "\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@242:252", "  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire            gpio_open_15_15;\n\n  // multi-chip synchronization\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@238:248", "\n  // internal signals\n\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n"]], "Diff Content": {"Delete": [], "Add": [[247, "  wire    [15:0]  ps_intrs;\n"]]}}