<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_px_dma_pcie2ddr_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_px_dma_pcie2ddr" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="840926667fs"></ZoomStartTime>
      <ZoomEndTime time="2288926668fs"></ZoomEndTime>
      <Cursor1Time time="1082260000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="412" />
   <wvobject fp_name="/tb_px_dma_pcie2ddr/aclk" type="logic">
      <obj_property name="ElementShortName">aclk</obj_property>
      <obj_property name="ObjectShortName">aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_aresetn" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_csr_awaddr[5:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awaddr[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_awprot" type="array">
      <obj_property name="ElementShortName">s_axi_csr_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_csr_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_csr_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_csr_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_csr_araddr[5:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_araddr[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_arprot" type="array">
      <obj_property name="ElementShortName">s_axi_csr_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_rdata" type="array">
      <obj_property name="ElementShortName">s_axi_csr_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_rresp" type="array">
      <obj_property name="ElementShortName">s_axi_csr_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axi_csr_rready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/irq" type="logic">
      <obj_property name="ElementShortName">irq</obj_property>
      <obj_property name="ObjectShortName">irq</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_pcie_rq_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_pcie_rq_tready" type="logic">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_pcie_rq_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_pcie_rq_tkeep" type="array">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tkeep[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tkeep[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_pcie_rq_tuser" type="array">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tuser[59:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tuser[59:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_pcie_rq_tlast" type="logic">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_pcie_rc_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_pcie_rc_tready" type="logic">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tready</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_pcie_rc_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_pcie_rc_tkeep" type="array">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tkeep[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tkeep[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_pcie_rc_tuser" type="array">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tuser[74:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tuser[74:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_pcie_rc_tlast" type="logic">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tlast</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/axis_ddr_aclk" type="logic">
      <obj_property name="ElementShortName">axis_ddr_aclk</obj_property>
      <obj_property name="ObjectShortName">axis_ddr_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_rqst_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_rqst_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_rqst_tready" type="logic">
      <obj_property name="ElementShortName">m_axis_rqst_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_rqst_tlast" type="logic">
      <obj_property name="ElementShortName">m_axis_rqst_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_rqst_tid" type="array">
      <obj_property name="ElementShortName">m_axis_rqst_tid[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tid[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_rqst_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_rqst_tdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tdata[511:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/m_axis_rqst_tuser" type="array">
      <obj_property name="ElementShortName">m_axis_rqst_tuser[255:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tuser[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/max_pcie_pkt_256" type="logic">
      <obj_property name="ElementShortName">max_pcie_pkt_256</obj_property>
      <obj_property name="ObjectShortName">max_pcie_pkt_256</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/reset_done" type="logic">
      <obj_property name="ElementShortName">reset_done</obj_property>
      <obj_property name="ObjectShortName">reset_done</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/wr_rsp_tvalid" type="logic">
      <obj_property name="ElementShortName">wr_rsp_tvalid</obj_property>
      <obj_property name="ObjectShortName">wr_rsp_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/wr_rsp_tuser" type="array">
      <obj_property name="ElementShortName">wr_rsp_tuser[71:0]</obj_property>
      <obj_property name="ObjectShortName">wr_rsp_tuser[71:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_cntl_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_cntl_tdata[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_cntl_tdata[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/s_axis_cntl_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_cntl_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_cntl_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/rqst_in_tuser" type="array">
      <obj_property name="ElementShortName">rqst_in_tuser[143:0]</obj_property>
      <obj_property name="ObjectShortName">rqst_in_tuser[143:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/pcie_rq_tvalid" type="logic">
      <obj_property name="ElementShortName">pcie_rq_tvalid</obj_property>
      <obj_property name="ObjectShortName">pcie_rq_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/pcie_rq_tready" type="logic">
      <obj_property name="ElementShortName">pcie_rq_tready</obj_property>
      <obj_property name="ObjectShortName">pcie_rq_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/pcie_rq_tdata" type="array">
      <obj_property name="ElementShortName">pcie_rq_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_rq_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/pcie_rq_tkeep" type="array">
      <obj_property name="ElementShortName">pcie_rq_tkeep[7:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_rq_tkeep[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/pcie_rq_tuser" type="array">
      <obj_property name="ElementShortName">pcie_rq_tuser[59:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_rq_tuser[59:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/rqst_fifo_tuser" type="array">
      <obj_property name="ElementShortName">rqst_fifo_tuser[59:0]</obj_property>
      <obj_property name="ObjectShortName">rqst_fifo_tuser[59:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/rqst_size" type="array">
      <obj_property name="ElementShortName">rqst_size[3:0]</obj_property>
      <obj_property name="ObjectShortName">rqst_size[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/pcie_channel" type="other">
      <obj_property name="ElementShortName">pcie_channel</obj_property>
      <obj_property name="ObjectShortName">pcie_channel</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/parameter_file_name" type="array">
      <obj_property name="ElementShortName">parameter_file_name[1:28]</obj_property>
      <obj_property name="ObjectShortName">parameter_file_name[1:28]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/out_file_name" type="array">
      <obj_property name="ElementShortName">out_file_name[1:25]</obj_property>
      <obj_property name="ObjectShortName">out_file_name[1:25]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_CTL_REG" type="array">
      <obj_property name="ElementShortName">DMA_CTL_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_CTL_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_ADV_REG" type="array">
      <obj_property name="ElementShortName">DMA_ADV_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_ADV_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_ABORT_REG" type="array">
      <obj_property name="ElementShortName">DMA_ABORT_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_ABORT_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_LENGTH_REG" type="array">
      <obj_property name="ElementShortName">DMA_LENGTH_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_LENGTH_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_FIFO_FLUSH_REG" type="array">
      <obj_property name="ElementShortName">DMA_FIFO_FLUSH_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_FIFO_FLUSH_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_SRC_ADDR_L_REG" type="array">
      <obj_property name="ElementShortName">DMA_SRC_ADDR_L_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_SRC_ADDR_L_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_SRC_ADDR_U_REG" type="array">
      <obj_property name="ElementShortName">DMA_SRC_ADDR_U_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_SRC_ADDR_U_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_DST_ADDR_REG" type="array">
      <obj_property name="ElementShortName">DMA_DST_ADDR_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_DST_ADDR_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_STATUS_REG" type="array">
      <obj_property name="ElementShortName">DMA_STATUS_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_STATUS_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/DMA_BYTES_XFERD_REG" type="array">
      <obj_property name="ElementShortName">DMA_BYTES_XFERD_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_BYTES_XFERD_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/INTRPT_ENABLE_REG" type="array">
      <obj_property name="ElementShortName">INTRPT_ENABLE_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">INTRPT_ENABLE_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/INTRPT_FLAG_REG" type="array">
      <obj_property name="ElementShortName">INTRPT_FLAG_REG[15:0]</obj_property>
      <obj_property name="ObjectShortName">INTRPT_FLAG_REG[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/NBSP" type="other">
      <obj_property name="ElementShortName">NBSP</obj_property>
      <obj_property name="ObjectShortName">NBSP</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/NUS" type="array">
      <obj_property name="ElementShortName">NUS[2:1]</obj_property>
      <obj_property name="ObjectShortName">NUS[2:1]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider330">
      <obj_property name="label">uut</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider331">
      <obj_property name="label">dma sm</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/buffer_rd_rqst_valid" type="logic">
      <obj_property name="ElementShortName">buffer_rd_rqst_valid</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/buffer_rd_rqst_ready" type="logic">
      <obj_property name="ElementShortName">buffer_rd_rqst_ready</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/buffer_rd_rqst_data" type="array">
      <obj_property name="ElementShortName">buffer_rd_rqst_data[135:0]</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_data[135:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/pcie_rd_complete" type="logic">
      <obj_property name="ElementShortName">pcie_rd_complete</obj_property>
      <obj_property name="ObjectShortName">pcie_rd_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/ddr_wr_complete" type="logic">
      <obj_property name="ElementShortName">ddr_wr_complete</obj_property>
      <obj_property name="ObjectShortName">ddr_wr_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/buffer_actual_bytes" type="array">
      <obj_property name="ElementShortName">buffer_actual_bytes[31:0]</obj_property>
      <obj_property name="ObjectShortName">buffer_actual_bytes[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/all_tags_returned" type="logic">
      <obj_property name="ElementShortName">all_tags_returned</obj_property>
      <obj_property name="ObjectShortName">all_tags_returned</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/buffer_actual_bytes_valid" type="logic">
      <obj_property name="ElementShortName">buffer_actual_bytes_valid</obj_property>
      <obj_property name="ObjectShortName">buffer_actual_bytes_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/dma_restart" type="logic">
      <obj_property name="ElementShortName">dma_restart</obj_property>
      <obj_property name="ObjectShortName">dma_restart</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/dma_advance" type="logic">
      <obj_property name="ElementShortName">dma_advance</obj_property>
      <obj_property name="ObjectShortName">dma_advance</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/dma_abort" type="logic">
      <obj_property name="ElementShortName">dma_abort</obj_property>
      <obj_property name="ObjectShortName">dma_abort</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/abort_all_out" type="logic">
      <obj_property name="ElementShortName">abort_all_out</obj_property>
      <obj_property name="ObjectShortName">abort_all_out</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/abort_all_done" type="logic">
      <obj_property name="ElementShortName">abort_all_done</obj_property>
      <obj_property name="ObjectShortName">abort_all_done</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/source_addr" type="array">
      <obj_property name="ElementShortName">source_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">source_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/dest_addr" type="array">
      <obj_property name="ElementShortName">dest_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dest_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/length" type="array">
      <obj_property name="ElementShortName">length[31:0]</obj_property>
      <obj_property name="ObjectShortName">length[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/pcie_at" type="array">
      <obj_property name="ElementShortName">pcie_at[1:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_at[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/abort_cmplt" type="logic">
      <obj_property name="ElementShortName">abort_cmplt</obj_property>
      <obj_property name="ObjectShortName">abort_cmplt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/dma_active" type="logic">
      <obj_property name="ElementShortName">dma_active</obj_property>
      <obj_property name="ObjectShortName">dma_active</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/dma_end" type="logic">
      <obj_property name="ElementShortName">dma_end</obj_property>
      <obj_property name="ObjectShortName">dma_end</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/bytes_last_transferred" type="array">
      <obj_property name="ElementShortName">bytes_last_transferred[31:0]</obj_property>
      <obj_property name="ObjectShortName">bytes_last_transferred[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/t1_start_link_descr_addr" type="array">
      <obj_property name="ElementShortName">t1_start_link_descr_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">t1_start_link_descr_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/first_time" type="logic">
      <obj_property name="ElementShortName">first_time</obj_property>
      <obj_property name="ObjectShortName">first_time</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/t1_rst" type="logic">
      <obj_property name="ElementShortName">t1_rst</obj_property>
      <obj_property name="ObjectShortName">t1_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/t2_rst" type="logic">
      <obj_property name="ElementShortName">t2_rst</obj_property>
      <obj_property name="ObjectShortName">t2_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/t1_dma_restart" type="logic">
      <obj_property name="ElementShortName">t1_dma_restart</obj_property>
      <obj_property name="ObjectShortName">t1_dma_restart</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/descriptor_src_addr" type="array">
      <obj_property name="ElementShortName">descriptor_src_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">descriptor_src_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/descriptor_bytes_to_transfer" type="array">
      <obj_property name="ElementShortName">descriptor_bytes_to_transfer[31:0]</obj_property>
      <obj_property name="ObjectShortName">descriptor_bytes_to_transfer[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/descriptor_dest_addr" type="array">
      <obj_property name="ElementShortName">descriptor_dest_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">descriptor_dest_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/descriptor_incr_value" type="array">
      <obj_property name="ElementShortName">descriptor_incr_value[31:0]</obj_property>
      <obj_property name="ObjectShortName">descriptor_incr_value[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/abort_ff" type="logic">
      <obj_property name="ElementShortName">abort_ff</obj_property>
      <obj_property name="ObjectShortName">abort_ff</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/abort_ex_out" type="logic">
      <obj_property name="ElementShortName">abort_ex_out</obj_property>
      <obj_property name="ObjectShortName">abort_ex_out</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/t1_actual_bytes" type="array">
      <obj_property name="ElementShortName">t1_actual_bytes[31:0]</obj_property>
      <obj_property name="ObjectShortName">t1_actual_bytes[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/dma_sm_inst/descriptor_at" type="array">
      <obj_property name="ElementShortName">descriptor_at[1:0]</obj_property>
      <obj_property name="ObjectShortName">descriptor_at[1:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider369">
      <obj_property name="label">reader</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider370">
      <obj_property name="label">rd_rqst_sm</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/buffer_rd_rqst_valid" type="logic">
      <obj_property name="ElementShortName">buffer_rd_rqst_valid</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/buffer_rd_rqst_ready" type="logic">
      <obj_property name="ElementShortName">buffer_rd_rqst_ready</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/buffer_rd_rqst_data" type="array">
      <obj_property name="ElementShortName">buffer_rd_rqst_data[135:0]</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_data[135:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/buffer_rd_complete" type="logic">
      <obj_property name="ElementShortName">buffer_rd_complete</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/buffer_rqst_complete" type="logic">
      <obj_property name="ElementShortName">buffer_rqst_complete</obj_property>
      <obj_property name="ObjectShortName">buffer_rqst_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/incr_tag" type="logic">
      <obj_property name="ElementShortName">incr_tag</obj_property>
      <obj_property name="ObjectShortName">incr_tag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/next_free_tag" type="array">
      <obj_property name="ElementShortName">next_free_tag[2:0]</obj_property>
      <obj_property name="ObjectShortName">next_free_tag[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/num_free_tags" type="array">
      <obj_property name="ElementShortName">num_free_tags[3:0]</obj_property>
      <obj_property name="ObjectShortName">num_free_tags[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/rsp_pipe_afl" type="logic">
      <obj_property name="ElementShortName">rsp_pipe_afl</obj_property>
      <obj_property name="ObjectShortName">rsp_pipe_afl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/max_pcie_rqst_size" type="array">
      <obj_property name="ElementShortName">max_pcie_rqst_size[2:0]</obj_property>
      <obj_property name="ObjectShortName">max_pcie_rqst_size[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/abort" type="logic">
      <obj_property name="ElementShortName">abort</obj_property>
      <obj_property name="ObjectShortName">abort</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/abort_busy" type="logic">
      <obj_property name="ElementShortName">abort_busy</obj_property>
      <obj_property name="ObjectShortName">abort_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/fifo_flush" type="logic">
      <obj_property name="ElementShortName">fifo_flush</obj_property>
      <obj_property name="ObjectShortName">fifo_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/actual_bytes" type="array">
      <obj_property name="ElementShortName">actual_bytes[31:0]</obj_property>
      <obj_property name="ObjectShortName">actual_bytes[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/actual_bytes_valid" type="logic">
      <obj_property name="ElementShortName">actual_bytes_valid</obj_property>
      <obj_property name="ObjectShortName">actual_bytes_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/m_axis_pcie_rq_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/m_axis_pcie_rq_tready" type="logic">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/m_axis_pcie_rq_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/m_axis_pcie_rq_tkeep" type="array">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tkeep[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tkeep[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/m_axis_pcie_rq_tuser" type="array">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tuser[59:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tuser[59:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/m_axis_pcie_rq_tlast" type="logic">
      <obj_property name="ElementShortName">m_axis_pcie_rq_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_pcie_rq_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/fifo_empty" type="logic">
      <obj_property name="ElementShortName">fifo_empty</obj_property>
      <obj_property name="ObjectShortName">fifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/fifo_afl" type="logic">
      <obj_property name="ElementShortName">fifo_afl</obj_property>
      <obj_property name="ObjectShortName">fifo_afl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/t1_rst" type="logic">
      <obj_property name="ElementShortName">t1_rst</obj_property>
      <obj_property name="ObjectShortName">t1_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/src_start_address" type="array">
      <obj_property name="ElementShortName">src_start_address[63:0]</obj_property>
      <obj_property name="ObjectShortName">src_start_address[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/buf_size" type="array">
      <obj_property name="ElementShortName">buf_size[31:0]</obj_property>
      <obj_property name="ObjectShortName">buf_size[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/buffer_rd_rqst_ready_int" type="logic">
      <obj_property name="ElementShortName">buffer_rd_rqst_ready_int</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_ready_int</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/src_addr_cntr" type="array">
      <obj_property name="ElementShortName">src_addr_cntr[61:0]</obj_property>
      <obj_property name="ObjectShortName">src_addr_cntr[61:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/actual_cntr" type="array">
      <obj_property name="ElementShortName">actual_cntr[29:0]</obj_property>
      <obj_property name="ObjectShortName">actual_cntr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/t1_fifo_flush" type="logic">
      <obj_property name="ElementShortName">t1_fifo_flush</obj_property>
      <obj_property name="ObjectShortName">t1_fifo_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/abort_fifo_rst" type="logic">
      <obj_property name="ElementShortName">abort_fifo_rst</obj_property>
      <obj_property name="ObjectShortName">abort_fifo_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/fifo_sclr_n" type="logic">
      <obj_property name="ElementShortName">fifo_sclr_n</obj_property>
      <obj_property name="ObjectShortName">fifo_sclr_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/rd_rqst_tvalid" type="logic">
      <obj_property name="ElementShortName">rd_rqst_tvalid</obj_property>
      <obj_property name="ObjectShortName">rd_rqst_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/last_tag" type="array">
      <obj_property name="ElementShortName">last_tag[4:0]</obj_property>
      <obj_property name="ObjectShortName">last_tag[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/abort_dly" type="array">
      <obj_property name="ElementShortName">abort_dly[7:0]</obj_property>
      <obj_property name="ObjectShortName">abort_dly[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/at" type="array">
      <obj_property name="ElementShortName">at[1:0]</obj_property>
      <obj_property name="ObjectShortName">at[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/rqst_out_fifo_afl" type="logic">
      <obj_property name="ElementShortName">rqst_out_fifo_afl</obj_property>
      <obj_property name="ObjectShortName">rqst_out_fifo_afl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/packet_tvalid" type="logic">
      <obj_property name="ElementShortName">packet_tvalid</obj_property>
      <obj_property name="ObjectShortName">packet_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/packet_tready" type="logic">
      <obj_property name="ElementShortName">packet_tready</obj_property>
      <obj_property name="ObjectShortName">packet_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/packet_tdata" type="array">
      <obj_property name="ElementShortName">packet_tdata[127:0]</obj_property>
      <obj_property name="ObjectShortName">packet_tdata[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/packet_tkeep" type="array">
      <obj_property name="ElementShortName">packet_tkeep[7:0]</obj_property>
      <obj_property name="ObjectShortName">packet_tkeep[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/packet_tuser" type="array">
      <obj_property name="ElementShortName">packet_tuser[59:0]</obj_property>
      <obj_property name="ObjectShortName">packet_tuser[59:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/rqst_out_fifo_tdata" type="array">
      <obj_property name="ElementShortName">rqst_out_fifo_tdata[127:0]</obj_property>
      <obj_property name="ObjectShortName">rqst_out_fifo_tdata[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/rqst_out_fifo_tuser" type="array">
      <obj_property name="ElementShortName">rqst_out_fifo_tuser[59:0]</obj_property>
      <obj_property name="ObjectShortName">rqst_out_fifo_tuser[59:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/end_nonposted" type="logic">
      <obj_property name="ElementShortName">end_nonposted</obj_property>
      <obj_property name="ObjectShortName">end_nonposted</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/req_type" type="array">
      <obj_property name="ElementShortName">req_type[3:0]</obj_property>
      <obj_property name="ObjectShortName">req_type[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/poisoned_req" type="logic">
      <obj_property name="ElementShortName">poisoned_req</obj_property>
      <obj_property name="ObjectShortName">poisoned_req</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/tag" type="array">
      <obj_property name="ElementShortName">tag[7:0]</obj_property>
      <obj_property name="ObjectShortName">tag[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/req_id_en" type="logic">
      <obj_property name="ElementShortName">req_id_en</obj_property>
      <obj_property name="ObjectShortName">req_id_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/force_erc" type="logic">
      <obj_property name="ElementShortName">force_erc</obj_property>
      <obj_property name="ObjectShortName">force_erc</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/attr" type="array">
      <obj_property name="ElementShortName">attr[2:0]</obj_property>
      <obj_property name="ObjectShortName">attr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/comp_id" type="array">
      <obj_property name="ElementShortName">comp_id[15:0]</obj_property>
      <obj_property name="ObjectShortName">comp_id[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/req_id" type="array">
      <obj_property name="ElementShortName">req_id[15:0]</obj_property>
      <obj_property name="ObjectShortName">req_id[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/tc" type="array">
      <obj_property name="ElementShortName">tc[2:0]</obj_property>
      <obj_property name="ObjectShortName">tc[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/dw_to_pcie4k_boundary" type="array">
      <obj_property name="ElementShortName">dw_to_pcie4k_boundary[10:0]</obj_property>
      <obj_property name="ObjectShortName">dw_to_pcie4k_boundary[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/data_buf_cntr_integer" type="other">
      <obj_property name="ElementShortName">data_buf_cntr_integer</obj_property>
      <obj_property name="ObjectShortName">data_buf_cntr_integer</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/data_buf_cntr" type="array">
      <obj_property name="ElementShortName">data_buf_cntr[29:0]</obj_property>
      <obj_property name="ObjectShortName">data_buf_cntr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/dw_to_pcie4k_boundary_integer" type="other">
      <obj_property name="ElementShortName">dw_to_pcie4k_boundary_integer</obj_property>
      <obj_property name="ObjectShortName">dw_to_pcie4k_boundary_integer</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/max_access_size" type="other">
      <obj_property name="ElementShortName">max_access_size</obj_property>
      <obj_property name="ObjectShortName">max_access_size</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/dw_offset" type="array">
      <obj_property name="ElementShortName">dw_offset[2:0]</obj_property>
      <obj_property name="ObjectShortName">dw_offset[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/access_size" type="array">
      <obj_property name="ElementShortName">access_size[12:0]</obj_property>
      <obj_property name="ObjectShortName">access_size[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/last_access" type="logic">
      <obj_property name="ElementShortName">last_access</obj_property>
      <obj_property name="ObjectShortName">last_access</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/pcie_pkt_tuser" type="array">
      <obj_property name="ElementShortName">pcie_pkt_tuser[59:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_pkt_tuser[59:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/metatag" type="array">
      <obj_property name="ElementShortName">metatag[7:0]</obj_property>
      <obj_property name="ObjectShortName">metatag[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/dest_start_address" type="array">
      <obj_property name="ElementShortName">dest_start_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">dest_start_address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrqst_sm_inst/pcie_channel" type="array">
      <obj_property name="ElementShortName">pcie_channel[2:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_channel[2:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider440">
      <obj_property name="label">rdrcv_buffer</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/abort" type="logic">
      <obj_property name="ElementShortName">abort</obj_property>
      <obj_property name="ObjectShortName">abort</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/abort_busy" type="logic">
      <obj_property name="ElementShortName">abort_busy</obj_property>
      <obj_property name="ObjectShortName">abort_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/s_axis_pcie_rc_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/s_axis_pcie_rc_tready" type="logic">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tready</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/s_axis_pcie_rc_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/s_axis_pcie_rc_tkeep" type="array">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tkeep[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tkeep[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/s_axis_pcie_rc_tuser" type="array">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tuser[74:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tuser[74:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/s_axis_pcie_rc_tlast" type="logic">
      <obj_property name="ElementShortName">s_axis_pcie_rc_tlast</obj_property>
      <obj_property name="ObjectShortName">s_axis_pcie_rc_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/m_axis_rcv_buf_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_rcv_buf_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_rcv_buf_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/m_axis_rcv_buf_tlast" type="logic">
      <obj_property name="ElementShortName">m_axis_rcv_buf_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_rcv_buf_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/m_axis_rcv_buf_tready" type="logic">
      <obj_property name="ElementShortName">m_axis_rcv_buf_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_rcv_buf_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/m_axis_rcv_buf_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_rcv_buf_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rcv_buf_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/m_axis_rcv_buf_tuser" type="array">
      <obj_property name="ElementShortName">m_axis_rcv_buf_tuser[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rcv_buf_tuser[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/m_axis_rcv_buf_tkeep" type="array">
      <obj_property name="ElementShortName">m_axis_rcv_buf_tkeep[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rcv_buf_tkeep[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/incr_tag" type="logic">
      <obj_property name="ElementShortName">incr_tag</obj_property>
      <obj_property name="ObjectShortName">incr_tag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/next_free_tag" type="array">
      <obj_property name="ElementShortName">next_free_tag[2:0]</obj_property>
      <obj_property name="ObjectShortName">next_free_tag[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/num_free_tags" type="array">
      <obj_property name="ElementShortName">num_free_tags[3:0]</obj_property>
      <obj_property name="ObjectShortName">num_free_tags[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/fifo_flush_n" type="logic">
      <obj_property name="ElementShortName">fifo_flush_n</obj_property>
      <obj_property name="ObjectShortName">fifo_flush_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/error_out" type="logic">
      <obj_property name="ElementShortName">error_out</obj_property>
      <obj_property name="ObjectShortName">error_out</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/error_code" type="array">
      <obj_property name="ElementShortName">error_code[3:0]</obj_property>
      <obj_property name="ObjectShortName">error_code[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/byte_swap" type="logic">
      <obj_property name="ElementShortName">byte_swap</obj_property>
      <obj_property name="ObjectShortName">byte_swap</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_s_axis_pcie_rc_tvalid" type="logic">
      <obj_property name="ElementShortName">t1_s_axis_pcie_rc_tvalid</obj_property>
      <obj_property name="ObjectShortName">t1_s_axis_pcie_rc_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_s_axis_pcie_rc_tdata" type="array">
      <obj_property name="ElementShortName">t1_s_axis_pcie_rc_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">t1_s_axis_pcie_rc_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_s_axis_pcie_rc_tkeep" type="array">
      <obj_property name="ElementShortName">t1_s_axis_pcie_rc_tkeep[7:0]</obj_property>
      <obj_property name="ObjectShortName">t1_s_axis_pcie_rc_tkeep[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_s_axis_pcie_rc_tuser" type="array">
      <obj_property name="ElementShortName">t1_s_axis_pcie_rc_tuser[74:0]</obj_property>
      <obj_property name="ObjectShortName">t1_s_axis_pcie_rc_tuser[74:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_s_axis_pcie_rc_tlast" type="logic">
      <obj_property name="ElementShortName">t1_s_axis_pcie_rc_tlast</obj_property>
      <obj_property name="ObjectShortName">t1_s_axis_pcie_rc_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_all_complete" type="logic">
      <obj_property name="ElementShortName">t2_pcie_rc_all_complete</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_all_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/next_tag" type="array">
      <obj_property name="ElementShortName">next_tag[2:0]</obj_property>
      <obj_property name="ObjectShortName">next_tag[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag" type="array">
      <obj_property name="ElementShortName">t2_pcie_rc_tag[7:0]</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tag[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_error_code" type="array">
      <obj_property name="ElementShortName">t2_pcie_rc_error_code[3:0]</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_error_code[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_pcie_rc_tvalid" type="logic">
      <obj_property name="ElementShortName">t1_pcie_rc_tvalid</obj_property>
      <obj_property name="ObjectShortName">t1_pcie_rc_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_error" type="logic">
      <obj_property name="ElementShortName">t2_pcie_rc_error</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_error</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tdata" type="array">
      <obj_property name="ElementShortName">t2_pcie_rc_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tuser" type="array">
      <obj_property name="ElementShortName">t2_pcie_rc_tuser[31:0]</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tuser[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalid" type="logic">
      <obj_property name="ElementShortName">t2_pcie_rc_tvalid</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tlast" type="logic">
      <obj_property name="ElementShortName">t2_pcie_rc_tlast</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/tag_loader_cntr" type="array">
      <obj_property name="ElementShortName">tag_loader_cntr[4:0]</obj_property>
      <obj_property name="ObjectShortName">tag_loader_cntr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/tag_fifo_rst" type="logic">
      <obj_property name="ElementShortName">tag_fifo_rst</obj_property>
      <obj_property name="ObjectShortName">tag_fifo_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/tag_wr" type="logic">
      <obj_property name="ElementShortName">tag_wr</obj_property>
      <obj_property name="ObjectShortName">tag_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/tag_input" type="array">
      <obj_property name="ElementShortName">tag_input[2:0]</obj_property>
      <obj_property name="ObjectShortName">tag_input[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/tag_fifo_count" type="array">
      <obj_property name="ElementShortName">tag_fifo_count[4:0]</obj_property>
      <obj_property name="ObjectShortName">tag_fifo_count[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/abort_busy_re" type="logic">
      <obj_property name="ElementShortName">abort_busy_re</obj_property>
      <obj_property name="ObjectShortName">abort_busy_re</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/abort_busy_fe" type="logic">
      <obj_property name="ElementShortName">abort_busy_fe</obj_property>
      <obj_property name="ObjectShortName">abort_busy_fe</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_abort_busy" type="logic">
      <obj_property name="ElementShortName">t1_abort_busy</obj_property>
      <obj_property name="ObjectShortName">t1_abort_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/abortbusy" type="logic">
      <obj_property name="ElementShortName">abortbusy</obj_property>
      <obj_property name="ObjectShortName">abortbusy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tkeep" type="array">
      <obj_property name="ElementShortName">t2_pcie_rc_tkeep[7:0]</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tkeep[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tkeepv" type="array">
      <obj_property name="ElementShortName">t2_pcie_rc_tkeepv[31:0]</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tkeepv[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tlastx" type="logic">
      <obj_property name="ElementShortName">t2_pcie_rc_tlastx</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tlastx</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv" type="array">
      <obj_property name="ElementShortName">t2_pcie_rc_tvalidv[7:0]</obj_property>
      <obj_property name="ObjectShortName">t2_pcie_rc_tvalidv[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/cmp_fifo_tvalid" type="array">
      <obj_property name="ElementShortName">cmp_fifo_tvalid[7:0]</obj_property>
      <obj_property name="ObjectShortName">cmp_fifo_tvalid[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/cmp_fifo_tready" type="array">
      <obj_property name="ElementShortName">cmp_fifo_tready[7:0]</obj_property>
      <obj_property name="ObjectShortName">cmp_fifo_tready[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/cmp_fifo_tkeep" type="array">
      <obj_property name="ElementShortName">cmp_fifo_tkeep[0:7][31:0]</obj_property>
      <obj_property name="ObjectShortName">cmp_fifo_tkeep[0:7][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/cmp_fifo_tdata" type="array">
      <obj_property name="ElementShortName">cmp_fifo_tdata[0:7][255:0]</obj_property>
      <obj_property name="ObjectShortName">cmp_fifo_tdata[0:7][255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/cmp_fifo_tlast" type="array">
      <obj_property name="ElementShortName">cmp_fifo_tlast[7:0]</obj_property>
      <obj_property name="ObjectShortName">cmp_fifo_tlast[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/cmp_fifo_tuser" type="array">
      <obj_property name="ElementShortName">cmp_fifo_tuser[0:7][32:0]</obj_property>
      <obj_property name="ObjectShortName">cmp_fifo_tuser[0:7][32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/output_sel_tag" type="array">
      <obj_property name="ElementShortName">output_sel_tag[2:0]</obj_property>
      <obj_property name="ObjectShortName">output_sel_tag[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/used_tag_rd" type="logic">
      <obj_property name="ElementShortName">used_tag_rd</obj_property>
      <obj_property name="ObjectShortName">used_tag_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/out_fifo_tvalid" type="logic">
      <obj_property name="ElementShortName">out_fifo_tvalid</obj_property>
      <obj_property name="ObjectShortName">out_fifo_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/out_fifo_tready" type="logic">
      <obj_property name="ElementShortName">out_fifo_tready</obj_property>
      <obj_property name="ObjectShortName">out_fifo_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/out_fifo_tdata" type="array">
      <obj_property name="ElementShortName">out_fifo_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">out_fifo_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/out_fifo_tkeep" type="array">
      <obj_property name="ElementShortName">out_fifo_tkeep[31:0]</obj_property>
      <obj_property name="ObjectShortName">out_fifo_tkeep[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/out_fifo_tuser" type="array">
      <obj_property name="ElementShortName">out_fifo_tuser[31:0]</obj_property>
      <obj_property name="ObjectShortName">out_fifo_tuser[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/out_fifo_tlast" type="logic">
      <obj_property name="ElementShortName">out_fifo_tlast</obj_property>
      <obj_property name="ObjectShortName">out_fifo_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/buf_pipe_tvalid" type="logic">
      <obj_property name="ElementShortName">buf_pipe_tvalid</obj_property>
      <obj_property name="ObjectShortName">buf_pipe_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/buf_pipe_tready" type="logic">
      <obj_property name="ElementShortName">buf_pipe_tready</obj_property>
      <obj_property name="ObjectShortName">buf_pipe_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/buf_pipe_tdata" type="array">
      <obj_property name="ElementShortName">buf_pipe_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">buf_pipe_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/buf_pipe_tkeep" type="array">
      <obj_property name="ElementShortName">buf_pipe_tkeep[31:0]</obj_property>
      <obj_property name="ObjectShortName">buf_pipe_tkeep[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/buf_pipe_tuser" type="array">
      <obj_property name="ElementShortName">buf_pipe_tuser[31:0]</obj_property>
      <obj_property name="ObjectShortName">buf_pipe_tuser[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/buf_pipe_tlast" type="logic">
      <obj_property name="ElementShortName">buf_pipe_tlast</obj_property>
      <obj_property name="ObjectShortName">buf_pipe_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/buf_pipe_tdata_bs" type="array">
      <obj_property name="ElementShortName">buf_pipe_tdata_bs[255:0]</obj_property>
      <obj_property name="ObjectShortName">buf_pipe_tdata_bs[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/fifo_rstn" type="logic">
      <obj_property name="ElementShortName">fifo_rstn</obj_property>
      <obj_property name="ObjectShortName">fifo_rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/fifo_data_countx" type="array">
      <obj_property name="ElementShortName">fifo_data_countx[11:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_data_countx[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/t1_byte_swap" type="logic">
      <obj_property name="ElementShortName">t1_byte_swap</obj_property>
      <obj_property name="ObjectShortName">t1_byte_swap</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/reader_inst/rdrcv_buffer_inst/pcie_channel" type="array">
      <obj_property name="ElementShortName">pcie_channel[2:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_channel[2:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider517">
      <obj_property name="label">writer</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/axis_aclk" type="logic">
      <obj_property name="ElementShortName">axis_aclk</obj_property>
      <obj_property name="ObjectShortName">axis_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/axis_aresetn" type="logic">
      <obj_property name="ElementShortName">axis_aresetn</obj_property>
      <obj_property name="ObjectShortName">axis_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/buffer_rd_rqst_valid" type="logic">
      <obj_property name="ElementShortName">buffer_rd_rqst_valid</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/buffer_rd_rqst_ready" type="logic">
      <obj_property name="ElementShortName">buffer_rd_rqst_ready</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/buffer_rd_rqst_data" type="array">
      <obj_property name="ElementShortName">buffer_rd_rqst_data[135:0]</obj_property>
      <obj_property name="ObjectShortName">buffer_rd_rqst_data[135:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/all_wr_complete" type="logic">
      <obj_property name="ElementShortName">all_wr_complete</obj_property>
      <obj_property name="ObjectShortName">all_wr_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/all_rqst_complete" type="logic">
      <obj_property name="ElementShortName">all_rqst_complete</obj_property>
      <obj_property name="ObjectShortName">all_rqst_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/s_axis_rcv_buf_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_rcv_buf_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_rcv_buf_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/s_axis_rcv_buf_tlast" type="logic">
      <obj_property name="ElementShortName">s_axis_rcv_buf_tlast</obj_property>
      <obj_property name="ObjectShortName">s_axis_rcv_buf_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/s_axis_rcv_buf_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_rcv_buf_tdata[255:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_rcv_buf_tdata[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/s_axis_rcv_buf_tuser" type="array">
      <obj_property name="ElementShortName">s_axis_rcv_buf_tuser[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_rcv_buf_tuser[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/s_axis_rcv_buf_tkeep" type="array">
      <obj_property name="ElementShortName">s_axis_rcv_buf_tkeep[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_rcv_buf_tkeep[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/s_axis_rcv_buf_tready" type="logic">
      <obj_property name="ElementShortName">s_axis_rcv_buf_tready</obj_property>
      <obj_property name="ObjectShortName">s_axis_rcv_buf_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/axis_ddr_aclk" type="logic">
      <obj_property name="ElementShortName">axis_ddr_aclk</obj_property>
      <obj_property name="ObjectShortName">axis_ddr_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/m_axis_rqst_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_rqst_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/m_axis_rqst_tready" type="logic">
      <obj_property name="ElementShortName">m_axis_rqst_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/m_axis_rqst_tlast" type="logic">
      <obj_property name="ElementShortName">m_axis_rqst_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/m_axis_rqst_tid" type="array">
      <obj_property name="ElementShortName">m_axis_rqst_tid[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tid[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/m_axis_rqst_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_rqst_tdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tdata[511:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/m_axis_rqst_tuser" type="array">
      <obj_property name="ElementShortName">m_axis_rqst_tuser[255:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tuser[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rq_wr_count" type="array">
      <obj_property name="ElementShortName">rq_wr_count[9:0]</obj_property>
      <obj_property name="ObjectShortName">rq_wr_count[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/abort" type="logic">
      <obj_property name="ElementShortName">abort</obj_property>
      <obj_property name="ObjectShortName">abort</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/abort_busy" type="logic">
      <obj_property name="ElementShortName">abort_busy</obj_property>
      <obj_property name="ObjectShortName">abort_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/conseq_access" type="array">
      <obj_property name="ElementShortName">conseq_access[5:0]</obj_property>
      <obj_property name="ObjectShortName">conseq_access[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/fifo_flush" type="logic">
      <obj_property name="ElementShortName">fifo_flush</obj_property>
      <obj_property name="ObjectShortName">fifo_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rqst_fifo_empty" type="logic">
      <obj_property name="ElementShortName">rqst_fifo_empty</obj_property>
      <obj_property name="ObjectShortName">rqst_fifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rqst_fifo_afl" type="logic">
      <obj_property name="ElementShortName">rqst_fifo_afl</obj_property>
      <obj_property name="ObjectShortName">rqst_fifo_afl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wc_axis_tvalid" type="logic">
      <obj_property name="ElementShortName">wc_axis_tvalid</obj_property>
      <obj_property name="ObjectShortName">wc_axis_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wc_axis_tlast" type="logic">
      <obj_property name="ElementShortName">wc_axis_tlast</obj_property>
      <obj_property name="ObjectShortName">wc_axis_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wc_axis_tdata" type="array">
      <obj_property name="ElementShortName">wc_axis_tdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">wc_axis_tdata[511:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wc_axis_tkeep" type="array">
      <obj_property name="ElementShortName">wc_axis_tkeep[63:0]</obj_property>
      <obj_property name="ObjectShortName">wc_axis_tkeep[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wc_axis_tready" type="logic">
      <obj_property name="ElementShortName">wc_axis_tready</obj_property>
      <obj_property name="ObjectShortName">wc_axis_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_tvalid" type="logic">
      <obj_property name="ElementShortName">in_fifo_tvalid</obj_property>
      <obj_property name="ObjectShortName">in_fifo_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_tlast" type="logic">
      <obj_property name="ElementShortName">in_fifo_tlast</obj_property>
      <obj_property name="ObjectShortName">in_fifo_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_tdata" type="array">
      <obj_property name="ElementShortName">in_fifo_tdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">in_fifo_tdata[511:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_tkeep" type="array">
      <obj_property name="ElementShortName">in_fifo_tkeep[63:0]</obj_property>
      <obj_property name="ObjectShortName">in_fifo_tkeep[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_tready" type="logic">
      <obj_property name="ElementShortName">in_fifo_tready</obj_property>
      <obj_property name="ObjectShortName">in_fifo_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_tvalid" type="logic">
      <obj_property name="ElementShortName">wr_tvalid</obj_property>
      <obj_property name="ObjectShortName">wr_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_tlast" type="logic">
      <obj_property name="ElementShortName">wr_tlast</obj_property>
      <obj_property name="ObjectShortName">wr_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_tdata" type="array">
      <obj_property name="ElementShortName">wr_tdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">wr_tdata[511:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_tuser" type="array">
      <obj_property name="ElementShortName">wr_tuser[255:0]</obj_property>
      <obj_property name="ObjectShortName">wr_tuser[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_tready" type="logic">
      <obj_property name="ElementShortName">wr_tready</obj_property>
      <obj_property name="ObjectShortName">wr_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/t1_axis_aresetn" type="logic">
      <obj_property name="ElementShortName">t1_axis_aresetn</obj_property>
      <obj_property name="ObjectShortName">t1_axis_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_access_cntr" type="array">
      <obj_property name="ElementShortName">wr_access_cntr[5:0]</obj_property>
      <obj_property name="ObjectShortName">wr_access_cntr[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/dest_addr" type="array">
      <obj_property name="ElementShortName">dest_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dest_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/length" type="array">
      <obj_property name="ElementShortName">length[31:0]</obj_property>
      <obj_property name="ObjectShortName">length[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/t1_length" type="array">
      <obj_property name="ElementShortName">t1_length[31:0]</obj_property>
      <obj_property name="ObjectShortName">t1_length[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/t1_buffer_rd_rqst_valid" type="logic">
      <obj_property name="ElementShortName">t1_buffer_rd_rqst_valid</obj_property>
      <obj_property name="ObjectShortName">t1_buffer_rd_rqst_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/inout_fifo_rst_n" type="logic">
      <obj_property name="ElementShortName">inout_fifo_rst_n</obj_property>
      <obj_property name="ObjectShortName">inout_fifo_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_addr" type="array">
      <obj_property name="ElementShortName">wr_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">wr_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_prog_empty" type="logic">
      <obj_property name="ElementShortName">in_fifo_prog_empty</obj_property>
      <obj_property name="ObjectShortName">in_fifo_prog_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_inc" type="logic">
      <obj_property name="ElementShortName">wr_inc</obj_property>
      <obj_property name="ObjectShortName">wr_inc</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/wr_count" type="array">
      <obj_property name="ElementShortName">wr_count[26:0]</obj_property>
      <obj_property name="ObjectShortName">wr_count[26:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/p_count_reached" type="logic">
      <obj_property name="ElementShortName">p_count_reached</obj_property>
      <obj_property name="ObjectShortName">p_count_reached</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/atleast_one" type="logic">
      <obj_property name="ElementShortName">atleast_one</obj_property>
      <obj_property name="ObjectShortName">atleast_one</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/inout_fifo_rst" type="logic">
      <obj_property name="ElementShortName">inout_fifo_rst</obj_property>
      <obj_property name="ObjectShortName">inout_fifo_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/mid_packet_w" type="logic">
      <obj_property name="ElementShortName">mid_packet_w</obj_property>
      <obj_property name="ObjectShortName">mid_packet_w</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/mid_packet_r" type="logic">
      <obj_property name="ElementShortName">mid_packet_r</obj_property>
      <obj_property name="ObjectShortName">mid_packet_r</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rst_wr_tvalid" type="logic">
      <obj_property name="ElementShortName">rst_wr_tvalid</obj_property>
      <obj_property name="ObjectShortName">rst_wr_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rst_rd_tvalid" type="logic">
      <obj_property name="ElementShortName">rst_rd_tvalid</obj_property>
      <obj_property name="ObjectShortName">rst_rd_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rst_wr_tlast" type="logic">
      <obj_property name="ElementShortName">rst_wr_tlast</obj_property>
      <obj_property name="ObjectShortName">rst_wr_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rst_rd_tlast" type="logic">
      <obj_property name="ElementShortName">rst_rd_tlast</obj_property>
      <obj_property name="ObjectShortName">rst_rd_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/rst_cntr" type="array">
      <obj_property name="ElementShortName">rst_cntr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rst_cntr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/t1_conseq_access" type="array">
      <obj_property name="ElementShortName">t1_conseq_access[5:0]</obj_property>
      <obj_property name="ObjectShortName">t1_conseq_access[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/t1_fifo_flush" type="logic">
      <obj_property name="ElementShortName">t1_fifo_flush</obj_property>
      <obj_property name="ObjectShortName">t1_fifo_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/t1_abort" type="logic">
      <obj_property name="ElementShortName">t1_abort</obj_property>
      <obj_property name="ObjectShortName">t1_abort</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/afl" type="logic">
      <obj_property name="ElementShortName">afl</obj_property>
      <obj_property name="ObjectShortName">afl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/m_axis_rqst_tvalid_int" type="logic">
      <obj_property name="ElementShortName">m_axis_rqst_tvalid_int</obj_property>
      <obj_property name="ObjectShortName">m_axis_rqst_tvalid_int</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/p_rqst_fifo_empty_n" type="logic">
      <obj_property name="ElementShortName">p_rqst_fifo_empty_n</obj_property>
      <obj_property name="ObjectShortName">p_rqst_fifo_empty_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/axis_prog_empty" type="logic">
      <obj_property name="ElementShortName">axis_prog_empty</obj_property>
      <obj_property name="ObjectShortName">axis_prog_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/m_axis_tdata" type="array">
      <obj_property name="ElementShortName">m_axis_tdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_tdata[511:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/m_axis_tkeep" type="array">
      <obj_property name="ElementShortName">m_axis_tkeep[63:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_tkeep[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/m_axis_tlast" type="logic">
      <obj_property name="ElementShortName">m_axis_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/m_axis_tready" type="logic">
      <obj_property name="ElementShortName">m_axis_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/m_axis_tvalid" type="logic">
      <obj_property name="ElementShortName">m_axis_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_tvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/s_aclk" type="logic">
      <obj_property name="ElementShortName">s_aclk</obj_property>
      <obj_property name="ObjectShortName">s_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/s_aresetn" type="logic">
      <obj_property name="ElementShortName">s_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/s_axis_tdata" type="array">
      <obj_property name="ElementShortName">s_axis_tdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_tdata[511:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/s_axis_tkeep" type="array">
      <obj_property name="ElementShortName">s_axis_tkeep[63:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_tkeep[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/s_axis_tlast" type="logic">
      <obj_property name="ElementShortName">s_axis_tlast</obj_property>
      <obj_property name="ObjectShortName">s_axis_tlast</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/s_axis_tready" type="logic">
      <obj_property name="ElementShortName">s_axis_tready</obj_property>
      <obj_property name="ObjectShortName">s_axis_tready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/writer_inst/in_fifo_inst/s_axis_tvalid" type="logic">
      <obj_property name="ElementShortName">s_axis_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_tvalid</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider587">
      <obj_property name="label">csr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_aclk" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_aclk</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_aresetn" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_awaddr" type="array">
      <obj_property name="ElementShortName">s_axi_csr_awaddr[5:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awaddr[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_awprot" type="array">
      <obj_property name="ElementShortName">s_axi_csr_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_awvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_awready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_awready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_wdata" type="array">
      <obj_property name="ElementShortName">s_axi_csr_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_wstrb" type="array">
      <obj_property name="ElementShortName">s_axi_csr_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_wvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_wready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_bresp" type="array">
      <obj_property name="ElementShortName">s_axi_csr_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_bvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_bvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_bready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_bready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_araddr" type="array">
      <obj_property name="ElementShortName">s_axi_csr_araddr[5:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_araddr[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_arprot" type="array">
      <obj_property name="ElementShortName">s_axi_csr_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_arvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_arready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_arready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_rdata" type="array">
      <obj_property name="ElementShortName">s_axi_csr_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_rresp" type="array">
      <obj_property name="ElementShortName">s_axi_csr_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_rvalid" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/s_axi_csr_rready" type="logic">
      <obj_property name="ElementShortName">s_axi_csr_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_csr_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/irq" type="logic">
      <obj_property name="ElementShortName">irq</obj_property>
      <obj_property name="ObjectShortName">irq</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/source_addr" type="array">
      <obj_property name="ElementShortName">source_addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">source_addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/dest_addr" type="array">
      <obj_property name="ElementShortName">dest_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dest_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/length" type="array">
      <obj_property name="ElementShortName">length[31:0]</obj_property>
      <obj_property name="ObjectShortName">length[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/dma_restart" type="logic">
      <obj_property name="ElementShortName">dma_restart</obj_property>
      <obj_property name="ObjectShortName">dma_restart</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/dma_advance" type="logic">
      <obj_property name="ElementShortName">dma_advance</obj_property>
      <obj_property name="ObjectShortName">dma_advance</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/dma_abort" type="logic">
      <obj_property name="ElementShortName">dma_abort</obj_property>
      <obj_property name="ObjectShortName">dma_abort</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/fifo_flush" type="logic">
      <obj_property name="ElementShortName">fifo_flush</obj_property>
      <obj_property name="ObjectShortName">fifo_flush</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/pcie_at" type="array">
      <obj_property name="ElementShortName">pcie_at[1:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_at[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/conseq_access" type="array">
      <obj_property name="ElementShortName">conseq_access[5:0]</obj_property>
      <obj_property name="ObjectShortName">conseq_access[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/bytes_last_transferred" type="array">
      <obj_property name="ElementShortName">bytes_last_transferred[31:0]</obj_property>
      <obj_property name="ObjectShortName">bytes_last_transferred[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/dma_aborting" type="logic">
      <obj_property name="ElementShortName">dma_aborting</obj_property>
      <obj_property name="ObjectShortName">dma_aborting</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/dma_active" type="logic">
      <obj_property name="ElementShortName">dma_active</obj_property>
      <obj_property name="ObjectShortName">dma_active</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/ddr_rqst_fifo_afl" type="logic">
      <obj_property name="ElementShortName">ddr_rqst_fifo_afl</obj_property>
      <obj_property name="ObjectShortName">ddr_rqst_fifo_afl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/ddr_rqst_fifo_empty" type="logic">
      <obj_property name="ElementShortName">ddr_rqst_fifo_empty</obj_property>
      <obj_property name="ObjectShortName">ddr_rqst_fifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/pcie_rqst_fifo_afl" type="logic">
      <obj_property name="ElementShortName">pcie_rqst_fifo_afl</obj_property>
      <obj_property name="ObjectShortName">pcie_rqst_fifo_afl</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/pcie_rqst_fifo_empty" type="logic">
      <obj_property name="ElementShortName">pcie_rqst_fifo_empty</obj_property>
      <obj_property name="ObjectShortName">pcie_rqst_fifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/all_pcie_rd_cmplt" type="logic">
      <obj_property name="ElementShortName">all_pcie_rd_cmplt</obj_property>
      <obj_property name="ObjectShortName">all_pcie_rd_cmplt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/all_pcie_rqsts_cmplt" type="logic">
      <obj_property name="ElementShortName">all_pcie_rqsts_cmplt</obj_property>
      <obj_property name="ObjectShortName">all_pcie_rqsts_cmplt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/ddr_rqsts_complete" type="logic">
      <obj_property name="ElementShortName">ddr_rqsts_complete</obj_property>
      <obj_property name="ObjectShortName">ddr_rqsts_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/ddr_wr_complete" type="logic">
      <obj_property name="ElementShortName">ddr_wr_complete</obj_property>
      <obj_property name="ObjectShortName">ddr_wr_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/pcie_data_error" type="logic">
      <obj_property name="ElementShortName">pcie_data_error</obj_property>
      <obj_property name="ObjectShortName">pcie_data_error</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/pcie_error_code" type="array">
      <obj_property name="ElementShortName">pcie_error_code[3:0]</obj_property>
      <obj_property name="ObjectShortName">pcie_error_code[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/abort_cmplt" type="logic">
      <obj_property name="ElementShortName">abort_cmplt</obj_property>
      <obj_property name="ObjectShortName">abort_cmplt</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/dma_end" type="logic">
      <obj_property name="ElementShortName">dma_end</obj_property>
      <obj_property name="ObjectShortName">dma_end</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg0" type="array">
      <obj_property name="ElementShortName">cntl_reg0[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg0[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg1" type="array">
      <obj_property name="ElementShortName">cntl_reg1[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg2" type="array">
      <obj_property name="ElementShortName">cntl_reg2[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg3" type="array">
      <obj_property name="ElementShortName">cntl_reg3[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg4" type="array">
      <obj_property name="ElementShortName">cntl_reg4[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg5" type="array">
      <obj_property name="ElementShortName">cntl_reg5[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg5[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg6" type="array">
      <obj_property name="ElementShortName">cntl_reg6[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg6[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/cntl_reg7" type="array">
      <obj_property name="ElementShortName">cntl_reg7[31:0]</obj_property>
      <obj_property name="ObjectShortName">cntl_reg7[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/stat_reg0" type="array">
      <obj_property name="ElementShortName">stat_reg0[31:0]</obj_property>
      <obj_property name="ObjectShortName">stat_reg0[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/stat_reg1" type="array">
      <obj_property name="ElementShortName">stat_reg1[31:0]</obj_property>
      <obj_property name="ObjectShortName">stat_reg1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/stat_reg2" type="array">
      <obj_property name="ElementShortName">stat_reg2[31:0]</obj_property>
      <obj_property name="ObjectShortName">stat_reg2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/stat_reg3" type="array">
      <obj_property name="ElementShortName">stat_reg3[31:0]</obj_property>
      <obj_property name="ObjectShortName">stat_reg3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/stat_reg4" type="array">
      <obj_property name="ElementShortName">stat_reg4[31:0]</obj_property>
      <obj_property name="ObjectShortName">stat_reg4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/int_src_stat" type="array">
      <obj_property name="ElementShortName">int_src_stat[15:0]</obj_property>
      <obj_property name="ObjectShortName">int_src_stat[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/t1_cntl_reg0_0" type="logic">
      <obj_property name="ElementShortName">t1_cntl_reg0_0</obj_property>
      <obj_property name="ObjectShortName">t1_cntl_reg0_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/t1_cntl_reg1_0" type="logic">
      <obj_property name="ElementShortName">t1_cntl_reg1_0</obj_property>
      <obj_property name="ObjectShortName">t1_cntl_reg1_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/t1_cntl_reg2_0" type="logic">
      <obj_property name="ElementShortName">t1_cntl_reg2_0</obj_property>
      <obj_property name="ObjectShortName">t1_cntl_reg2_0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/DMA_CTL_REG_INIT_VAL" type="array">
      <obj_property name="ElementShortName">DMA_CTL_REG_INIT_VAL[31:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_CTL_REG_INIT_VAL[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/DMA_ADVANCE_REG_INIT_VAL" type="array">
      <obj_property name="ElementShortName">DMA_ADVANCE_REG_INIT_VAL[31:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_ADVANCE_REG_INIT_VAL[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/DMA_ABORT_REG_INIT_VAL" type="array">
      <obj_property name="ElementShortName">DMA_ABORT_REG_INIT_VAL[31:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_ABORT_REG_INIT_VAL[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_px_dma_pcie2ddr/uut/csr_inst/DMA_LENGTH_REG_INIT_VAL" type="array">
      <obj_property name="ElementShortName">DMA_LENGTH_REG_INIT_VAL[31:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_LENGTH_REG_INIT_VAL[31:0]</obj_property>
   </wvobject>
</wave_config>
