Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAIN.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAIN"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ROM.V" in library work
Compiling verilog file "CLK_DIV2.v" in library work
Module <ROM> compiled
Compiling verilog file "CLK_DIV.V" in library work
Module <CLK_DIV2> compiled
Compiling verilog file "MAIN.V" in library work
Module <CLK_DIV> compiled
Module <MAIN> compiled
No errors in compilation
Analysis of file <"MAIN.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MAIN> in library <work>.

Analyzing hierarchy for module <CLK_DIV> in library <work> with parameters.
	limit = "101110101010"

Analyzing hierarchy for module <CLK_DIV> in library <work> with parameters.
	limit = "101001100100"

Analyzing hierarchy for module <CLK_DIV> in library <work> with parameters.
	limit = "100101000001"

Analyzing hierarchy for module <CLK_DIV2> in library <work>.

Analyzing hierarchy for module <ROM> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MAIN>.
WARNING:Xst:905 - "MAIN.V" line 149: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cc>, <SDO>, <cd>, <SRE>, <ce>, <SMI>
Module <MAIN> is correct for synthesis.
 
Analyzing module <CLK_DIV.1> in library <work>.
	limit = 12'b101110101010
Module <CLK_DIV.1> is correct for synthesis.
 
Analyzing module <CLK_DIV.2> in library <work>.
	limit = 12'b101001100100
Module <CLK_DIV.2> is correct for synthesis.
 
Analyzing module <CLK_DIV.3> in library <work>.
	limit = 12'b100101000001
Module <CLK_DIV.3> is correct for synthesis.
 
Analyzing module <CLK_DIV2> in library <work>.
Module <CLK_DIV2> is correct for synthesis.
 
Analyzing module <ROM> in library <work>.
Module <ROM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_DIV_1>.
    Related source file is "CLK_DIV.V".
    Found 1-bit register for signal <buffer_clk1hz>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_1$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_DIV_1> synthesized.


Synthesizing Unit <CLK_DIV_2>.
    Related source file is "CLK_DIV.V".
    Found 1-bit register for signal <buffer_clk1hz>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_2$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_DIV_2> synthesized.


Synthesizing Unit <CLK_DIV_3>.
    Related source file is "CLK_DIV.V".
    Found 1-bit register for signal <buffer_clk1hz>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_3$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_DIV_3> synthesized.


Synthesizing Unit <CLK_DIV2>.
    Related source file is "CLK_DIV2.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit adder for signal <old_counter_4$add0000> created at line 13.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_DIV2> synthesized.


Synthesizing Unit <ROM>.
    Related source file is "ROM.V".
    Found 32x4-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM> synthesized.


Synthesizing Unit <MAIN>.
    Related source file is "MAIN.V".
    Found 8-bit register for signal <ledsx>.
    Found 8-bit register for signal <ledsy>.
    Found 5-bit up counter for signal <address>.
    Found 5-bit up counter for signal <address2>.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0000> created at line 85.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0001> created at line 80.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0002> created at line 75.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0003> created at line 70.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0004> created at line 65.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0005> created at line 60.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0006> created at line 55.
    Found 4-bit comparator greater for signal <ledsy$cmp_gt0007> created at line 99.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0000> created at line 85.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0001> created at line 80.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0002> created at line 75.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0003> created at line 70.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0004> created at line 65.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0005> created at line 60.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0006> created at line 55.
    Found 4-bit comparator lessequal for signal <ledsy$cmp_le0007> created at line 129.
    Found 1-bit register for signal <posi>.
    Summary:
	inferred   2 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <MAIN> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x4-bit ROM                                          : 2
# Adders/Subtractors                                   : 6
 22-bit adder                                          : 6
# Counters                                             : 8
 22-bit up counter                                     : 6
 5-bit up counter                                      : 2
# Registers                                            : 9
 1-bit register                                        : 7
 8-bit register                                        : 2
# Comparators                                          : 16
 4-bit comparator greater                              : 8
 4-bit comparator lessequal                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x4-bit ROM                                          : 2
# Adders/Subtractors                                   : 6
 22-bit adder                                          : 6
# Counters                                             : 8
 22-bit up counter                                     : 6
 5-bit up counter                                      : 2
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 16
 4-bit comparator greater                              : 8
 4-bit comparator lessequal                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <MAIN>: instances <ck1>, <ck2> of unit <CLK_DIV2> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MAIN>: instances <ck1>, <ck3> of unit <CLK_DIV2> are equivalent, second instance is removed

Optimizing unit <MAIN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MAIN, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MAIN.ngr
Top Level Output File Name         : MAIN
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 642
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 168
#      LUT2                        : 11
#      LUT3                        : 11
#      LUT4                        : 57
#      MUXCY                       : 192
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 176
# FlipFlops/Latches                : 119
#      FD                          : 8
#      FDE                         : 21
#      FDR                         : 90
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      146  out of   4656     3%  
 Number of Slice Flip Flops:            119  out of   9312     1%  
 Number of 4 input LUTs:                261  out of   9312     2%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    190    12%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
temp1(temp_f5:O)                   | BUFG(*)(ledsy_0)       | 22    |
clk                                | BUFGP                  | 92    |
temp2(temp21:O)                    | NONE(*)(address2_1)    | 5     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.267ns (Maximum Frequency: 137.615MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.899ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'temp1'
  Clock period: 3.548ns (frequency: 281.873MHz)
  Total number of paths / destination ports: 52 / 38
-------------------------------------------------------------------------
Delay:               3.548ns (Levels of Logic = 1)
  Source:            posi (FF)
  Destination:       ledsy_0 (FF)
  Source Clock:      temp1 rising
  Destination Clock: temp1 rising

  Data Path: posi to ledsy_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.514   1.060  posi (posi)
     LUT3:I0->O           16   0.612   0.879  ledsy_not000111 (ledsy_not0001)
     FDE:CE                    0.483          ledsy_0
    ----------------------------------------
    Total                      3.548ns (1.609ns logic, 1.939ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.267ns (frequency: 137.615MHz)
  Total number of paths / destination ports: 24292 / 184
-------------------------------------------------------------------------
Delay:               7.267ns (Levels of Logic = 23)
  Source:            vclk_c/counter_1 (FF)
  Destination:       vclk_c/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vclk_c/counter_1 to vclk_c/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  vclk_c/counter_1 (vclk_c/counter_1)
     LUT1:I0->O            1   0.612   0.000  vclk_c/Madd_old_counter_1_add0000_cy<1>_rt (vclk_c/Madd_old_counter_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  vclk_c/Madd_old_counter_1_add0000_cy<1> (vclk_c/Madd_old_counter_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<2> (vclk_c/Madd_old_counter_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<3> (vclk_c/Madd_old_counter_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<4> (vclk_c/Madd_old_counter_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<5> (vclk_c/Madd_old_counter_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<6> (vclk_c/Madd_old_counter_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<7> (vclk_c/Madd_old_counter_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<8> (vclk_c/Madd_old_counter_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<9> (vclk_c/Madd_old_counter_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<10> (vclk_c/Madd_old_counter_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<11> (vclk_c/Madd_old_counter_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<12> (vclk_c/Madd_old_counter_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<13> (vclk_c/Madd_old_counter_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  vclk_c/Madd_old_counter_1_add0000_cy<14> (vclk_c/Madd_old_counter_1_add0000_cy<14>)
     XORCY:CI->O           1   0.699   0.509  vclk_c/Madd_old_counter_1_add0000_xor<15> (vclk_c/old_counter_1_add0000<15>)
     LUT2:I0->O            1   0.612   0.000  vclk_c/buffer_clk1hz_cmp_eq00001_wg_lut<0> (vclk_c/buffer_clk1hz_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<0> (vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<1> (vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<2> (vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<3> (vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<4> (vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O          23   0.289   1.022  vclk_c/buffer_clk1hz_cmp_eq00001_wg_cy<5> (vclk_c/buffer_clk1hz_cmp_eq0000)
     FDR:R                     0.795          vclk_c/counter_0
    ----------------------------------------
    Total                      7.267ns (5.204ns logic, 2.063ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'temp2'
  Clock period: 2.761ns (frequency: 362.227MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               2.761ns (Levels of Logic = 2)
  Source:            address2_1 (FF)
  Destination:       address2_4 (FF)
  Source Clock:      temp2 rising
  Destination Clock: temp2 rising

  Data Path: address2_1 to address2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.514   1.089  address2_1 (address2_1)
     LUT4:I0->O            1   0.612   0.000  Result<4>111 (Result<4>11)
     MUXF5:I1->O           1   0.278   0.000  Result<4>11_f5 (Result<4>1)
     FD:D                      0.268          address2_4
    ----------------------------------------
    Total                      2.761ns (1.672ns logic, 1.089ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp1'
  Total number of paths / destination ports: 44 / 20
-------------------------------------------------------------------------
Offset:              5.899ns (Levels of Logic = 3)
  Source:            address_0 (FF)
  Destination:       data<0> (PAD)
  Source Clock:      temp1 rising

  Data Path: address_0 to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.514   0.969  address_0 (address_0)
     LUT4:I0->O            1   0.612   0.000  data<0>1 (data<0>1)
     MUXF5:I1->O           1   0.278   0.357  data<0>_f5 (data_0_OBUF)
     OBUF:I->O                 3.169          data_0_OBUF (data<0>)
    ----------------------------------------
    Total                      5.899ns (4.573ns logic, 1.326ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.11 secs
 
--> 

Total memory usage is 204660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

