# do Basic_Organ_Solution.do
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:52:48 on Jan 14,2019
# vlog -work work Basic_Organ_Solution.vo 
# -- Compiling module Clock_Divider
# 
# Top level modules:
# 	Clock_Divider
# End time: 12:52:51 on Jan 14,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:52:51 on Jan 14,2019
# vlog -work work Clock_Divider_Simulation.vwf.vt 
# -- Compiling module Clock_Divider_vlg_sample_tst
# -- Compiling module Clock_Divider_vlg_check_tst
# -- Compiling module Clock_Divider_vlg_vec_tst
# 
# Top level modules:
# 	Clock_Divider_vlg_vec_tst
# End time: 12:52:51 on Jan 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "Basic_Organ_Solution.do" 
# Start time: 12:52:54 on Jan 14,2019
# Loading work.Clock_Divider_vlg_vec_tst
# Loading work.Clock_Divider
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading work.Clock_Divider_vlg_sample_tst
# Loading work.Clock_Divider_vlg_check_tst
# ** Warning: (vsim-3017) Clock_Divider_Simulation.vwf.vt(169): [TFMPC] - Too few port connections. Expected 8, found 4.
# 
#         Region: /Clock_Divider_vlg_vec_tst/i1
# ** Warning: (vsim-3722) Clock_Divider_Simulation.vwf.vt(169): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) Clock_Divider_Simulation.vwf.vt(169): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) Clock_Divider_Simulation.vwf.vt(169): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) Clock_Divider_Simulation.vwf.vt(169): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) Basic_Organ_Solution.vo(8709): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /Clock_Divider_vlg_vec_tst/i1/altera_internal_jtag
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(8709): [TFMPC] - Missing connection for port 'ntrst'.
# 
# ** Warning: Design size of 36048 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# Simulation passed !
# ** Note: $finish    : Clock_Divider_Simulation.vwf.vt(153)
#    Time: 800 ns  Iteration: 0  Instance: /Clock_Divider_vlg_vec_tst/tb_out
# End time: 12:53:05 on Jan 14,2019, Elapsed time: 0:00:11
# Errors: 0, Warnings: 8
