C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd {2 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Compiling entity all_test
-- Compiling architecture rtl of all_test
** Warning: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(364): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(365): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(366): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(367): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd(368): Case choice must be a locally static expression.

} {} {}} C:/scuba2_repository/cards/system/test/source/tb/tb_cc_rcs_bcs_ac.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/system/test/source/tb/tb_cc_rcs_bcs_ac.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package addr_card_pack
-- Loading package bias_card_pack
-- Loading package readout_card_pack
-- Loading package cc_reset_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_cc_rcs_bcs_ac
-- Compiling architecture tb of tb_cc_rcs_bcs_ac

} {} {}} C:/altera/quartus60/eda/sim_lib/220model.vhd {1 {vcom -work lpm -2002 -explicit -novopt C:/altera/quartus60/eda/sim_lib/220model.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package textio
-- Compiling package lpm_common_conversion
-- Compiling package body lpm_common_conversion
-- Loading package lpm_common_conversion
-- Compiling package lpm_hint_evaluation
-- Compiling package body lpm_hint_evaluation
-- Loading package lpm_hint_evaluation
-- Compiling package lpm_device_families
-- Compiling package body lpm_device_families
-- Loading package lpm_device_families
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package lpm_components
-- Compiling entity lpm_constant
-- Compiling architecture lpm_syn of lpm_constant
-- Compiling entity lpm_inv
-- Compiling architecture lpm_syn of lpm_inv
-- Compiling entity lpm_and
-- Compiling architecture lpm_syn of lpm_and
-- Compiling entity lpm_or
-- Compiling architecture lpm_syn of lpm_or
-- Compiling entity lpm_xor
-- Compiling architecture lpm_syn of lpm_xor
-- Compiling entity lpm_bustri
-- Compiling architecture lpm_syn of lpm_bustri
-- Compiling entity lpm_mux
-- Compiling architecture lpm_syn of lpm_mux
-- Compiling entity lpm_decode
-- Compiling architecture lpm_syn of lpm_decode
-- Compiling entity lpm_clshift
-- Compiling architecture lpm_syn of lpm_clshift
-- Loading package std_logic_signed
-- Compiling entity lpm_add_sub_signed
-- Compiling architecture lpm_syn of lpm_add_sub_signed
-- Compiling entity lpm_add_sub_unsigned
-- Compiling architecture lpm_syn of lpm_add_sub_unsigned
-- Loading entity lpm_add_sub_signed
-- Loading entity lpm_add_sub_unsigned
-- Compiling entity lpm_add_sub
-- Compiling architecture lpm_syn of lpm_add_sub
-- Compiling entity lpm_compare_signed
-- Compiling architecture lpm_syn of lpm_compare_signed
-- Compiling entity lpm_compare_unsigned
-- Compiling architecture lpm_syn of lpm_compare_unsigned
-- Loading entity lpm_compare_signed
-- Loading entity lpm_compare_unsigned
-- Compiling entity lpm_compare
-- Compiling architecture lpm_syn of lpm_compare
-- Loading package lpm_hint_evaluation
-- Compiling entity lpm_mult
-- Compiling architecture lpm_syn of lpm_mult
-- Compiling entity lpm_divide
-- Compiling architecture behave of lpm_divide
-- Compiling entity lpm_abs
-- Compiling architecture lpm_syn of lpm_abs
-- Loading package lpm_common_conversion
-- Compiling entity lpm_counter
-- Compiling architecture lpm_syn of lpm_counter
-- Compiling entity lpm_latch
-- Compiling architecture lpm_syn of lpm_latch
-- Compiling entity lpm_ff
-- Compiling architecture lpm_syn of lpm_ff
-- Compiling entity lpm_shiftreg
-- Compiling architecture lpm_syn of lpm_shiftreg
-- Loading package lpm_device_families
-- Compiling entity lpm_ram_dq
-- Compiling architecture lpm_syn of lpm_ram_dq
-- Compiling entity lpm_ram_dp
-- Compiling architecture lpm_syn of lpm_ram_dp
-- Compiling entity lpm_ram_io
-- Compiling architecture lpm_syn of lpm_ram_io
-- Compiling entity lpm_rom
-- Compiling architecture lpm_syn of lpm_rom
-- Compiling entity lpm_fifo
-- Compiling architecture behavior of lpm_fifo
-- Compiling entity lpm_fifo_dc_dffpipe
-- Compiling architecture behavior of lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_fefifo
-- Compiling architecture behavior of lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_async
-- Compiling architecture behavior of lpm_fifo_dc_async
-- Loading entity lpm_fifo_dc_async
-- Compiling entity lpm_fifo_dc
-- Compiling architecture behavior of lpm_fifo_dc
-- Compiling entity lpm_inpad
-- Compiling architecture lpm_syn of lpm_inpad
-- Compiling entity lpm_outpad
-- Compiling architecture lpm_syn of lpm_outpad
-- Compiling entity lpm_bipad
-- Compiling architecture lpm_syn of lpm_bipad

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_fifo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity fibre_tx_fifo
-- Compiling architecture behav of fibre_tx_fifo

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package card_id_pack

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package bias_card_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity bias_card
-- Compiling architecture top of bias_card

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package cmd_queue_ram40_pack

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Compiling package ac_dac_ctrl_pack

} {} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity tb_card_id_top
-- Compiling architecture beh of tb_card_id_top

} {} {}} C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity tb_fsfb_calc
-- Compiling architecture test of tb_fsfb_calc
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(287): Length of expected is 8; length of actual is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(416): Length of formal "p_dat_o" is 8; length of actual is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(416): Length of formal "i_dat_o" is 8; length of actual is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(416): Length of formal "d_dat_o" is 8; length of actual is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(618): Length of formal "data" is 8; length of actual is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(624): Length of formal "qa" is 8; length of slice name is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(633): Length of formal "data" is 8; length of actual is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(639): Length of formal "qa" is 8; length of slice name is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(648): Length of formal "data" is 8; length of actual is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(654): Length of formal "qa" is 8; length of slice name is 10.
** Error: C:/scuba2_repository/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(757): VHDL Compiler exiting

} {17.0 28.0} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package component_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl_core
-- Compiling architecture rtl of bc_dac_ctrl_core

} {} {}} C:/scuba2_repository/cards/clk_card/pll/source/rtl/cc_pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/pll/source/rtl/cc_pll.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cc_pll
-- Compiling architecture syn of cc_pll

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Compiling package ac_dac_ctrl_core_pack

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity bc_dac_ramp_test_wrapper
-- Compiling architecture rtl of bc_dac_ramp_test_wrapper

} {} {}} C:/scuba2_repository/cards/clk_card/clk_card/source/tb/tb_clk_card.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/clk_card/source/tb/tb_clk_card.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package async_pack
-- Loading package sync_gen_core_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.dispatch_pack because C:/scuba2_repository/objects/modelsim/sys_param.command_pack has changed.
** Error: C:/scuba2_repository/cards/clk_card/clk_card/source/tb/tb_clk_card.vhd(76): (vcom-1195) Cannot find expanded name: 'work.dispatch_pack'.
** Error: C:/scuba2_repository/cards/clk_card/clk_card/source/tb/tb_clk_card.vhd(76): Unknown record element "dispatch_pack".
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package frame_timing_core_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.clk_card_pack because C:/scuba2_repository/objects/modelsim/sys_param.command_pack has changed.
** Error: C:/scuba2_repository/cards/clk_card/clk_card/source/tb/tb_clk_card.vhd(83): (vcom-1195) Cannot find expanded name: 'work.clk_card_pack'.
** Error: C:/scuba2_repository/cards/clk_card/clk_card/source/tb/tb_clk_card.vhd(83): Unknown record element "clk_card_pack".
-- Loading package addr_card_pack
-- Loading package cc_reset_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/clk_card/clk_card/source/tb/tb_clk_card.vhd(95): VHDL Compiler exiting

} {14.0 17.0 23.0 26.0 29.0 30.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity slave_ctrl
-- Compiling architecture rtl of slave_ctrl

} {} {}} C:/scuba2_repository/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package wbs_frame_data_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_corr_pack
-- Compiling entity wbs_frame_data
-- Compiling architecture rtl of wbs_frame_data

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd {1 {vcom -work work -87 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package cc_test_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_processor.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_processor.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Loading package fsfb_corr_pack
-- Compiling entity fsfb_processor
-- Compiling architecture rtl of fsfb_processor

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_noise1000_test.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_noise1000_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity rc_noise1000_test
-- Compiling architecture behaviour of rc_noise1000_test

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package offset_ctrl_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package fsfb_calc_pack

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package eeprom_ctrl_pack

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl
-- Compiling architecture rtl of bc_dac_ctrl

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package general_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Compiling entity reply_queue_sequencer
-- Compiling architecture rtl of reply_queue_sequencer

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package issue_reply_pack
-- Compiling entity cmd_translator_ret_dat_fsm
-- Compiling architecture rtl of cmd_translator_ret_dat_fsm

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity tb_counter
-- Compiling architecture beh of tb_counter

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Compiling entity ns_timer
-- Compiling architecture rtl of ns_timer

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd {2 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity async_fifo
-- Compiling architecture rtl of async_fifo
** Warning: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(145): Synthesis Warning: Signal 'fifo_count' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(138): Synthesis Warning: Signal 'read_addr' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(138): Synthesis Warning: Signal 'write_addr' is NOT read by the process but IS in the sensitivity list.

} {} {}} C:/scuba2_repository/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity fpga_thermo
-- Compiling architecture rtl of fpga_thermo

} {} {}} Settings/PHYSICS/Desktop/butterworth/butterworth_iir_symbol.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir_symbol.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module butterworth_iir

Top level modules:
	butterworth_iir

} {} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder2.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder2.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder2.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package array_id_pack

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data.vhd {0 {vcom -work work -93 -explicit -novopt C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_wbs_frame_data
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
** Error: (vcom-13) Recompile c:/mce/objects/modelsim/work.wbs_frame_data_pack because c:/mce/objects/modelsim/work.flux_loop_pack has changed.
** Error: C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data.vhd(93): (vcom-1195) Cannot find expanded name: 'work.wbs_frame_data_pack'.
** Error: C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data.vhd(93): Unknown record element "wbs_frame_data_pack".
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
** Error: C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data.vhd(97): VHDL Compiler exiting

} {10.0 13.0 15.0 16.0} {}} C:/altera/72/quartus/eda/sim_lib/altera_mf_components.vhd {1 {vcom -work work -2002 -explicit C:/altera/72/quartus/eda/sim_lib/altera_mf_components.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package altera_mf_components

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/flux_quanta_ram_admin.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/flux_quanta_ram_admin.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity flux_quanta_ram_admin
-- Compiling architecture rtl of flux_quanta_ram_admin

} {} {}} C:/altera/72/quartus/eda/sim_lib/220model.vhd {1 {vcom -work work -2002 -explicit C:/altera/72/quartus/eda/sim_lib/220model.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package textio
-- Compiling package lpm_common_conversion
-- Compiling package body lpm_common_conversion
-- Loading package lpm_common_conversion
-- Compiling package lpm_hint_evaluation
-- Compiling package body lpm_hint_evaluation
-- Loading package lpm_hint_evaluation
-- Compiling package lpm_device_families
-- Compiling package body lpm_device_families
-- Loading package lpm_device_families
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package lpm_components
-- Compiling entity lpm_constant
-- Compiling architecture lpm_syn of lpm_constant
-- Compiling entity lpm_inv
-- Compiling architecture lpm_syn of lpm_inv
-- Compiling entity lpm_and
-- Compiling architecture lpm_syn of lpm_and
-- Compiling entity lpm_or
-- Compiling architecture lpm_syn of lpm_or
-- Compiling entity lpm_xor
-- Compiling architecture lpm_syn of lpm_xor
-- Compiling entity lpm_bustri
-- Compiling architecture lpm_syn of lpm_bustri
-- Compiling entity lpm_mux
-- Compiling architecture lpm_syn of lpm_mux
-- Compiling entity lpm_decode
-- Compiling architecture lpm_syn of lpm_decode
-- Compiling entity lpm_clshift
-- Compiling architecture lpm_syn of lpm_clshift
-- Loading package std_logic_signed
-- Compiling entity lpm_add_sub_signed
-- Compiling architecture lpm_syn of lpm_add_sub_signed
-- Compiling entity lpm_add_sub_unsigned
-- Compiling architecture lpm_syn of lpm_add_sub_unsigned
-- Loading entity lpm_add_sub_signed
-- Loading entity lpm_add_sub_unsigned
-- Compiling entity lpm_add_sub
-- Compiling architecture lpm_syn of lpm_add_sub
-- Compiling entity lpm_compare_signed
-- Compiling architecture lpm_syn of lpm_compare_signed
-- Compiling entity lpm_compare_unsigned
-- Compiling architecture lpm_syn of lpm_compare_unsigned
-- Loading entity lpm_compare_signed
-- Loading entity lpm_compare_unsigned
-- Compiling entity lpm_compare
-- Compiling architecture lpm_syn of lpm_compare
-- Loading package lpm_hint_evaluation
-- Compiling entity lpm_mult
-- Compiling architecture lpm_syn of lpm_mult
-- Compiling entity lpm_divide
-- Compiling architecture behave of lpm_divide
-- Compiling entity lpm_abs
-- Compiling architecture lpm_syn of lpm_abs
-- Loading package lpm_common_conversion
-- Compiling entity lpm_counter
-- Compiling architecture lpm_syn of lpm_counter
-- Compiling entity lpm_latch
-- Compiling architecture lpm_syn of lpm_latch
-- Compiling entity lpm_ff
-- Compiling architecture lpm_syn of lpm_ff
-- Compiling entity lpm_shiftreg
-- Compiling architecture lpm_syn of lpm_shiftreg
-- Loading package lpm_device_families
-- Compiling entity lpm_ram_dq
-- Compiling architecture lpm_syn of lpm_ram_dq
-- Compiling entity lpm_ram_dp
-- Compiling architecture lpm_syn of lpm_ram_dp
-- Compiling entity lpm_ram_io
-- Compiling architecture lpm_syn of lpm_ram_io
-- Compiling entity lpm_rom
-- Compiling architecture lpm_syn of lpm_rom
-- Compiling entity lpm_fifo
-- Compiling architecture behavior of lpm_fifo
-- Compiling entity lpm_fifo_dc_dffpipe
-- Compiling architecture behavior of lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_fefifo
-- Compiling architecture behavior of lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_async
-- Compiling architecture behavior of lpm_fifo_dc_async
-- Loading entity lpm_fifo_dc_async
-- Compiling entity lpm_fifo_dc
-- Compiling architecture behavior of lpm_fifo_dc
-- Compiling entity lpm_inpad
-- Compiling architecture lpm_syn of lpm_inpad
-- Compiling entity lpm_outpad
-- Compiling architecture lpm_syn of lpm_outpad
-- Compiling entity lpm_bipad
-- Compiling architecture lpm_syn of lpm_bipad

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/parallel_crc.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/parallel_crc.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity parallel_crc
-- Compiling architecture behav of parallel_crc

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_receive.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_receive.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity reply_queue_receive
-- Compiling architecture rtl of reply_queue_receive

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/fo_rx_fifo.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/test/source/fo_rx_fifo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fo_rx_fifo
-- Compiling architecture syn of fo_rx_fifo

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd {2 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl_wbs
-- Compiling architecture rtl of bc_dac_ctrl_wbs
** Warning: C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd(237): Synthesis Warning: Signal 'tga_i' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd(251): Synthesis Warning: Signal 'tga_i' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd(270): Synthesis Warning: Signal 'tga_i' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd(276): Synthesis Warning: Signal 'tga_i' is read by the process but is NOT in the sensitivity list.

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package async_pack
-- Loading package sync_gen_core_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.dispatch_pack because C:/scuba2_repository/objects/modelsim/sys_param.command_pack has changed.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(59): (vcom-1195) Cannot find expanded name: 'work.dispatch_pack'.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(59): Unknown record element "dispatch_pack".
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package frame_timing_core_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_issue_reply.vhd(75): VHDL Compiler exiting

} {14.0 17.0 24.0 25.0} {}} C:/altera/quartus60/eda/sim_lib/altera_primitives.vhd {1 {vcom -work work -2002 -explicit -novopt C:/altera/quartus60/eda/sim_lib/altera_primitives.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity global
-- Compiling architecture behavior of global
-- Compiling entity carry
-- Compiling architecture behavior of carry
-- Compiling entity cascade
-- Compiling architecture behavior of cascade
-- Compiling entity carry_sum
-- Compiling architecture behavior of carry_sum
-- Compiling entity exp
-- Compiling architecture behavior of exp
-- Compiling entity soft
-- Compiling architecture behavior of soft
-- Compiling entity opndrn
-- Compiling architecture behavior of opndrn
-- Compiling entity row_global
-- Compiling architecture behavior of row_global
-- Compiling entity tri
-- Compiling architecture behavior of tri
-- Compiling entity lut_input
-- Compiling architecture behavior of lut_input
-- Compiling entity lut_output
-- Compiling architecture behavior of lut_output
-- Compiling entity latch
-- Compiling architecture behavior of latch
-- Compiling entity prim_gdff
-- Compiling architecture behavior of prim_gdff
-- Loading entity prim_gdff
-- Compiling entity dff
-- Compiling architecture behavior of dff
-- Compiling entity dffe
-- Compiling architecture behavior of dffe
-- Compiling entity dffea
-- Compiling architecture behavior of dffea
-- Compiling entity dffeas
-- Compiling architecture behavior of dffeas
-- Compiling entity prim_gtff
-- Compiling architecture behavior of prim_gtff
-- Loading entity prim_gtff
-- Compiling entity tff
-- Compiling architecture behavior of tff
-- Compiling entity tffe
-- Compiling architecture behavior of tffe
-- Compiling entity prim_gjkff
-- Compiling architecture behavior of prim_gjkff
-- Loading entity prim_gjkff
-- Compiling entity jkff
-- Compiling architecture behavior of jkff
-- Compiling entity jkffe
-- Compiling architecture behavior of jkffe
-- Compiling entity prim_gsrff
-- Compiling architecture behavior of prim_gsrff
-- Loading entity prim_gsrff
-- Compiling entity srff
-- Compiling architecture behavior of srff
-- Compiling entity srffe
-- Compiling architecture behavior of srffe
-- Compiling entity clklock
-- Compiling architecture behavior of clklock
-- Compiling entity alt_inbuf
-- Compiling architecture behavior of alt_inbuf
-- Compiling entity alt_outbuf
-- Compiling architecture behavior of alt_outbuf
-- Compiling entity alt_outbuf_tri
-- Compiling architecture behavior of alt_outbuf_tri
-- Compiling entity alt_iobuf
-- Compiling architecture behavior of alt_iobuf

} {} {}} C:/scuba2_repository/cards/bias_card/pll/source/rtl/bc_pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/pll/source/rtl/bc_pll.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity bc_pll
-- Compiling architecture syn of bc_pll

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd {1 {vcom -work components -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package component_pack

} {} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_core_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package sync_gen_core_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ramp
-- Compiling architecture rtl of ac_dac_ramp

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity cmd_translator_simple_cmd_fsm
-- Compiling architecture rtl of cmd_translator_simple_cmd_fsm

} {} {}} C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package all_cards_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_accumulator.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_accumulator.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity reply_queue_accumulator
-- Compiling architecture syn of reply_queue_accumulator

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd {2 {vcom -work work -2002 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Loading package async_pack
-- Loading package cc_test_pack
-- Compiling entity cc_test
-- Compiling architecture behaviour of cc_test
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(462): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(463): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(464): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(465): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(466): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(544): Synthesis Warning: Signal 'dv_test_done' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(682): Synthesis Warning: Signal 'pass0_reg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(682): Synthesis Warning: Signal 'fail0_reg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(700): Synthesis Warning: Signal 'pass1_reg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(700): Synthesis Warning: Signal 'fail1_reg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(718): Synthesis Warning: Signal 'fo_data_ascii' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(732): Synthesis Warning: Signal 'manch_data_ascii' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(562): Synthesis Warning: Signal 'pass0' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(562): Synthesis Warning: Signal 'fail0' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(562): Synthesis Warning: Signal 'pass1' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(562): Synthesis Warning: Signal 'fail1' is NOT read by the process but IS in the sensitivity list.

} {} {}} C:/scuba2_repository/cards/addr_card/pll/source/rtl/ac_pll.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/addr_card/pll/source/rtl/ac_pll.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ac_pll
-- Compiling architecture syn of ac_pll

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/tb_bc_sa_htr_test.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/tb_bc_sa_htr_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_sa_htr_test
-- Compiling architecture beh of tb_bc_sa_htr_test
-- Compiling configuration cfg_tb_bc_sa_htr_test
-- Loading entity tb_bc_sa_htr_test
-- Loading architecture beh of tb_bc_sa_htr_test
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading entity bc_sa_htr_test

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/dynamic_manager_data_path.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/dynamic_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity dynamic_manager_data_path
-- Compiling architecture rtl of dynamic_manager_data_path

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package ac_dac_ctrl_core_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl_core
-- Compiling architecture rtl of ac_dac_ctrl_core

} {} {}} C:/altera/quartus50/eda/sim_lib/altera_mf.vhd {1 {vcom -work altera_mf -93 -explicit C:/altera/quartus50/eda/sim_lib/altera_mf.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lcell
-- Compiling architecture behavior of lcell
-- Compiling entity global
-- Compiling architecture behavior of global
-- Compiling entity carry
-- Compiling architecture behavior of carry
-- Compiling entity cascade
-- Compiling architecture behavior of cascade
-- Compiling entity carry_sum
-- Compiling architecture behavior of carry_sum
-- Compiling entity exp
-- Compiling architecture behavior of exp
-- Compiling entity soft
-- Compiling architecture behavior of soft
-- Compiling entity opndrn
-- Compiling architecture behavior of opndrn
-- Compiling entity row_global
-- Compiling architecture behavior of row_global
-- Compiling entity prim_gdff
-- Compiling architecture behavior of prim_gdff
-- Loading entity prim_gdff
-- Compiling entity dffea
-- Compiling architecture behavior of dffea
-- Compiling entity dffeas
-- Compiling architecture behavior of dffeas
-- Loading package textio
-- Compiling package altera_common_conversion
-- Compiling package body altera_common_conversion
-- Loading package altera_common_conversion
-- Compiling package altera_device_families
-- Compiling package body altera_device_families
-- Loading package altera_device_families
-- Compiling package mf_pllpack
-- Compiling package body mf_pllpack
-- Loading package mf_pllpack
-- Compiling entity dffp
-- Compiling architecture behave of dffp
-- Compiling entity mf_m_cntr
-- Compiling architecture behave of mf_m_cntr
-- Compiling entity mf_n_cntr
-- Compiling architecture behave of mf_n_cntr
-- Compiling entity stx_scale_cntr
-- Compiling architecture behave of stx_scale_cntr
-- Compiling entity mf_pll_reg
-- Compiling architecture behave of mf_pll_reg
-- Loading package mf_pllpack
-- Loading entity mf_m_cntr
-- Loading entity mf_n_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Compiling entity mf_stratix_pll
-- Compiling architecture vital_pll of mf_stratix_pll
-- Compiling entity mf_mn_cntr
-- Compiling architecture behave of mf_mn_cntr
-- Compiling entity arm_scale_cntr
-- Compiling architecture behave of arm_scale_cntr
-- Loading entity mf_mn_cntr
-- Loading entity arm_scale_cntr
-- Compiling entity mf_stratixii_pll
-- Compiling architecture vital_pll of mf_stratixii_pll
-- Loading package altera_device_families
-- Loading entity mf_stratix_pll
-- Loading entity mf_stratixii_pll
-- Compiling entity altpll
-- Compiling architecture behavior of altpll
-- Loading package std_logic_arith
-- Compiling entity altaccumulate
-- Compiling architecture behaviour of altaccumulate
-- Compiling entity altmult_accum
-- Compiling architecture behaviour of altmult_accum
-- Compiling entity altmult_add
-- Compiling architecture behaviour of altmult_add
-- Loading package altera_common_conversion
-- Compiling entity altfp_mult
-- Compiling architecture behavior of altfp_mult
-- Compiling entity altsqrt
-- Compiling architecture behavior of altsqrt
-- Compiling entity altclklock
-- Compiling architecture behavior of altclklock
-- Compiling entity altddio_in
-- Compiling architecture behave of altddio_in
-- Compiling entity altddio_out
-- Compiling architecture behave of altddio_out
-- Loading entity altddio_in
-- Loading entity altddio_out
-- Compiling entity altddio_bidir
-- Compiling architecture struct of altddio_bidir
-- Compiling entity hssi_pll
-- Compiling architecture behavior of hssi_pll
-- Compiling entity mf_ram7x20_syn
-- Compiling architecture hssi_ram7x20_syn of mf_ram7x20_syn
-- Loading entity mf_ram7x20_syn
-- Compiling entity hssi_fifo
-- Compiling architecture synchronizer of hssi_fifo
-- Compiling entity hssi_rx
-- Compiling architecture hssi_receiver of hssi_rx
-- Compiling entity hssi_tx
-- Compiling architecture transmitter of hssi_tx
-- Loading entity hssi_pll
-- Loading entity hssi_rx
-- Loading entity hssi_fifo
-- Compiling entity altcdr_rx
-- Compiling architecture struct of altcdr_rx
-- Loading entity hssi_tx
-- Compiling entity altcdr_tx
-- Compiling architecture struct of altcdr_tx
-- Compiling entity stratixii_lvds_rx
-- Compiling architecture behavior of stratixii_lvds_rx
-- Compiling entity flexible_lvds_rx
-- Compiling architecture behavior of flexible_lvds_rx
-- Loading entity altclklock
-- Loading entity stratixii_lvds_rx
-- Loading entity flexible_lvds_rx
-- Compiling entity altlvds_rx
-- Compiling architecture behavior of altlvds_rx
-- Compiling entity stratix_tx_outclk
-- Compiling architecture behavior of stratix_tx_outclk
-- Compiling entity stratixii_tx_outclk
-- Compiling architecture behavior of stratixii_tx_outclk
-- Compiling entity flexible_lvds_tx
-- Compiling architecture behavior of flexible_lvds_tx
-- Loading entity stratix_tx_outclk
-- Loading entity stratixii_tx_outclk
-- Loading entity flexible_lvds_tx
-- Compiling entity altlvds_tx
-- Compiling architecture behavior of altlvds_tx
-- Compiling entity altcam
-- Compiling architecture behave of altcam
-- Loading package std_logic_unsigned
-- Compiling entity altdpram
-- Compiling architecture behavior of altdpram
-- Compiling entity altsyncram
-- Compiling architecture translated of altsyncram
-- Loading entity altsyncram
-- Compiling entity alt3pram
-- Compiling architecture behavior of alt3pram
-- Compiling entity altqpram
-- Compiling architecture behavior of altqpram
-- Loading package altera_mf_components
-- Compiling entity parallel_add
-- Compiling architecture behaviour of parallel_add
-- Compiling entity scfifo
-- Compiling architecture behavior of scfifo
-- Compiling entity dcfifo_dffpipe
-- Compiling architecture behavior of dcfifo_dffpipe
-- Compiling entity dcfifo_fefifo
-- Compiling architecture behavior of dcfifo_fefifo
-- Loading entity dcfifo_fefifo
-- Loading entity dcfifo_dffpipe
-- Compiling entity dcfifo_async
-- Compiling architecture behavior of dcfifo_async
-- Compiling entity dcfifo_sync
-- Compiling architecture behavior of dcfifo_sync
-- Compiling entity dcfifo_low_latency
-- Compiling architecture behavior of dcfifo_low_latency
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Loading entity dcfifo_low_latency
-- Compiling entity dcfifo
-- Compiling architecture behavior of dcfifo
-- Compiling entity altshift_taps
-- Compiling architecture behavioural of altshift_taps
-- Compiling entity a_graycounter
-- Compiling architecture behavior of a_graycounter
-- Loading package std_logic_textio
-- Compiling entity alt_exc_dpram
-- Compiling architecture behaviour of alt_exc_dpram
-- Compiling entity alt_exc_upcore
-- Compiling architecture behaviour of alt_exc_upcore
-- Compiling entity altsquare
-- Compiling architecture altsquare_syn of altsquare

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_slave_ctrl
-- Compiling architecture beh of tb_slave_ctrl
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd(79): (vcom-1141) Identifier "slave_ctrl" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd(592): VHDL Compiler exiting

} {12.0 14.0} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity all_test_pll
-- Compiling architecture syn of all_test_pll

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity tb_crc
-- Compiling architecture beh of tb_crc

} {} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity sync_gen
-- Compiling architecture beh of sync_gen

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/packet_ram.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/packet_ram.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity packet_ram
-- Compiling architecture syn of packet_ram

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/tb/tb_eeprom_wbs.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/tb/tb_eeprom_wbs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity tb_eeprom_wbs
-- Compiling architecture test of tb_eeprom_wbs

} {} {}} C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package raw_data_queue_pack

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity frame_timing_wbs
-- Compiling architecture rtl of frame_timing_wbs

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Compiling entity tb_async_fifo
-- Loading package component_pack
-- Compiling architecture bench of tb_async_fifo
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd(82): (vcom-1141) Identifier "async_fifo" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd(252): VHDL Compiler exiting

} {11.0 13.0} {}} C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity tb_fsfb_fltr_regs
-- Compiling architecture test of tb_fsfb_fltr_regs
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Loading entity fsfb_fltr_regs
WARNING[1]: C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd(179): Length of entity port is 29. Length of wn2_o is 20.
WARNING[1]: C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd(179): A use of this default binding for this component instantiation will result in an elaboration error.
WARNING[1]: C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd(179): Length of entity port is 29. Length of wn1_o is 20.
WARNING[1]: C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd(179): A use of this default binding for this component instantiation will result in an elaboration error.
WARNING[1]: C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd(179): Length of entity port is 29. Length of wn_i is 20.
WARNING[1]: C:/scuba2_repository/testrun/tb_fsfb_fltr_regs.vhd(179): A use of this default binding for this component instantiation will result in an elaboration error.

} {16.0 22.0} {}} C:/scuba2_repository/cards/clk_card/clk_switchover/source/rtl/clk_switchover_pack.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/clk_switchover/source/rtl/clk_switchover_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package clk_switchover_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fast2slow_clk_domain_crosser
-- Compiling architecture rtl of fast2slow_clk_domain_crosser

} {} {}} C:/altera/quartus60/eda/sim_lib/altera_mf_components.vhd {1 {vcom -work altera_mf -2002 -explicit -novopt C:/altera/quartus60/eda/sim_lib/altera_mf_components.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package altera_mf_components

} {} {}} C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Loading package fsfb_corr_pack
-- Loading package data_types_pack
-- Loading package frame_timing_core_pack
-- Loading package sync_gen_pack
-- Loading package sync_gen_core_pack
-- Compiling entity tb2_flux_loop_ctrl
-- Compiling architecture beh of tb2_flux_loop_ctrl
** Error: C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd(725): Length of formal "fsfb_fltr_dat_o" is 39; length of actual is 32.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd(912): (vcom-1141) Identifier "frame_timing_core" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd(943): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd(943): (vcom-1141) Identifier "sync_gen_core" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd(960): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb2_flux_loop_ctrl.vhd(1463): VHDL Compiler exiting

} {21.0 27.0} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_io_controller.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_io_controller.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_io_controller
-- Compiling architecture rtl of fsfb_io_controller

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/tb_sram_test.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/test/source/tb_sram_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package cc_test_pack
-- Compiling entity tb_sram_test
-- Compiling architecture beh of tb_sram_test
-- Compiling configuration cfg_tb_sram_test
-- Loading entity tb_sram_test
-- Loading architecture beh of tb_sram_test
-- Loading entity sram_test

} {} {}} C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity z_banks_admin
-- Compiling architecture rtl of z_banks_admin
-- Loading package altera_mf_components
-- Loading entity wbs_fb_storage
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(354): Unknown identifier: zero0_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(354): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(358): Unknown identifier: zero1_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(358): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(362): Unknown identifier: zero2_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(362): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(366): Unknown identifier: zero3_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(366): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(370): Unknown identifier: zero4_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(370): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(374): Unknown identifier: zero5_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(374): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(378): Unknown identifier: zero6_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(378): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(382): Unknown identifier: zero7_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(382): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(401): Unknown identifier: zero0_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(402): Unknown identifier: zero1_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(401): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(402): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(403): Unknown identifier: zero2_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(402): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(403): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(404): Unknown identifier: zero3_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(403): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(404): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(405): Unknown identifier: zero4_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(404): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(405): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(406): Unknown identifier: zero5_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(405): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(406): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(407): Unknown identifier: zero6_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(406): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(407): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(408): Unknown identifier: zero7_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(407): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(408): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(408): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(408): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(421): Unknown identifier: zero0_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(422): Unknown identifier: zero1_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(421): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(422): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(423): Unknown identifier: zero2_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(422): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(423): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(424): Unknown identifier: zero3_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(423): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(424): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(425): Unknown identifier: zero4_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(424): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(425): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(426): Unknown identifier: zero5_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(425): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(426): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(427): Unknown identifier: zero6_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(426): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(427): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(428): Unknown identifier: zero7_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(427): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(428): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(428): Bad expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(428): Type error resolving infix expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(466): Unknown identifier: zero0_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(466): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(467): Unknown identifier: zero1_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(467): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(468): Unknown identifier: zero2_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(468): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(469): Unknown identifier: zero3_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(469): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(470): Unknown identifier: zero4_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(470): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(471): Unknown identifier: zero5_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(471): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(472): Unknown identifier: zero6_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(472): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(473): Unknown identifier: zero7_addr
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(473): Select choice must be a locally static expression.
** Error: C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/rtl/z_banks_admin.vhd(478): VHDL Compiler exiting

} {16.0 97.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package fibre_rx_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity issue_reply
-- Compiling architecture rtl of issue_reply

} {} {}} C:/altera/quartus60/eda/sim_lib/220pack.vhd {1 {vcom -work lpm -2002 -explicit -novopt C:/altera/quartus60/eda/sim_lib/220pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package lpm_components

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_spi_if.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_spi_if.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package offset_ctrl_pack
-- Compiling entity offset_spi_if
-- Compiling architecture rtl of offset_spi_if

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/wb_slave.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/wb_slave.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity wb_slave
-- Compiling architecture behav of wb_slave

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_spi_if.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_spi_if.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity eeprom_spi_if
-- Compiling architecture rtl of eeprom_spi_if

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ac_core_power_ripple
-- Compiling architecture behav of ac_core_power_ripple

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Compiling entity tb_cmd_translator_m_op_table
-- Compiling architecture bench of tb_cmd_translator_m_op_table
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(98): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(98): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(98): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(103): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(103): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(103): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(127): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(127): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(127): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(153): (vcom-1141) Identifier "cmd_translator_m_op_table" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(243): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(243): Illegal type conversion to std_logic_vector (operand type is not known).
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(262): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(262): Illegal type conversion to std_logic_vector (operand type is not known).
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(269): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(269): Illegal type conversion to std_logic_vector (operand type is not known).
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(276): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(276): Illegal type conversion to std_logic_vector (operand type is not known).
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(283): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(283): Illegal type conversion to std_logic_vector (operand type is not known).
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(305): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(305): Illegal type conversion to std_logic_vector (operand type is not known).
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd(329): VHDL Compiler exiting

} {14.0 37.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/fifo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package lpm_components
-- Compiling entity fifo
-- Compiling architecture rtl of fifo

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/async/source/rtl/async_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package async_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Compiling entity ac_io_toggle
-- Compiling architecture rtl of ac_io_toggle

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package component_pack
-- Loading package altera_mf_components
-- Compiling entity fibre_rx
-- Compiling architecture rtl of fibre_rx

} {} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package sync_gen_wbs_pack

} {} {}} C:/scuba2_repository/cards/clk_card/clk_switchover/source/rtl/clk_switchover.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/clk_switchover/source/rtl/clk_switchover.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity clk_switchover
-- Compiling architecture top of clk_switchover

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package issue_reply_pack

} {} {}} C:/scuba2_repository/cards/clk_card/cc_reset/source/rtl/cc_reset.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/cc_reset/source/rtl/cc_reset.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package cc_reset_pack
-- Loading package component_pack
-- Compiling entity cc_reset
-- Compiling architecture rtl of cc_reset

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd {0 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_all_test_reset
-- Compiling architecture beh of tb_all_test_reset

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd {2 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Compiling entity sram_test
-- Compiling architecture rtl of sram_test
** Warning: C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd(258): Synthesis Warning: Signal 'en_i' is NOT read by the process but IS in the sensitivity list.

} {} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.dispatch_pack because C:/scuba2_repository/objects/modelsim/sys_param.command_pack has changed.
** Error: C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd(64): (vcom-1195) Cannot find expanded name: 'work.dispatch_pack'.
** Error: C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd(64): Unknown record element "dispatch_pack".
-- Loading package leds_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package async_pack
** Error: C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_self_test.vhd(70): VHDL Compiler exiting

} {10.0 13.0 18.0 19.0} {}} C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/readout_card/flux_loop/source/rtl/raw_data_queue.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity raw_data_queue
-- Compiling architecture syn of raw_data_queue
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package altera_common_conversion
-- Loading package altera_device_families
-- Loading entity altsyncram

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package cmd_queue_pack

} {} {}} C:/scuba2_repository/cards/readout_card/adc_sample_coadd/source/tb/tb_coadd_dynamic_manager_ctrl.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/adc_sample_coadd/source/tb/tb_coadd_dynamic_manager_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity tb_coadd_dynamic_manager_ctrl
-- Compiling architecture beh of tb_coadd_dynamic_manager_ctrl

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity sync_fifo_tx
-- Compiling architecture syn of sync_fifo_tx

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity fo_bist
-- Compiling architecture rtl of fo_bist

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/tb/tb_eeprom_admin.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/tb/tb_eeprom_admin.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity tb_eeprom_admin
-- Compiling architecture test of tb_eeprom_admin

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package frame_timing_pack
-- Compiling entity tb_frame_timing
-- Compiling architecture beh of tb_frame_timing
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd(48): (vcom-1141) Identifier "frame_timing" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd(158): VHDL Compiler exiting

} {14.0 16.0} {}} C:/altera/quartus50/eda/sim_lib/altera_mf_components.vhd {1 {vcom -work altera_mf -93 -explicit C:/altera/quartus50/eda/sim_lib/altera_mf_components.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package altera_mf_components

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package data_types_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity rs232_rx
-- Compiling architecture rtl of rs232_rx

} {} {}} C:/scuba2_repository/cards/clk_card/clk_card/source/rtl/clk_card.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/clk_card/source/rtl/clk_card.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package cc_reset_pack
-- Loading package ret_dat_wbs_pack
-- Loading package clk_card_pack
-- Compiling entity clk_card
-- Compiling architecture top of clk_card

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_io_toggle.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Compiling entity rc_io_toggle
-- Compiling architecture rtl of rc_io_toggle

} {} {}} C:/scuba2_repository/cards/readout_card/readout_card/source/tb/tb1_readout_card.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/readout_card/source/tb/tb1_readout_card.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package async_pack
-- Loading package sync_gen_core_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.dispatch_pack because C:/scuba2_repository/objects/modelsim/sys_param.command_pack has changed.
** Error: C:/scuba2_repository/cards/readout_card/readout_card/source/tb/tb1_readout_card.vhd(54): (vcom-1195) Cannot find expanded name: 'work.dispatch_pack'.
** Error: C:/scuba2_repository/cards/readout_card/readout_card/source/tb/tb1_readout_card.vhd(54): Unknown record element "dispatch_pack".
-- Loading package data_types_pack
-- Loading package frame_timing_core_pack
-- Loading package frame_timing_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.clk_card_pack because C:/scuba2_repository/objects/modelsim/sys_param.command_pack has changed.
** Error: C:/scuba2_repository/cards/readout_card/readout_card/source/tb/tb1_readout_card.vhd(58): (vcom-1195) Cannot find expanded name: 'work.clk_card_pack'.
** Error: C:/scuba2_repository/cards/readout_card/readout_card/source/tb/tb1_readout_card.vhd(58): Unknown record element "clk_card_pack".
-- Loading package readout_card_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/readout_card/readout_card/source/tb/tb1_readout_card.vhd(69): VHDL Compiler exiting

} {14.0 17.0 20.0 23.0 25.0 26.0} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling package bias_card_pack

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/tb_bc_dac_ramp_test.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/tb_bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_dac_ramp_test
-- Compiling architecture beh of tb_bc_dac_ramp_test
-- Compiling configuration cfg_tb_bc_dac_ramp_test
-- Loading entity tb_bc_dac_ramp_test
-- Loading architecture beh of tb_bc_dac_ramp_test
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading entity bc_dac_ramp_test_wrapper

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd {2 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity array_id_test_wrapper
-- Compiling architecture rtl of array_id_test_wrapper
** Warning: C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd(277): Synthesis Warning: Signal 'array_id_ascii' is read by the process but is NOT in the sensitivity list.

} {} {}} Settings/PHYSICS/Desktop/butterworth/two_mult_add.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/two_mult_add.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module two_mult_add

Top level modules:
	two_mult_add

} {} {}} C:/scuba2_repository/cards/all_cards/fw_rev/source/rtl/fw_rev.vhd {1 {vcom -work work -2002 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/fw_rev/source/rtl/fw_rev.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity fw_rev
-- Compiling architecture rtl of fw_rev

} {} {}} C:/scuba2_repository/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package sa_bias_ctrl_pack

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity watchdog
-- Compiling architecture rtl of watchdog

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package dip_switch_pack

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_manager_data_path.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity coadd_manager_data_path
-- Compiling architecture beh of coadd_manager_data_path

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity reg
-- Compiling architecture behav of reg

} {} {}} C:/scuba2_repository/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity config_fpga
-- Compiling architecture top of config_fpga

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity ac_dac_xtalk
-- Compiling architecture rtl of ac_dac_xtalk

} {} {}} C:/scuba2_repository/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package ret_dat_wbs_pack

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_dynamic_manager_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_dynamic_manager_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity coadd_dynamic_manager_ctrl
-- Compiling architecture timing_beh of coadd_dynamic_manager_ctrl

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_rx
-- Compiling architecture beh of tb_async_rx

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity array_id
-- Compiling architecture rtl of array_id

} {} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package sync_gen_pack

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package adc_sample_coadd_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package cmd_queue_pack
-- Loading package issue_reply_pack
-- Compiling entity reply_queue
-- Compiling architecture behav of reply_queue

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/tb/tb_eeprom_spi_if.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/tb/tb_eeprom_spi_if.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity tb_eeprom_spi_if
-- Compiling architecture test of tb_eeprom_spi_if

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package offset_ctrl_pack
-- Compiling entity offset_ctrl
-- Compiling architecture struct of offset_ctrl

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_calc
-- Compiling architecture struct of fsfb_calc

} {} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity dispatch_reply_transmit
-- Compiling architecture rtl of dispatch_reply_transmit

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_bias_card_self_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_bias_card_self_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.clk_card_pack because C:/scuba2_repository/objects/modelsim/sys_param.wishbone_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_bias_card_self_test.vhd(57): (vcom-1195) Cannot find expanded name: 'work.clk_card_pack'.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_bias_card_self_test.vhd(57): Unknown record element "clk_card_pack".
-- Loading package bias_card_pack
-- Loading package addr_card_pack
-- Loading package component_pack
-- Loading package data_types_pack
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_bias_card_self_test.vhd(69): VHDL Compiler exiting

} {11.0 14.0 18.0 19.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity sram_ctrl
-- Compiling architecture behav of sram_ctrl

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity eeprom_ctrl
-- Compiling architecture rtl of eeprom_ctrl

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf_vec
-- Compiling architecture rtl of tri_state_buf_vec

} {} {}} C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Compiling entity leds
-- Compiling architecture rtl of leds

} {} {}} C:/scuba2_repository/cards/readout_card/adc_sample_coadd/source/tb/tb2_adc_sample_coadd.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/adc_sample_coadd/source/tb/tb2_adc_sample_coadd.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Loading package component_pack
-- Compiling entity tb2_adc_sample_coadd
-- Compiling architecture beh of tb2_adc_sample_coadd

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ctrl_test
-- Compiling architecture beh of tb_ac_dac_ctrl_test
-- Compiling configuration cfg_tb_ac_dac_ctrl_test
-- Loading entity tb_ac_dac_ctrl_test
-- Loading architecture beh of tb_ac_dac_ctrl_test
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity ac_dac_ctrl_test

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card_self_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bias_card/source/rtl/bias_card_self_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package bias_card_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package async_pack
-- Compiling entity bias_card_self_test
-- Compiling architecture top of bias_card_self_test

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd {2 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Compiling entity rc_test
-- Compiling architecture rtl of rc_test
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(409): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(410): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(411): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(421): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(422): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_test.vhd(423): Case choice must be a locally static expression.

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity adc_sample_coadd
-- Compiling architecture struct of adc_sample_coadd

} {} {}} C:/scuba2_repository/cards/readout_card/fsfb_ctrl/source/tb/tb1_fsfb_ctrl.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/fsfb_ctrl/source/tb/tb1_fsfb_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package fsfb_ctrl_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package component_pack
-- Compiling entity tb1_fsfb_ctrl
-- Compiling architecture beh of tb1_fsfb_ctrl

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl
-- Compiling architecture rtl of ac_dac_ctrl

} {} {}} C:/scuba2_repository/cards/clk_card/psu_ctrl/source/rtl/ram_32bit_x_64.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/psu_ctrl/source/rtl/ram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_32bit_x_64
-- Compiling architecture syn of ram_32bit_x_64

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cmd_queue_ram40
-- Compiling architecture syn of cmd_queue_ram40

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rs232_data_tx
-- Compiling architecture rtl of rs232_data_tx

} {} {}} C:/scuba2_repository/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package ret_dat_wbs_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity ret_dat_wbs
-- Compiling architecture rtl of ret_dat_wbs

} {} {}} C:/scuba2_repository/cards/clk_card/psu_ctrl/source/rtl/tpram_32bit_x_64.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/psu_ctrl/source/rtl/tpram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity tpram_32bit_x_64
-- Compiling architecture syn of tpram_32bit_x_64

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity bc_dac_ctrl_test_wrapper
-- Compiling architecture rtl of bc_dac_ctrl_test_wrapper

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd {2 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Compiling entity ac_test
-- Compiling architecture rtl of ac_test
** Warning: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(409): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(410): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(418): Synthesis Warning: Signal 'ramp_enabled' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(509): Synthesis Warning: Signal 'ramp_msg' is read by the process but is NOT in the sensitivity list.

} {} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_IIR_biquad.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_IIR_biquad.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_IIR_biquad.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/dv_rx/source/rtl/dv_rx_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/dv_rx/source/rtl/dv_rx_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package dv_rx_pack
-- Compiling package body dv_rx_pack
-- Loading package dv_rx_pack

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/sys_param/source/rtl/wishbone_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Compiling package wishbone_pack

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling package bc_dac_ctrl_wbs_pack

} {} {}} C:/scuba2_repository/cards/clk_card/psu_ctrl/source/rtl/psu_ctrl.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/psu_ctrl/source/rtl/psu_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity psu_ctrl
-- Compiling architecture top of psu_ctrl

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd {2 {vcom -work work -2002 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Loading package async_pack
-- Loading package bc_test_pack
-- Compiling entity bc_test
-- Compiling architecture behaviour of bc_test
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(437): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(438): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(439): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(440): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(441): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(442): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(443): Case choice must be a locally static expression.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(475): Synthesis Warning: Signal 'status_done' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(411): Synthesis Warning: Signal 'sa_htr1_done' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(411): Synthesis Warning: Signal 'sa_htr2_done' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(567): Synthesis Warning: Signal 'ramp_msg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(608): Synthesis Warning: Signal 'status_reg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(609): Synthesis Warning: Signal 'status' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(610): Synthesis Warning: Signal 'pass_msg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(612): Synthesis Warning: Signal 'fail_msg' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(629): Synthesis Warning: Signal 'status_ena' appears in the sensitivity list of process 'gen_status_done', but it is not used in the clock expression or reset expression.

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package issue_reply_pack
-- Compiling entity cmd_translator
-- Compiling architecture rtl of cmd_translator

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/one_wire_master.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/one_wire_master.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity one_wire_master
-- Compiling architecture behav of one_wire_master

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Compiling entity write_spi_with_cs
-- Compiling architecture rtl of write_spi_with_cs

} {} {}} C:/Documents {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/gain_blk.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module gain_blk

Top level modules:
	gain_blk

} {} {}} C:/altera/quartus50/eda/sim_lib/220pack.vhd {1 {vcom -work lpm -93 -explicit C:/altera/quartus50/eda/sim_lib/220pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package lpm_components

} {} {}} C:/Modeltech_ae/vhdl_src/modelsim_lib/mti_util.vhd {1 {vcom -work work -87 -explicit C:/Modeltech_ae/vhdl_src/modelsim_lib/mti_util.vhd
Model Technology ModelSim ALTERA vcom 6.1d Compiler 2006.01 Jan 23 2006
-- Loading package standard
-- Compiling package util
-- Compiling package body util
-- Loading package util

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_sa_htr_test.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/bc_sa_htr_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity bc_sa_htr_test
-- Compiling architecture rtl of bc_sa_htr_test

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd {0 {vcom -work work -87 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity rc_parallel_dac_test_wrapper
-- Compiling architecture rtl of rc_parallel_dac_test_wrapper
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(244): Actual (enumeration literal '1') for formal "ena_i" is not a signal.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(245): Actual (enumeration literal '0') for formal "load_i" is not a signal.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(246): Actual (integer literal) for formal "count_i" is not a signal.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(244): Value associated with 'ena_i' does not have a static name.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(245): Value associated with 'load_i' does not have a static name.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(246): Value associated with 'count_i' does not have a static name.
** Error: C:/scuba2_repository/cards/readout_card/test/source/rc_parallel_dac_test.vhd(323): VHDL Compiler exiting

} {13.0 20.0} {}} C:/scuba2_repository/cards/all_cards/fw_rev/source/rtl/fw_rev_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/fw_rev/source/rtl/fw_rev_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package fw_rev_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity shift_reg
-- Compiling architecture behav of shift_reg

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_ctrl
-- Compiling architecture struct of sa_bias_ctrl

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_corr_pack
-- Compiling entity fsfb_corr
-- Compiling architecture rtl of fsfb_corr

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package frame_timing_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_pidz.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_pidz.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_proc_pidz
-- Compiling architecture rtl of fsfb_proc_pidz

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package issue_reply_pack
-- Compiling entity cmd_translator_arbiter
-- Compiling architecture rtl of cmd_translator_arbiter

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package component_pack
-- Compiling entity lvds_rx
-- Compiling architecture rtl of lvds_rx

} {} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dispatch
-- Compiling architecture rtl of dispatch

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity bc_dac_xtalk_test_wrapper
-- Compiling architecture rtl of bc_dac_xtalk_test_wrapper

} {} {}} C:/scuba2_repository/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_spi_if
-- Compiling architecture rtl of sa_bias_spi_if

} {} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_core.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_core.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity sync_gen_core
-- Compiling architecture beh of sync_gen_core

} {} {}} C:/scuba2_repository/cards/clk_card/clk_card/source/rtl/clk_card_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/clk_card/source/rtl/clk_card_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package cc_reset_pack
-- Loading package ret_dat_wbs_pack
-- Compiling package clk_card_pack

} {} {}} C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards.vhd {2 {vcom -work work -2002 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity all_cards
-- Compiling architecture rtl of all_cards
** Warning: C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards.vhd(96): Synthesis Warning: Reset signal 'reg( i)' is not in the sensitivity list of process 'i_reg'.
** Warning: C:/scuba2_repository/cards/all_cards/all_cards/source/rtl/all_cards.vhd(96): Synthesis Warning: Reset signal 'slot_id_i' is not in the sensitivity list of process 'i_reg'.

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity frame_timing
-- Compiling architecture beh of frame_timing

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ramp
-- Compiling architecture beh of tb_ac_dac_ramp
-- Compiling configuration cfg_tb_ac_dac_ramp
-- Loading entity tb_ac_dac_ramp
-- Loading architecture beh of tb_ac_dac_ramp

} {} {}} C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package fsfb_ctrl_pack

} {} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/fb_adder.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/fb_adder.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/fb_adder.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_rx
-- Compiling architecture beh of tb_lvds_rx

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_ramdq.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_ramdq.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ac_dac_ctrl_ramdq
-- Compiling architecture syn of ac_dac_ctrl_ramdq

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/smb_master.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/smb_master.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity smb_master
-- Compiling architecture behav of smb_master

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/tb_noise1000.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/tb_noise1000.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rc_noise1000_test
-- Compiling architecture beh of tb_rc_noise1000_test
-- Compiling configuration cfg_tb_rc_noise1000_test
-- Loading entity tb_rc_noise1000_test
-- Loading architecture beh of tb_rc_noise1000_test
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading entity rc_noise1000_test

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd {2 {vcom -work work -2002 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity fo_bist
-- Compiling architecture rtl of fo_bist
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(199): Synthesis Warning: Signal 'active' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(194): Synthesis Warning: Signal 'en_i' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(312): Synthesis Warning: Signal 'active' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(312): Synthesis Warning: Signal 'en_i' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(317): Synthesis Warning: Signal 'active' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(319): Synthesis Warning: Signal 'fifo_empty' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(327): Synthesis Warning: Signal 'rxcount' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(356): Synthesis Warning: Signal 'active' is read by the process but is NOT in the sensitivity list.
** Warning: C:/scuba2_repository/cards/clk_card/test/source/fo_bist.vhd(365): Synthesis Warning: Signal 'rxcount' is read by the process but is NOT in the sensitivity list.

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_ramp.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_ramp.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_proc_ramp
-- Loading package std_logic_signed
-- Compiling architecture rtl of fsfb_proc_ramp

} {} {}} C:/scuba2_repository/cards/readout_card/readout_card/source/rtl/packet_ram.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/readout_card/readout_card/source/rtl/packet_ram.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
** Error: C:/scuba2_repository/cards/readout_card/readout_card/source/rtl/packet_ram.vhd(45): near "EOF": syntax error

} {4.0 5.0} {}} C:/scuba2_repository/cards/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package cc_reset_pack

} {} {}} C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd {0 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.issue_reply_pack because C:/scuba2_repository/objects/modelsim/sys_param.wishbone_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(60): (vcom-1195) Cannot find expanded name: 'work.issue_reply_pack'.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(60): Unknown record element "issue_reply_pack".
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.sync_gen_core_pack because C:/scuba2_repository/objects/modelsim/sys_param.wishbone_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(61): (vcom-1195) Cannot find expanded name: 'work.sync_gen_core_pack'.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(61): Unknown record element "sync_gen_core_pack".
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.dispatch_pack because C:/scuba2_repository/objects/modelsim/sys_param.command_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(63): (vcom-1195) Cannot find expanded name: 'work.dispatch_pack'.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(63): Unknown record element "dispatch_pack".
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package frame_timing_core_pack
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(69): (vcom-1195) Cannot find expanded name: 'work.issue_reply_pack'.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(69): Unknown record element "issue_reply_pack".
** Error: (vcom-13) Recompile c:/scuba2_repository/objects/modelsim/work.clk_card_pack because C:/scuba2_repository/objects/modelsim/sys_param.wishbone_pack has changed.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(70): (vcom-1195) Cannot find expanded name: 'work.clk_card_pack'.
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(70): Unknown record element "clk_card_pack".
-- Loading package bias_card_pack
-- Loading package addr_card_pack
-- Loading package component_pack
** Error: C:/scuba2_repository/cards/bias_card/bias_card/source/tb/tb_clk_bias_card.vhd(82): VHDL Compiler exiting

} {8.0 14.0 17.0 20.0 26.0 31.0 34.0 35.0} {}} C:/mce/cards/system/test/source/tb/tb_cc_rcs_bcs_ac.vhd {1 {vcom -work work -93 -explicit -novopt C:/mce/cards/system/test/source/tb/tb_cc_rcs_bcs_ac.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package addr_card_pack
-- Loading package bias_card_pack
-- Loading package readout_card_pack
-- Loading package cc_reset_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_cc_rcs_bcs_ac
-- Compiling architecture tb of tb_cc_rcs_bcs_ac

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd {2 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter
-- Compiling architecture behav of counter
** Warning: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(108): Synthesis Warning: Signal 'count_i' appears in the sensitivity list of process 'line__108', but it is not used in the clock expression or reset expression.
** Warning: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(108): Synthesis Warning: Signal 'count_new' appears in the sensitivity list of process 'line__108', but it is not used in the clock expression or reset expression.
** Warning: [5] C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(78): Nonresolved signal 'count_reset' may have multiple sources.
  Drivers:
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(85):Conditional signal assignment line__85
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(89):Conditional signal assignment line__89
** Warning: [5] C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(79): Nonresolved signal 'count_new' may have multiple sources.
  Drivers:
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(93):Conditional signal assignment line__93
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(97):Conditional signal assignment line__97
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(101):Conditional signal assignment line__101
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(105):Conditional signal assignment line__105

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_Q_accumulator.vhd {0 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_Q_accumulator.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package reply_queue_pack
-- Compiling entity tb_reply_queue_accumulator
-- Compiling architecture tb of tb_reply_queue_accumulator
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_Q_accumulator.vhd(66): (vcom-1141) Identifier "reply_queue_accumulator" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_Q_accumulator.vhd(75): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_Q_accumulator.vhd(126): VHDL Compiler exiting

} {14.0 17.0} {}} C:/scuba2_repository/cards/readout_card/readout_card/source/rtl/readout_card_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/readout_card/source/rtl/readout_card_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package readout_card_pack

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_noise_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_noise_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity rc_noise_test
-- Compiling architecture behaviour of rc_noise_test

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram_test_wrapper
-- Compiling architecture beh of tb_sram_test_wrapper

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf
-- Compiling architecture rtl of tri_state_buf

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity reply_translator_frame_head_ram
-- Compiling architecture syn of reply_translator_frame_head_ram

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package fibre_rx_pack

} {} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package addr_card_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package altera_mf_components
-- Compiling entity fibre_tx
-- Compiling architecture rtl of fibre_tx

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity hex2ascii
-- Compiling architecture behav of hex2ascii

} {} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling package bc_dac_ctrl_core_pack

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package frame_timing_core_pack

} {} {}} Settings/PHYSICS/Desktop/butterworth/ff_adder1.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder1.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module ff_adder1

Top level modules:
	ff_adder1

} {} {}} C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Compiling package flux_loop_ctrl_pack

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dip_switch
-- Compiling architecture behav of dip_switch

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_rx
-- Compiling architecture beh of tb_rs232_rx

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_sdac_ramp_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_sdac_ramp_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/readout_card/test/source/rc_sdac_ramp_test.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_ctrl
-- Compiling architecture struct of sa_bias_ctrl

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fibre_tx_control
-- Compiling architecture rtl of fibre_tx_control

} {} {}} Settings/PHYSICS/Desktop/butterworth/fb_adder.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/fb_adder.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module fb_adder

Top level modules:
	fb_adder

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity rs232_tx
-- Compiling architecture rtl of rs232_tx

} {} {}} C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/tb/tb1_wbs_fb_data.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/wbs_fb_data/source/tb/tb1_wbs_fb_data.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity tb1_wbs_fb_data
-- Compiling architecture beh of tb1_wbs_fb_data

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package async_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package cmd_queue_pack
-- Compiling entity cmd_queue
-- Compiling architecture behav of cmd_queue

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/sys_param/source/rtl/command_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package command_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_protocol.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_protocol.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package component_pack
-- Loading package altera_mf_components
-- Compiling entity fibre_rx_protocol
-- Compiling architecture rtl of fibre_rx_protocol

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity addr_card_io_connectivity_chk
-- Compiling architecture rtl of addr_card_io_connectivity_chk

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity frame_timing_core
-- Compiling architecture beh of frame_timing_core

} {} {}} C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package sync_gen_pack
-- Compiling entity sync_gen_wbs
-- Compiling architecture rtl of sync_gen_wbs

} {} {}} C:/altera/quartus60/eda/sim_lib/stratix_atoms.vhd {1 {vcom -work work -2002 -explicit -novopt C:/altera/quartus60/eda/sim_lib/stratix_atoms.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Compiling package stratix_atom_pack
-- Compiling package body stratix_atom_pack
-- Loading package stratix_atom_pack
-- Compiling package stratix_pllpack
-- Compiling package body stratix_pllpack
-- Loading package stratix_pllpack
-- Loading package stratix_atom_pack
-- Compiling entity stratix_dffe
-- Compiling architecture behave of stratix_dffe
-- Compiling entity stratix_mux21
-- Compiling architecture altvital of stratix_mux21
-- Compiling entity stratix_mux41
-- Compiling architecture altvital of stratix_mux41
-- Compiling entity stratix_and1
-- Compiling architecture altvital of stratix_and1
-- Compiling entity stratix_asynch_lcell
-- Compiling architecture vital_le of stratix_asynch_lcell
-- Compiling entity stratix_lcell_register
-- Compiling architecture vital_le_reg of stratix_lcell_register
-- Loading entity stratix_asynch_lcell
-- Loading entity stratix_lcell_register
-- Compiling entity stratix_lcell
-- Compiling architecture vital_le_atom of stratix_lcell
-- Loading package std_logic_arith
-- Compiling entity stratix_asynch_io
-- Compiling architecture behave of stratix_asynch_io
-- Compiling entity stratix_io_register
-- Compiling architecture vital_io_reg of stratix_io_register
-- Loading package stratix_pllpack
-- Loading entity stratix_asynch_io
-- Loading entity stratix_io_register
-- Loading entity stratix_mux21
-- Loading entity stratix_and1
-- Compiling entity stratix_io
-- Compiling architecture structure of stratix_io
-- Compiling entity stratix_mac_register
-- Compiling architecture reg_arch of stratix_mac_register
-- Compiling entity stratix_mac_mult_internal
-- Compiling architecture mult_internal_arch of stratix_mac_mult_internal
-- Loading package std_logic_unsigned
-- Compiling entity stratix_mac_out_internal
-- Compiling architecture mac_add of stratix_mac_out_internal
-- Loading entity stratix_mac_register
-- Loading entity stratix_mac_mult_internal
-- Compiling entity stratix_mac_mult
-- Compiling architecture mult_arch of stratix_mac_mult
-- Loading entity stratix_mac_out_internal
-- Compiling entity stratix_mac_out
-- Compiling architecture out_arch of stratix_mac_out
-- Compiling entity stratix_ram_register
-- Compiling architecture reg_arch of stratix_ram_register
-- Compiling entity stratix_ram_pulse_generator
-- Compiling architecture pgen_arch of stratix_ram_pulse_generator
-- Loading entity stratix_ram_register
-- Loading entity stratix_ram_pulse_generator
-- Compiling entity stratix_ram_block
-- Compiling architecture block_arch of stratix_ram_block
-- Loading package textio
-- Compiling entity stratix_lvds_tx_parallel_register
-- Compiling architecture vital_tx_reg of stratix_lvds_tx_parallel_register
-- Loading entity stratix_lvds_tx_parallel_register
-- Loading entity stratix_dffe
-- Compiling entity stratix_lvds_tx_out_block
-- Compiling architecture vital_tx_out_block of stratix_lvds_tx_out_block
-- Loading entity stratix_lvds_tx_out_block
-- Compiling entity stratix_lvds_transmitter
-- Compiling architecture vital_transmitter_atom of stratix_lvds_transmitter
-- Compiling entity stratix_lvds_rx_parallel_register
-- Compiling architecture vital_rx_reg of stratix_lvds_rx_parallel_register
-- Loading entity stratix_lvds_rx_parallel_register
-- Compiling entity stratix_lvds_receiver
-- Compiling architecture vital_receiver_atom of stratix_lvds_receiver
-- Compiling entity stratix_m_cntr
-- Compiling architecture behave of stratix_m_cntr
-- Compiling entity stratix_n_cntr
-- Compiling architecture behave of stratix_n_cntr
-- Compiling entity stratix_scale_cntr
-- Compiling architecture behave of stratix_scale_cntr
-- Compiling entity stratix_pll_reg
-- Compiling architecture behave of stratix_pll_reg
-- Loading entity stratix_m_cntr
-- Loading entity stratix_n_cntr
-- Loading entity stratix_scale_cntr
-- Loading entity stratix_pll_reg
-- Compiling entity stratix_pll
-- Compiling architecture vital_pll of stratix_pll
-- Compiling entity stratix_dll
-- Compiling architecture vital_dll of stratix_dll
-- Compiling entity stratix_jtag
-- Compiling architecture architecture_jtag of stratix_jtag
-- Compiling entity stratix_crcblock
-- Compiling architecture architecture_crcblock of stratix_crcblock
-- Compiling entity stratix_rublock
-- Compiling architecture architecture_rublock of stratix_rublock
-- Compiling entity stratix_routing_wire
-- Compiling architecture behave of stratix_routing_wire

} {} {}} C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package frame_timing_wbs_pack

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity wbs_fb_data
-- Compiling architecture struct of wbs_fb_data

} {} {}} C:/scuba2_repository/cards/readout_card/adc_sample_coadd/source/tb/tb_adc_sample_coadd.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/adc_sample_coadd/source/tb/tb_adc_sample_coadd.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity tb_adc_sample_coadd
-- Compiling architecture beh of tb_adc_sample_coadd

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd {0 {vcom -work work -87 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/addr_card/source/rtl/addr_card.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity addr_card
-- Compiling architecture top of addr_card

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_tx
-- Compiling architecture beh of tb_async_tx

} {} {}} C:/scuba2_repository/cards/readout_card/readout_card/source/rtl/readout_card.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/readout_card/source/rtl/readout_card.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity readout_card
-- Compiling architecture top of readout_card

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package wbs_frame_data_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_corr_pack
-- Compiling entity wbs_frame_data
-- Compiling architecture rtl of wbs_frame_data

} {} {}} C:/altera/61/quartus/eda/sim_lib/stratix_atoms.vhd {1 {vcom -work work -2002 -explicit -novopt C:/altera/61/quartus/eda/sim_lib/stratix_atoms.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Compiling package stratix_atom_pack
-- Compiling package body stratix_atom_pack
-- Loading package stratix_atom_pack
-- Compiling package stratix_pllpack
-- Compiling package body stratix_pllpack
-- Loading package stratix_pllpack
-- Loading package stratix_atom_pack
-- Compiling entity stratix_dffe
-- Compiling architecture behave of stratix_dffe
-- Compiling entity stratix_mux21
-- Compiling architecture altvital of stratix_mux21
-- Compiling entity stratix_mux41
-- Compiling architecture altvital of stratix_mux41
-- Compiling entity stratix_and1
-- Compiling architecture altvital of stratix_and1
-- Compiling entity stratix_asynch_lcell
-- Compiling architecture vital_le of stratix_asynch_lcell
-- Compiling entity stratix_lcell_register
-- Compiling architecture vital_le_reg of stratix_lcell_register
-- Loading entity stratix_asynch_lcell
-- Loading entity stratix_lcell_register
-- Compiling entity stratix_lcell
-- Compiling architecture vital_le_atom of stratix_lcell
-- Loading package std_logic_arith
-- Compiling entity stratix_asynch_io
-- Compiling architecture behave of stratix_asynch_io
-- Compiling entity stratix_io_register
-- Compiling architecture vital_io_reg of stratix_io_register
-- Loading package stratix_pllpack
-- Loading entity stratix_asynch_io
-- Loading entity stratix_io_register
-- Loading entity stratix_mux21
-- Loading entity stratix_and1
-- Compiling entity stratix_io
-- Compiling architecture structure of stratix_io
-- Compiling entity stratix_mac_register
-- Compiling architecture reg_arch of stratix_mac_register
-- Compiling entity stratix_mac_mult_internal
-- Compiling architecture mult_internal_arch of stratix_mac_mult_internal
-- Loading package std_logic_unsigned
-- Compiling entity stratix_mac_out_internal
-- Compiling architecture mac_add of stratix_mac_out_internal
-- Loading entity stratix_mac_register
-- Loading entity stratix_mac_mult_internal
-- Compiling entity stratix_mac_mult
-- Compiling architecture mult_arch of stratix_mac_mult
-- Loading entity stratix_mac_out_internal
-- Compiling entity stratix_mac_out
-- Compiling architecture out_arch of stratix_mac_out
-- Compiling entity stratix_ram_register
-- Compiling architecture reg_arch of stratix_ram_register
-- Compiling entity stratix_ram_pulse_generator
-- Compiling architecture pgen_arch of stratix_ram_pulse_generator
-- Loading entity stratix_ram_register
-- Loading entity stratix_ram_pulse_generator
-- Compiling entity stratix_ram_block
-- Compiling architecture block_arch of stratix_ram_block
-- Loading package textio
-- Compiling entity stratix_lvds_tx_parallel_register
-- Compiling architecture vital_tx_reg of stratix_lvds_tx_parallel_register
-- Loading entity stratix_lvds_tx_parallel_register
-- Loading entity stratix_dffe
-- Compiling entity stratix_lvds_tx_out_block
-- Compiling architecture vital_tx_out_block of stratix_lvds_tx_out_block
-- Loading entity stratix_lvds_tx_out_block
-- Compiling entity stratix_lvds_transmitter
-- Compiling architecture vital_transmitter_atom of stratix_lvds_transmitter
-- Compiling entity stratix_lvds_rx_parallel_register
-- Compiling architecture vital_rx_reg of stratix_lvds_rx_parallel_register
-- Loading entity stratix_lvds_rx_parallel_register
-- Compiling entity stratix_lvds_receiver
-- Compiling architecture vital_receiver_atom of stratix_lvds_receiver
-- Compiling entity stratix_m_cntr
-- Compiling architecture behave of stratix_m_cntr
-- Compiling entity stratix_n_cntr
-- Compiling architecture behave of stratix_n_cntr
-- Compiling entity stratix_scale_cntr
-- Compiling architecture behave of stratix_scale_cntr
-- Compiling entity stratix_pll_reg
-- Compiling architecture behave of stratix_pll_reg
-- Loading entity stratix_m_cntr
-- Loading entity stratix_n_cntr
-- Loading entity stratix_scale_cntr
-- Loading entity stratix_pll_reg
-- Compiling entity stratix_pll
-- Compiling architecture vital_pll of stratix_pll
-- Compiling entity stratix_dll
-- Compiling architecture vital_dll of stratix_dll
-- Compiling entity stratix_jtag
-- Compiling architecture architecture_jtag of stratix_jtag
-- Compiling entity stratix_crcblock
-- Compiling architecture architecture_crcblock of stratix_crcblock
-- Compiling entity stratix_rublock
-- Compiling architecture architecture_rublock of stratix_rublock
-- Compiling entity stratix_routing_wire
-- Compiling architecture behave of stratix_routing_wire

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/tb_bc_dac_ctrl_test.vhd {1 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/tb_bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_dac_ctrl_test
-- Compiling architecture beh of tb_bc_dac_ctrl_test
-- Compiling configuration cfg_tb_bc_dac_ctrl_test
-- Loading entity tb_bc_dac_ctrl_test
-- Loading architecture beh of tb_bc_dac_ctrl_test
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading entity bc_dac_ctrl_test_wrapper

} {} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/gain_blk.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/gain_blk.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/gain_blk.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling entity fsfb_ctrl
-- Compiling architecture rtl of fsfb_ctrl

} {} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir_symbol.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir_symbol.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir_symbol.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd {0 {vcom -work work -87 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/readout_card/test/source/rc_test_pack.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package fibre_tx_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity prand
-- Compiling architecture behaviour of prand

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity tpram_32bit_x_64
-- Compiling architecture syn of tpram_32bit_x_64

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package leds_pack

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity tb_array_id
-- Compiling architecture beh of tb_array_id
-- Compiling configuration tb_array_id_conf
-- Loading entity tb_array_id
-- Loading architecture beh of tb_array_id

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/pll.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_reply_translator
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package reply_translator_pack
-- Compiling architecture bench of tb_reply_translator
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(141): (vcom-1136) Unknown identifier "fibre_cmd_code_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(141): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(141): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(198): (vcom-1136) Unknown identifier "internal_cmd_i".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(453): Length of expected is 1; length of actual is 32.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(511): Length of expected is 1; length of actual is 32.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(568): Length of expected is 1; length of actual is 32.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(637): Length of expected is 1; length of actual is 32.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(683): Length of expected is 1; length of actual is 32.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(749): Length of expected is 1; length of actual is 32.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(846): (vcom-1136) Unknown identifier "start".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd(875): VHDL Compiler exiting

} {14.0 26.0} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_admin.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_admin.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Loading package component_pack
-- Compiling entity eeprom_admin
-- Compiling architecture rtl of eeprom_admin

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Compiling entity ac_dac_ctrl_wbs
-- Compiling architecture rtl of ac_dac_ctrl_wbs

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package cmd_queue_pack
-- Loading package issue_reply_pack
-- Loading package async_pack
-- Loading package reply_queue_pack
-- Compiling entity tb_cmd_queue
-- Compiling architecture beh of tb_cmd_queue
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(115): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(115): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(115): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(149): (vcom-1141) Identifier "cmd_queue" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(184): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(184): (vcom-1141) Identifier "reply_queue" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(218): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(220): (vcom-1136) Unknown identifier "clk_i".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(231): (vcom-1141) Identifier "sync_gen" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(282): Array length is 32; string literal length is 16.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(284): (vcom-1167) Index value -2 is out of natural range 0 to 2147483647.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(284): Array length is 1; string literal length is 3.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(306): Array length is 32; string literal length is 16.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(308): (vcom-1167) Index value -2 is out of natural range 0 to 2147483647.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(308): Array length is 1; string literal length is 3.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(337): Array length is 32; string literal length is 16.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(339): (vcom-1167) Index value -2 is out of natural range 0 to 2147483647.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(339): Array length is 1; string literal length is 3.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(367): Array length is 32; string literal length is 16.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(370): (vcom-1167) Index value -2 is out of natural range 0 to 2147483647.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(370): Array length is 1; string literal length is 3.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue.vhd(446): VHDL Compiler exiting

} {20.0 42.0} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity dispatch_cmd_receive
-- Compiling architecture rtl of dispatch_cmd_receive

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue_ram_40.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_queue_ram_40.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_cmd_queue_ram40
-- Compiling architecture beh of tb_cmd_queue_ram40

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lfsr
-- Compiling architecture behav of lfsr

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Compiling entity flux_loop
-- Compiling architecture struct of flux_loop

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_spi_if
-- Compiling architecture rtl of sa_bias_spi_if

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Compiling package reply_queue_pack

} {} {}} C:/scuba2_repository/cards/addr_card/addr_card/source/tb/tb_addr_card_self_test.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/addr_card/addr_card/source/tb/tb_addr_card_self_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package bc_dac_ctrl_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package cc_reset_pack
-- Loading package ret_dat_wbs_pack
-- Loading package clk_card_pack
-- Loading package addr_card_pack
-- Loading package component_pack
-- Compiling entity tb_addr_card_self_test
-- Compiling architecture tb of tb_addr_card_self_test
** Error: C:/scuba2_repository/cards/addr_card/addr_card/source/tb/tb_addr_card_self_test.vhd(92): (vcom-1136) Unknown identifier "sram1_strt_addr".
** Error: C:/scuba2_repository/cards/addr_card/addr_card/source/tb/tb_addr_card_self_test.vhd(92): Type error resolving infix expression "&" as type std_logic_vector.
** Error: C:/scuba2_repository/cards/addr_card/addr_card/source/tb/tb_addr_card_self_test.vhd(497): VHDL Compiler exiting

} {23.0 26.0} {}} C:/scuba2_repository/cards/readout_card/test/source/tb_rc_sdac_ramp_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/tb_rc_sdac_ramp_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package rc_test_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity tb_rc_sdac_ramp_test
-- Compiling architecture test of tb_rc_sdac_ramp_test

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Compiling package flux_loop_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cmd_queue_tpram
-- Compiling architecture syn of cmd_queue_tpram

} {} {}} Settings/PHYSICS/Desktop/butterworth/gain_blk.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/gain_blk.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module gain_blk

Top level modules:
	gain_blk

} {} {}} C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll

} {} {}} C:/altera/quartus60/eda/sim_lib/altera_mf.vhd {1 {vcom -work altera_mf -2002 -explicit -novopt C:/altera/quartus60/eda/sim_lib/altera_mf.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lcell
-- Compiling architecture behavior of lcell
-- Loading package textio
-- Compiling package altera_common_conversion
-- Compiling package body altera_common_conversion
-- Loading package altera_common_conversion
-- Compiling package altera_mf_hint_evaluation
-- Compiling package body altera_mf_hint_evaluation
-- Loading package altera_mf_hint_evaluation
-- Compiling package altera_device_families
-- Compiling package body altera_device_families
-- Loading package altera_device_families
-- Compiling package mf_pllpack
-- Compiling package body mf_pllpack
-- Loading package mf_pllpack
-- Compiling entity dffp
-- Compiling architecture behave of dffp
-- Compiling entity mf_m_cntr
-- Compiling architecture behave of mf_m_cntr
-- Compiling entity mf_n_cntr
-- Compiling architecture behave of mf_n_cntr
-- Compiling entity stx_scale_cntr
-- Compiling architecture behave of stx_scale_cntr
-- Compiling entity mf_pll_reg
-- Compiling architecture behave of mf_pll_reg
-- Loading package mf_pllpack
-- Loading entity mf_m_cntr
-- Loading entity mf_n_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Compiling entity mf_stratix_pll
-- Compiling architecture vital_pll of mf_stratix_pll
-- Compiling entity mf_mn_cntr
-- Compiling architecture behave of mf_mn_cntr
-- Compiling entity arm_scale_cntr
-- Compiling architecture behave of arm_scale_cntr
-- Loading entity mf_mn_cntr
-- Loading entity arm_scale_cntr
-- Compiling entity mf_stratixii_pll
-- Compiling architecture vital_pll of mf_stratixii_pll
-- Loading package altera_device_families
-- Loading entity mf_stratix_pll
-- Loading entity mf_stratixii_pll
-- Compiling entity altpll
-- Compiling architecture behavior of altpll
-- Loading package std_logic_arith
-- Compiling entity altaccumulate
-- Compiling architecture behaviour of altaccumulate
-- Compiling entity altmult_accum
-- Compiling architecture behaviour of altmult_accum
-- Compiling entity altmult_add
-- Compiling architecture behaviour of altmult_add
-- Loading package altera_common_conversion
-- Compiling entity altfp_mult
-- Compiling architecture behavior of altfp_mult
-- Compiling entity altsqrt
-- Compiling architecture behavior of altsqrt
-- Compiling entity altclklock
-- Compiling architecture behavior of altclklock
-- Compiling entity altddio_in
-- Compiling architecture behave of altddio_in
-- Compiling entity altddio_out
-- Compiling architecture behave of altddio_out
-- Loading entity altddio_in
-- Loading entity altddio_out
-- Compiling entity altddio_bidir
-- Compiling architecture struct of altddio_bidir
-- Compiling entity hssi_pll
-- Compiling architecture behavior of hssi_pll
-- Compiling entity mf_ram7x20_syn
-- Compiling architecture hssi_ram7x20_syn of mf_ram7x20_syn
-- Loading entity mf_ram7x20_syn
-- Compiling entity hssi_fifo
-- Compiling architecture synchronizer of hssi_fifo
-- Compiling entity hssi_rx
-- Compiling architecture hssi_receiver of hssi_rx
-- Compiling entity hssi_tx
-- Compiling architecture transmitter of hssi_tx
-- Loading entity hssi_pll
-- Loading entity hssi_rx
-- Loading entity hssi_fifo
-- Compiling entity altcdr_rx
-- Compiling architecture struct of altcdr_rx
-- Loading entity hssi_tx
-- Compiling entity altcdr_tx
-- Compiling architecture struct of altcdr_tx
-- Compiling entity stratixii_lvds_rx
-- Compiling architecture behavior of stratixii_lvds_rx
-- Compiling entity flexible_lvds_rx
-- Compiling architecture behavior of flexible_lvds_rx
-- Loading entity altclklock
-- Loading entity stratixii_lvds_rx
-- Loading entity flexible_lvds_rx
-- Compiling entity altlvds_rx
-- Compiling architecture behavior of altlvds_rx
-- Compiling entity stratix_tx_outclk
-- Compiling architecture behavior of stratix_tx_outclk
-- Compiling entity stratixii_tx_outclk
-- Compiling architecture behavior of stratixii_tx_outclk
-- Compiling entity flexible_lvds_tx
-- Compiling architecture behavior of flexible_lvds_tx
-- Loading entity stratix_tx_outclk
-- Loading entity stratixii_tx_outclk
-- Loading entity flexible_lvds_tx
-- Compiling entity altlvds_tx
-- Compiling architecture behavior of altlvds_tx
-- Compiling entity altcam
-- Compiling architecture behave of altcam
-- Loading package std_logic_unsigned
-- Compiling entity altdpram
-- Compiling architecture behavior of altdpram
-- Compiling entity altsyncram
-- Compiling architecture translated of altsyncram
-- Loading entity altsyncram
-- Compiling entity alt3pram
-- Compiling architecture behavior of alt3pram
-- Compiling entity altqpram
-- Compiling architecture behavior of altqpram
-- Loading package altera_mf_components
-- Compiling entity parallel_add
-- Compiling architecture behaviour of parallel_add
-- Compiling entity scfifo
-- Compiling architecture behavior of scfifo
-- Compiling entity dcfifo_dffpipe
-- Compiling architecture behavior of dcfifo_dffpipe
-- Compiling entity dcfifo_fefifo
-- Compiling architecture behavior of dcfifo_fefifo
-- Loading entity dcfifo_fefifo
-- Loading entity dcfifo_dffpipe
-- Compiling entity dcfifo_async
-- Compiling architecture behavior of dcfifo_async
-- Compiling entity dcfifo_sync
-- Compiling architecture behavior of dcfifo_sync
-- Loading package altera_mf_hint_evaluation
-- Compiling entity dcfifo_low_latency
-- Compiling architecture behavior of dcfifo_low_latency
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Loading entity dcfifo_low_latency
-- Compiling entity dcfifo
-- Compiling architecture behavior of dcfifo
-- Compiling entity altshift_taps
-- Compiling architecture behavioural of altshift_taps
-- Compiling entity a_graycounter
-- Compiling architecture behavior of a_graycounter
-- Compiling entity altsquare
-- Compiling architecture altsquare_syn of altsquare
-- Compiling package sld_node
-- Compiling package body sld_node
-- Loading package sld_node
-- Loading package sld_node
-- Compiling entity signal_gen
-- Compiling architecture simmodel of signal_gen
-- Compiling entity jtag_tap_controller
-- Compiling architecture fsm of jtag_tap_controller
-- Compiling entity dummy_hub
-- Compiling architecture behavior of dummy_hub
-- Compiling entity sld_virtual_jtag
-- Compiling architecture structural of sld_virtual_jtag
-- Compiling entity sld_signaltap
-- Compiling architecture sim_sld_signaltap of sld_signaltap
-- Compiling entity altstratixii_oct
-- Compiling architecture sim_altstratixii_oct of altstratixii_oct
-- Compiling entity altparallel_flash_loader
-- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
-- Compiling entity altserial_flash_loader
-- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Compiling entity us_timer
-- Compiling architecture behav of us_timer

} {} {}} C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd {2 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity rc_serial_dac_test_wrapper
-- Compiling architecture rtl of rc_serial_dac_test_wrapper
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd(220): Synthesis Warning: Signal 'en_ramp' is NOT read by the process but IS in the sensitivity list.
** Warning: C:/scuba2_repository/cards/readout_card/test/source/rc_serial_dac_test.vhd(220): Synthesis Warning: Signal 'ramp_data' is NOT read by the process but IS in the sensitivity list.

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter_xstep
-- Compiling architecture behav of counter_xstep

} {} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder1.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder1.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder1.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity fibre_rx_control
-- Compiling architecture rtl of fibre_rx_control

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/serial_crc.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/serial_crc.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity serial_crc
-- Compiling architecture behav of serial_crc

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/adc_offset_banks_admin.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/adc_offset_banks_admin.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity adc_offset_banks_admin
-- Compiling architecture rtl of adc_offset_banks_admin

} {} {}} C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dispatch_wishbone
-- Compiling architecture rtl of dispatch_wishbone

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package ac_dac_ctrl_wbs_pack

} {} {}} Settings/PHYSICS/Desktop/butterworth/butterworth_IIR_biquad.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_IIR_biquad.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module butterworth_iir_biquad

Top level modules:
	butterworth_iir_biquad

} {} {}} C:/altera/72/quartus/eda/sim_lib/220pack.vhd {1 {vcom -work work -2002 -explicit C:/altera/72/quartus/eda/sim_lib/220pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package lpm_components

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity lvds_tx
-- Compiling architecture rtl of lvds_tx

} {} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Compiling entity tb_simple_reply_fsm
-- Loading package std_logic_1164
-- Loading package simple_reply_fsm_pack
-- Compiling architecture bench of tb_simple_reply_fsm

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/slow2fast_clk_domain_crosser.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/slow2fast_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity slow2fast_clk_domain_crosser
-- Compiling architecture rtl of slow2fast_clk_domain_crosser

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package reply_translator_pack

} {} {}} C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling entity flux_loop_ctrl
-- Compiling architecture struct of flux_loop_ctrl

} {} {}} C:/altera/72/quartus/eda/sim_lib/altera_primitives.vhd {0 {vcom -work work -2002 -explicit C:/altera/72/quartus/eda/sim_lib/altera_primitives.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity global
-- Compiling architecture behavior of global
-- Compiling entity carry
-- Compiling architecture behavior of carry
-- Compiling entity cascade
-- Compiling architecture behavior of cascade
-- Compiling entity carry_sum
-- Compiling architecture behavior of carry_sum
-- Compiling entity exp
-- Compiling architecture behavior of exp
-- Compiling entity soft
-- Compiling architecture behavior of soft
-- Compiling entity opndrn
-- Compiling architecture behavior of opndrn
-- Compiling entity row_global
-- Compiling architecture behavior of row_global
-- Compiling entity tri
-- Compiling architecture behavior of tri
-- Compiling entity lut_input
-- Compiling architecture behavior of lut_input
-- Compiling entity lut_output
-- Compiling architecture behavior of lut_output
-- Compiling entity latch
-- Compiling architecture behavior of latch
-- Compiling entity dlatch
-- Compiling architecture behavior of dlatch
-- Compiling entity prim_gdff
-- Compiling architecture behavior of prim_gdff
-- Loading entity prim_gdff
-- Compiling entity dff
-- Compiling architecture behavior of dff
-- Compiling entity dffe
-- Compiling architecture behavior of dffe
-- Compiling entity dffea
-- Compiling architecture behavior of dffea
-- Loading package vital_timing
-- Loading package vital_primitives
** Error: (vcom-11) Could not find c:/scuba2_repository/objects/modelsim/work.dffeas_pack.
** Error: C:/altera/72/quartus/eda/sim_lib/altera_primitives.vhd(392): (vcom-1195) Cannot find expanded name: 'work.dffeas_pack'.
** Error: C:/altera/72/quartus/eda/sim_lib/altera_primitives.vhd(392): Unknown record element "dffeas_pack".
** Error: C:/altera/72/quartus/eda/sim_lib/altera_primitives.vhd(394): VHDL Compiler exiting

} {42.0 46.0} {}} {C:/Documents and Settings/PHYSICS/Desktop/butterworth/two_mult_add.v} {0 {vlog -work work -source {C:/Documents and Settings/PHYSICS/Desktop/butterworth/two_mult_add.v}
Model Technology ModelSim SE vlog 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vlog-7) Failed to open design unit file "C:/Documents and Settings/PHYSICS/Desktop/butterworth/two_mult_add.v" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/binary_counter.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/binary_counter.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity binary_counter
-- Compiling architecture behav of binary_counter

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package frame_timing_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package component_pack
-- Compiling entity cmd_translator_internal_cmd_fsm
-- Compiling architecture rtl of cmd_translator_internal_cmd_fsm

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cc_lvds
-- Compiling architecture behav of cc_lvds

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_tx
-- Compiling architecture beh of tb_lvds_tx

} {} {}} C:/scuba2_repository/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity id_thermo
-- Compiling architecture behav of id_thermo

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_fifo.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package component_pack
-- Compiling entity fibre_rx_fifo
-- Compiling architecture rtl of fibre_rx_fifo

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package sa_bias_ctrl_pack

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package fsfb_corr_pack

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data_flc_sim.vhd {0 {vcom -work work -93 -explicit -novopt C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data_flc_sim.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
** Error: (vcom-13) Recompile c:/mce/objects/modelsim/work.wbs_frame_data_pack because c:/mce/objects/modelsim/work.flux_loop_pack has changed.
** Error: C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data_flc_sim.vhd(69): (vcom-1195) Cannot find expanded name: 'work.wbs_frame_data_pack'.
** Error: C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data_flc_sim.vhd(69): Unknown record element "wbs_frame_data_pack".
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
** Error: C:/mce/cards/readout_card/wbs_frame_data/source/tb/tb_wbs_frame_data_flc_sim.vhd(73): VHDL Compiler exiting

} {9.0 12.0 14.0 15.0} {}} C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package bc_dac_ctrl_pack

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package wbs_frame_data_pack

} {} {}} C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb1_flux_loop_ctrl.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb1_flux_loop_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity tb1_flux_loop_ctrl
-- Compiling architecture beh of tb1_flux_loop_ctrl
** Error: C:/scuba2_repository/cards/readout_card/flux_loop_ctrl/source/tb/tb1_flux_loop_ctrl.vhd(399): near ")": expecting: IDENTIFIER

} {16.0 17.0} {}} Settings/PHYSICS/Desktop/butterworth/butterworth_iir.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/butterworth_iir.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module butterworth_iir

Top level modules:
	butterworth_iir

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_test.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package cmd_queue_pack
-- Compiling entity cmd_queue_ram40_test
-- Compiling architecture syn of cmd_queue_ram40_test

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity tb_card_id_test_wrapper
-- Compiling architecture beh of tb_card_id_test_wrapper

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package general_pack
-- Compiling entity tb_sram_ctrl
-- Compiling architecture beh of tb_sram_ctrl

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package component_pack
-- Compiling entity reply_translator
-- Compiling architecture rtl of reply_translator

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_rd_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_rd_ctrl.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity eeprom_rd_ctrl
-- Compiling architecture rtl of eeprom_rd_ctrl

} {} {}} Settings/PHYSICS/Desktop/butterworth/ff_adder2.v {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/ff_adder2.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module ff_adder2

Top level modules:
	ff_adder2

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Compiling package wbs_fb_data_pack
-- Compiling package body wbs_fb_data_pack
-- Loading package wbs_fb_data_pack

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/tb_bc_dac_xtalk_test.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/bias_card/test/source/tb_bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_dac_xtalk_test
-- Compiling architecture beh of tb_bc_dac_xtalk_test
-- Compiling configuration cfg_tb_bc_dac_xtalk_test
-- Loading entity tb_bc_dac_xtalk_test
-- Loading architecture beh of tb_bc_dac_xtalk_test
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading entity bc_dac_xtalk_test_wrapper

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity lvds_test
-- Compiling architecture beh of lvds_test

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd {1 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_tx
-- Compiling architecture beh of tb_rs232_tx

} {} {}} C:/altera/quartus50/eda/sim_lib/220model.vhd {1 {vcom -work lpm -93 -explicit C:/altera/quartus50/eda/sim_lib/220model.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package textio
-- Compiling package lpm_common_conversion
-- Compiling package body lpm_common_conversion
-- Loading package lpm_common_conversion
-- Compiling package lpm_hint_evaluation
-- Compiling package body lpm_hint_evaluation
-- Loading package lpm_hint_evaluation
-- Compiling package lpm_device_families
-- Compiling package body lpm_device_families
-- Loading package lpm_device_families
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package lpm_components
-- Compiling entity lpm_constant
-- Compiling architecture lpm_syn of lpm_constant
-- Compiling entity lpm_inv
-- Compiling architecture lpm_syn of lpm_inv
-- Compiling entity lpm_and
-- Compiling architecture lpm_syn of lpm_and
-- Compiling entity lpm_or
-- Compiling architecture lpm_syn of lpm_or
-- Compiling entity lpm_xor
-- Compiling architecture lpm_syn of lpm_xor
-- Compiling entity lpm_bustri
-- Compiling architecture lpm_syn of lpm_bustri
-- Compiling entity lpm_mux
-- Compiling architecture lpm_syn of lpm_mux
-- Compiling entity lpm_decode
-- Compiling architecture lpm_syn of lpm_decode
-- Compiling entity lpm_clshift
-- Compiling architecture lpm_syn of lpm_clshift
-- Loading package std_logic_signed
-- Compiling entity lpm_add_sub_signed
-- Compiling architecture lpm_syn of lpm_add_sub_signed
-- Compiling entity lpm_add_sub_unsigned
-- Compiling architecture lpm_syn of lpm_add_sub_unsigned
-- Loading entity lpm_add_sub_signed
-- Loading entity lpm_add_sub_unsigned
-- Compiling entity lpm_add_sub
-- Compiling architecture lpm_syn of lpm_add_sub
-- Compiling entity lpm_compare_signed
-- Compiling architecture lpm_syn of lpm_compare_signed
-- Compiling entity lpm_compare_unsigned
-- Compiling architecture lpm_syn of lpm_compare_unsigned
-- Loading entity lpm_compare_signed
-- Loading entity lpm_compare_unsigned
-- Compiling entity lpm_compare
-- Compiling architecture lpm_syn of lpm_compare
-- Loading package lpm_hint_evaluation
-- Compiling entity lpm_mult
-- Compiling architecture lpm_syn of lpm_mult
-- Compiling entity lpm_divide
-- Compiling architecture behave of lpm_divide
-- Compiling entity lpm_abs
-- Compiling architecture lpm_syn of lpm_abs
-- Loading package lpm_common_conversion
-- Compiling entity lpm_counter
-- Compiling architecture lpm_syn of lpm_counter
-- Compiling entity lpm_latch
-- Compiling architecture lpm_syn of lpm_latch
-- Compiling entity lpm_ff
-- Compiling architecture lpm_syn of lpm_ff
-- Compiling entity lpm_shiftreg
-- Compiling architecture lpm_syn of lpm_shiftreg
-- Loading package lpm_device_families
-- Compiling entity lpm_ram_dq
-- Compiling architecture lpm_syn of lpm_ram_dq
-- Compiling entity lpm_ram_dp
-- Compiling architecture lpm_syn of lpm_ram_dp
-- Compiling entity lpm_ram_io
-- Compiling architecture lpm_syn of lpm_ram_io
-- Compiling entity lpm_rom
-- Compiling architecture lpm_syn of lpm_rom
-- Compiling entity lpm_fifo
-- Compiling architecture behavior of lpm_fifo
-- Compiling entity lpm_fifo_dc_dffpipe
-- Compiling architecture behavior of lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_fefifo
-- Compiling architecture behavior of lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_async
-- Compiling architecture behavior of lpm_fifo_dc_async
-- Loading entity lpm_fifo_dc_async
-- Compiling entity lpm_fifo_dc
-- Compiling architecture behavior of lpm_fifo_dc
-- Compiling entity lpm_inpad
-- Compiling architecture lpm_syn of lpm_inpad
-- Compiling entity lpm_outpad
-- Compiling architecture lpm_syn of lpm_outpad
-- Compiling entity lpm_bipad
-- Compiling architecture lpm_syn of lpm_bipad

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package general_pack
-- Compiling entity tb_cmd_translator
-- Compiling architecture beh of tb_cmd_translator
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(97): (vcom-1136) Unknown identifier "fibre_cmd_code_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(97): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(97): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(104): (vcom-1136) Unknown identifier "sync_num_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(104): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(104): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(114): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(114): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(114): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(116): (vcom-1136) Unknown identifier "sync_num_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(116): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(116): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(137): (vcom-1136) Unknown identifier "fibre_cmd_code_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(137): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(137): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(144): (vcom-1136) Unknown identifier "sync_num_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(144): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(144): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(159): (vcom-1136) Unknown identifier "sync_num_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(159): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(159): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(163): (vcom-1136) Unknown identifier "bb_macro_op_seq_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(163): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(163): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(165): (vcom-1136) Unknown identifier "sync_num_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(165): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(165): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(332): (vcom-1136) Unknown identifier "fst_st_fb_addr".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): (vcom-1136) Unknown identifier "data_size_bus_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(466): (vcom-1076) OTHERS choice can not be used in unconstrained array aggregate.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): (vcom-1136) Unknown identifier "par_id_bus_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(467): (vcom-1076) OTHERS choice can not be used in unconstrained array aggregate.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): (vcom-1136) Unknown identifier "par_id_bus_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(564): (vcom-1076) OTHERS choice can not be used in unconstrained array aggregate.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): (vcom-1136) Unknown identifier "par_id_bus_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(676): (vcom-1076) OTHERS choice can not be used in unconstrained array aggregate.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): (vcom-1136) Unknown identifier "par_id_bus_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(779): (vcom-1076) OTHERS choice can not be used in unconstrained array aggregate.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): (vcom-1136) Unknown identifier "data_size_bus_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(825): (vcom-1076) OTHERS choice can not be used in unconstrained array aggregate.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): (vcom-1136) Unknown identifier "par_id_bus_width".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): Bad expression in left bound of range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): Type error in range expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(826): (vcom-1076) OTHERS choice can not be used in unconstrained array aggregate.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(827): (vcom-1136) Unknown identifier "fst_st_fb_addr".
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator.vhd(1054): VHDL Compiler exiting

} {14.0 72.0} {}} C:/scuba2_repository/cards/clk_card/test/source/tb_fo_bist.vhd {0 {vcom -work work -2002 -explicit -novopt C:/scuba2_repository/cards/clk_card/test/source/tb_fo_bist.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package cc_test_pack
-- Compiling entity tb_fo_bist
-- Compiling architecture beh of tb_fo_bist
** Error: C:/scuba2_repository/cards/clk_card/test/source/tb_fo_bist.vhd(99): (vcom-1035) Formal port "fibre_rx_clkr_i" has no actual associated with it.
** Error: C:/scuba2_repository/cards/clk_card/test/source/tb_fo_bist.vhd(135): VHDL Compiler exiting

} {11.0 13.0} {}} and {1 {vlog -work work -source -vlog95compat {C:/Documents and Settings/PHYSICS/Desktop/butterworth/gain_blk.v}
Model Technology ModelSim SE vlog 5.7f Compiler 2003.09 Sep 15 2003
-- Compiling module gain_blk

Top level modules:
	gain_blk

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_wbs.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_wbs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity eeprom_wbs
-- Compiling architecture rtl of eeprom_wbs

} {} {}} C:/scuba2_repository/cards/clk_card/dv_rx/source/rtl/dv_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/clk_card/dv_rx/source/rtl/dv_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package dv_rx_pack
-- Compiling entity dv_rx
-- Compiling architecture top of dv_rx

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package bc_test_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/library/components/source/rtl/sync_fifo_rx.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity sync_fifo_rx
-- Compiling architecture syn of sync_fifo_rx

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_clk_domain_crosser.vhd {0 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/all_cards/eeprom/source/rtl/eeprom_clk_domain_crosser.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/altera/72/quartus/eda/sim_lib/altera_mf.vhd {1 {vcom -work work -2002 -explicit C:/altera/72/quartus/eda/sim_lib/altera_mf.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lcell
-- Compiling architecture behavior of lcell
-- Loading package textio
-- Compiling package altera_common_conversion
-- Compiling package body altera_common_conversion
-- Loading package altera_common_conversion
-- Compiling package altera_mf_hint_evaluation
-- Compiling package body altera_mf_hint_evaluation
-- Loading package altera_mf_hint_evaluation
-- Compiling package altera_device_families
-- Compiling package body altera_device_families
-- Loading package altera_device_families
-- Compiling package mf_pllpack
-- Compiling package body mf_pllpack
-- Loading package mf_pllpack
-- Compiling entity dffp
-- Compiling architecture behave of dffp
-- Compiling entity pll_iobuf
-- Compiling architecture behavior of pll_iobuf
-- Compiling entity mf_m_cntr
-- Compiling architecture behave of mf_m_cntr
-- Compiling entity mf_n_cntr
-- Compiling architecture behave of mf_n_cntr
-- Compiling entity stx_scale_cntr
-- Compiling architecture behave of stx_scale_cntr
-- Compiling entity mf_pll_reg
-- Compiling architecture behave of mf_pll_reg
-- Loading package mf_pllpack
-- Loading entity mf_m_cntr
-- Loading entity mf_n_cntr
-- Loading entity stx_scale_cntr
-- Loading entity dffp
-- Loading entity mf_pll_reg
-- Compiling entity mf_stratix_pll
-- Compiling architecture vital_pll of mf_stratix_pll
-- Compiling entity arm_m_cntr
-- Compiling architecture behave of arm_m_cntr
-- Compiling entity arm_n_cntr
-- Compiling architecture behave of arm_n_cntr
-- Compiling entity arm_scale_cntr
-- Compiling architecture behave of arm_scale_cntr
-- Loading entity arm_m_cntr
-- Loading entity arm_n_cntr
-- Loading entity arm_scale_cntr
-- Compiling entity mf_stratixii_pll
-- Compiling architecture vital_pll of mf_stratixii_pll
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity mf_ttn_mn_cntr
-- Compiling architecture behave of mf_ttn_mn_cntr
-- Compiling entity mf_ttn_scale_cntr
-- Compiling architecture behave of mf_ttn_scale_cntr
-- Loading entity mf_ttn_mn_cntr
-- Loading entity mf_ttn_scale_cntr
-- Compiling entity mf_stratixiii_pll
-- Compiling architecture vital_pll of mf_stratixiii_pll
-- Compiling entity mf_cda_mn_cntr
-- Compiling architecture behave of mf_cda_mn_cntr
-- Compiling entity mf_cda_scale_cntr
-- Compiling architecture behave of mf_cda_scale_cntr
-- Loading entity mf_cda_mn_cntr
-- Loading entity mf_cda_scale_cntr
-- Compiling entity mf_cycloneiii_pll
-- Compiling architecture vital_pll of mf_cycloneiii_pll
-- Loading package altera_device_families
-- Loading entity mf_stratix_pll
-- Loading entity mf_stratixii_pll
-- Loading entity mf_stratixiii_pll
-- Loading entity mf_cycloneiii_pll
-- Loading entity pll_iobuf
-- Compiling entity altpll
-- Compiling architecture behavior of altpll
-- Compiling entity altaccumulate
-- Compiling architecture behaviour of altaccumulate
-- Compiling entity altmult_accum
-- Compiling architecture behaviour of altmult_accum
-- Compiling entity altmult_add
-- Compiling architecture behaviour of altmult_add
-- Loading package altera_common_conversion
-- Compiling entity altfp_mult
-- Compiling architecture behavior of altfp_mult
-- Compiling entity altsqrt
-- Compiling architecture behavior of altsqrt
-- Compiling entity altclklock
-- Compiling architecture behavior of altclklock
-- Compiling entity altddio_in
-- Compiling architecture behave of altddio_in
-- Compiling entity altddio_out
-- Compiling architecture behave of altddio_out
-- Loading entity altddio_in
-- Loading entity altddio_out
-- Compiling entity altddio_bidir
-- Compiling architecture struct of altddio_bidir
-- Compiling entity hssi_pll
-- Compiling architecture behavior of hssi_pll
-- Compiling entity mf_ram7x20_syn
-- Compiling architecture hssi_ram7x20_syn of mf_ram7x20_syn
-- Loading entity mf_ram7x20_syn
-- Compiling entity hssi_fifo
-- Compiling architecture synchronizer of hssi_fifo
-- Compiling entity hssi_rx
-- Compiling architecture hssi_receiver of hssi_rx
-- Compiling entity hssi_tx
-- Compiling architecture transmitter of hssi_tx
-- Loading entity hssi_pll
-- Loading entity hssi_rx
-- Loading entity hssi_fifo
-- Compiling entity altcdr_rx
-- Compiling architecture struct of altcdr_rx
-- Loading entity hssi_tx
-- Compiling entity altcdr_tx
-- Compiling architecture struct of altcdr_tx
-- Compiling entity stratixii_lvds_rx
-- Compiling architecture behavior of stratixii_lvds_rx
-- Compiling entity flexible_lvds_rx
-- Compiling architecture behavior of flexible_lvds_rx
-- Compiling entity stratixiii_lvds_rx_dpa
-- Compiling architecture behavior of stratixiii_lvds_rx_dpa
-- Loading entity stratixiii_lvds_rx_dpa
-- Compiling entity stratixiii_lvds_rx_channel
-- Compiling architecture behavior of stratixiii_lvds_rx_channel
-- Loading entity stratixiii_lvds_rx_channel
-- Compiling entity stratixiii_lvds_rx
-- Compiling architecture behavior of stratixiii_lvds_rx
-- Loading entity altclklock
-- Loading entity stratixii_lvds_rx
-- Loading entity flexible_lvds_rx
-- Loading entity stratixiii_lvds_rx
-- Compiling entity altlvds_rx
-- Compiling architecture behavior of altlvds_rx
-- Compiling entity stratix_tx_outclk
-- Compiling architecture behavior of stratix_tx_outclk
-- Compiling entity stratixii_tx_outclk
-- Compiling architecture behavior of stratixii_tx_outclk
-- Compiling entity flexible_lvds_tx
-- Compiling architecture behavior of flexible_lvds_tx
-- Loading entity stratix_tx_outclk
-- Loading entity stratixii_tx_outclk
-- Loading entity flexible_lvds_tx
-- Compiling entity altlvds_tx
-- Compiling architecture behavior of altlvds_tx
-- Compiling entity altcam
-- Compiling architecture behave of altcam
-- Compiling entity altdpram
-- Compiling architecture behavior of altdpram
-- Compiling entity altsyncram
-- Compiling architecture translated of altsyncram
-- Loading entity altsyncram
-- Loading package altera_mf_hint_evaluation
-- Compiling entity alt3pram
-- Compiling architecture behavior of alt3pram
-- Compiling entity altqpram
-- Compiling architecture behavior of altqpram
-- Loading package altera_mf_components
-- Compiling entity parallel_add
-- Compiling architecture behaviour of parallel_add
-- Compiling entity scfifo
-- Compiling architecture behavior of scfifo
-- Compiling package dcfifo_pack
-- Compiling package body dcfifo_pack
-- Loading package dcfifo_pack
-- Compiling entity dcfifo_dffpipe
-- Compiling architecture behavior of dcfifo_dffpipe
-- Compiling entity dcfifo_fefifo
-- Compiling architecture behavior of dcfifo_fefifo
-- Loading entity dcfifo_fefifo
-- Loading entity dcfifo_dffpipe
-- Compiling entity dcfifo_async
-- Compiling architecture behavior of dcfifo_async
-- Compiling entity dcfifo_sync
-- Compiling architecture behavior of dcfifo_sync
-- Compiling entity dcfifo_low_latency
-- Compiling architecture behavior of dcfifo_low_latency
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Loading entity dcfifo_low_latency
-- Loading package dcfifo_pack
-- Compiling entity dcfifo_mixed_widths
-- Compiling architecture behavior of dcfifo_mixed_widths
-- Loading entity dcfifo_mixed_widths
-- Compiling entity dcfifo
-- Compiling architecture behavior of dcfifo
-- Compiling entity altshift_taps
-- Compiling architecture behavioural of altshift_taps
-- Compiling entity a_graycounter
-- Compiling architecture behavior of a_graycounter
-- Compiling entity altsquare
-- Compiling architecture altsquare_syn of altsquare
-- Compiling package sld_node
-- Compiling package body sld_node
-- Loading package sld_node
-- Loading package sld_node
-- Compiling entity signal_gen
-- Compiling architecture simmodel of signal_gen
-- Compiling entity jtag_tap_controller
-- Compiling architecture fsm of jtag_tap_controller
-- Compiling entity dummy_hub
-- Compiling architecture behavior of dummy_hub
-- Loading entity signal_gen
-- Loading entity jtag_tap_controller
-- Loading entity dummy_hub
-- Compiling entity sld_virtual_jtag
-- Compiling architecture structural of sld_virtual_jtag
-- Compiling entity sld_signaltap
-- Compiling architecture sim_sld_signaltap of sld_signaltap
-- Compiling entity altstratixii_oct
-- Compiling architecture sim_altstratixii_oct of altstratixii_oct
-- Compiling entity altparallel_flash_loader
-- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
-- Compiling entity altserial_flash_loader
-- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_fltr_regs.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_fltr_regs.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_fltr_regs
-- Compiling architecture rtl of fsfb_fltr_regs

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity core_stress_test
-- Compiling architecture behav of core_stress_test

} {} {}} C:/scuba2_repository/cards/readout_card/flux_loop/source/tb/tb1_flux_loop.vhd {0 {vcom -work work -93 -explicit -novopt C:/scuba2_repository/cards/readout_card/flux_loop/source/tb/tb1_flux_loop.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_core_pack
-- Loading package sync_gen_pack
-- Loading package sync_gen_core_pack
-- Compiling entity tb1_flux_loop
-- Compiling architecture beh of tb1_flux_loop
** Error: C:/scuba2_repository/cards/readout_card/flux_loop/source/tb/tb1_flux_loop.vhd(843): (vcom-1141) Identifier "frame_timing_core" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop/source/tb/tb1_flux_loop.vhd(873): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop/source/tb/tb1_flux_loop.vhd(873): (vcom-1141) Identifier "sync_gen_core" does not identify a component declaration.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop/source/tb/tb1_flux_loop.vhd(888): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/readout_card/flux_loop/source/tb/tb1_flux_loop.vhd(1734): VHDL Compiler exiting

} {18.0 23.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd {1 {vcom -work work -87 -explicit -novopt C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity ac_dac_ctrl_test
-- Compiling architecture rtl of ac_dac_ctrl_test

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis -novopt C:/scuba2_repository/cards/all_cards/async/source/rtl/ascii_pack.vhd
Model Technology ModelSim SE vcom 6.1c Compiler 2005.11 Nov 17 2005
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package ascii_pack
-- Compiling package body ascii_pack
-- Loading package ascii_pack

} {} {}}
