Attributes,8mbDDR,8mbPIM,16mbDDR,16mbPIM,32mbDDR,32MBPIM,64mbDDR,64mbPIM,128mbDDR,128mbPIM
system.cpu.icache.overall_accesses::total,1739170931,17500,3477038175,18435,6952773026,20311,13904240295,24097,27807176839,31761
system.cpu.dcache.overall_accesses::total ,697339285,6496,1393634079,6754,2786223785,7274,5571402728,8322,11141761068,10481
system.l2.overall_accesses::total,394353,972,656595,976,1181006,987,2229836,1005,4327456,1044
system.l2.overall_miss_latency::total,37735382000,138027000,63360638000,138575000,114599598000,140150000,217099429000,142783000,422108448000,148423000
system.membus.reqLayer0.occupancy,1511455000,9710,2560560000,9750,4658234000,9860,8853622000,10040,17244241000,10430
system.membus.respLayer0.occupancy,2106161750,48550,3516957500,48750,6338050500,49300,11980618250,50200,23265463250,52150
system.cpu.numCycles,4911938935,188802,9806674989,191746,19596136290,198149,39175075016,210497,78332966625,235893
system.l2.overall_hits::total ,3,1,3,1,3,1,3,1,3,1
system.l2.overall_misses::total,394350,971,656592,975,1181003,986,2229833,1004,4327453,1043
system.membus.power_state.pwrStateResidencyTicks,4911938935000,4818339050000,9806674989000,9620961506000,19596136290000,19226199530000,39175075016000,38436668194000,78332966625000,76857611378000
sim_seconds (DDR vs PIM),4.911939,4.818339,9.806675,9.620962,19.596136,19.2262,39.175075,38.436668,78.332967,76.857611
Total L2 access(DDR vs DDR+PIM),394353,394548,656595,656798,1181006,1181213,2229836,2230052,4327456,4327686
Total L2 misses(DDR vs DDR+PIM),394350,394547,656592,656797,1181003,1181212,2229833,2230051,4327453,4326643