Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: Elevador_3pisos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Elevador_3pisos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Elevador_3pisos"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : Elevador_3pisos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "divisor_frc_VM.v" in library work
Compiling verilog file "Elevador_3pisos.v" in library work
Module <divisor_frc_VM> compiled
Module <Elevador_3pisos> compiled
No errors in compilation
Analysis of file <"Elevador_3pisos.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Elevador_3pisos> in library <work> with parameters.
	e0 = "0000"
	e1 = "0001"
	e10 = "1010"
	e11 = "1011"
	e12 = "1100"
	e13 = "1101"
	e2 = "0010"
	e3 = "0011"
	e4 = "0100"
	e5 = "0101"
	e6 = "0110"
	e7 = "0111"
	e8 = "1000"
	e9 = "1001"
	s0 = "00"
	s1 = "01"
	s2 = "10"
	s3 = "11"

Analyzing hierarchy for module <divisor_frc_VM> in library <work> with parameters.
	N = "00000000000000000000000000001010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Elevador_3pisos>.
	e0 = 4'b0000
	e1 = 4'b0001
	e10 = 4'b1010
	e11 = 4'b1011
	e12 = 4'b1100
	e13 = 4'b1101
	e2 = 4'b0010
	e3 = 4'b0011
	e4 = 4'b0100
	e5 = 4'b0101
	e6 = 4'b0110
	e7 = 4'b0111
	e8 = 4'b1000
	e9 = 4'b1001
	s0 = 2'b00
	s1 = 2'b01
	s2 = 2'b10
	s3 = 2'b11
"Elevador_3pisos.v" line 67: Found FullParallel Case directive in module <Elevador_3pisos>.
"Elevador_3pisos.v" line 301: Found FullParallel Case directive in module <Elevador_3pisos>.
Module <Elevador_3pisos> is correct for synthesis.
 
    Set property "FSM_ENCODING = SEQUENTIAL" for signal <state_mux>.
    Set property "SAFE_IMPLEMENTATION = NO" for signal <state_mux>.
    Set property "FSM_ENCODING = SEQUENTIAL" for signal <state>.
    Set property "SAFE_IMPLEMENTATION = NO" for signal <state>.
Analyzing module <divisor_frc_VM> in library <work>.
	N = 32'sb00000000000000000000000000001010
Module <divisor_frc_VM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor_frc_VM>.
    Related source file is "divisor_frc_VM.v".
    Found 1-bit register for signal <clk2>.
    Found 5-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <divisor_frc_VM> synthesized.


Synthesizing Unit <Elevador_3pisos>.
    Related source file is "Elevador_3pisos.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 73                                             |
    | Inputs             | 7                                              |
    | Outputs            | 30                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 1101                                           |
    | Power Up State     | 1101                                           |
    | Encoding           | sequential                                     |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state_mux>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_MD                    (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | sequential                                     |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <D_out>.
    Found 4-bit register for signal <E_dis>.
    Found 4-bit register for signal <est>.
    Found 1-bit register for signal <mdw>.
    Found 1-bit register for signal <mup>.
    Found 7-bit register for signal <D0>.
    Found 7-bit register for signal <D1>.
    Found 7-bit register for signal <D2>.
    Found 7-bit register for signal <D3>.
    Summary:
	inferred   2 Finite State Machine(s).
Unit <Elevador_3pisos> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 3
 4-bit register                                        : 2
 7-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <state_mux/FSM> on signal <state_mux[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Optimizing FSM <state/FSM> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 1101  | 0000
 0001  | 0001
 0011  | 0010
 1100  | 0011
 1010  | 0100
 0000  | 0101
 0010  | 0110
 1011  | 0111
 1000  | 1000
 0110  | 1001
 0100  | 1010
 0101  | 1011
 0111  | 1100
 1001  | 1101
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 1
 5-bit up counter                                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch D1_0 hinder the constant cleaning in the block Elevador_3pisos.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch D3_0 hinder the constant cleaning in the block Elevador_3pisos.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <D3_4> (without init value) has a constant value of 0 in block <Elevador_3pisos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <D3_5> (without init value) has a constant value of 0 in block <Elevador_3pisos>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <D1_3> in Unit <Elevador_3pisos> is equivalent to the following 2 FFs/Latches, which will be removed : <D1_4> <mdw> 
INFO:Xst:2261 - The FF/Latch <D2_5> in Unit <Elevador_3pisos> is equivalent to the following 4 FFs/Latches, which will be removed : <D3_1> <D3_2> <D3_3> <D3_6> 
INFO:Xst:2261 - The FF/Latch <D1_0> in Unit <Elevador_3pisos> is equivalent to the following FF/Latch, which will be removed : <D3_0> 

Optimizing unit <Elevador_3pisos> ...
  implementation constraint: INIT=r	 : state_mux_FSM_FFd2
  implementation constraint: INIT=r	 : state_mux_FSM_FFd1
  implementation constraint: INIT=r	 : state_FSM_FFd4
  implementation constraint: INIT=r	 : state_FSM_FFd2
  implementation constraint: INIT=r	 : state_FSM_FFd3
  implementation constraint: INIT=r	 : state_FSM_FFd1
WARNING:Xst:1710 - FF/Latch <D0_1> (without init value) has a constant value of 0 in block <Elevador_3pisos>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <D2_3> in Unit <Elevador_3pisos> is equivalent to the following FF/Latch, which will be removed : <D2_6> 
INFO:Xst:2261 - The FF/Latch <D1_1> in Unit <Elevador_3pisos> is equivalent to the following 2 FFs/Latches, which will be removed : <D1_5> <D1_6> 

Optimizing unit <divisor_frc_VM> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Elevador_3pisos.ngr
Top Level Output File Name         : Elevador_3pisos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 655
#      AND2                        : 218
#      AND3                        : 34
#      AND4                        : 3
#      AND5                        : 1
#      GND                         : 2
#      INV                         : 235
#      OR2                         : 129
#      OR3                         : 23
#      OR4                         : 1
#      VCC                         : 1
#      XOR2                        : 8
# FlipFlops/Latches                : 44
#      FD                          : 39
#      FDCE                        : 5
# IO Buffers                       : 26
#      IBUF                        : 9
#      OBUF                        : 17
=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.07 secs
 
--> 

Total memory usage is 4497244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    5 (   0 filtered)

