{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732288165633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732288165633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 12:09:25 2024 " "Processing started: Fri Nov 22 12:09:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732288165633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732288165633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta maq_refri -c maq_refri " "Command: quartus_sta maq_refri -c maq_refri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732288165633 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732288165722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732288166250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732288166251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166284 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732288166572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maq_refri.sdc " "Synopsys Design Constraints File file not found: 'maq_refri.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732288166614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166614 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_d reset_d " "create_clock -period 1.000 -name reset_d reset_d" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732288166615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name botao botao " "create_clock -period 1.000 -name botao botao" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732288166615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Fpga Fpga " "create_clock -period 1.000 -name Fpga Fpga" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732288166615 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288166615 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado~4\|combout " "Node \"inst\|estado~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.refri~2\|dataf " "Node \"inst\|estado.refri~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.refri~2\|combout " "Node \"inst\|estado.refri~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~4\|datac " "Node \"inst\|estado~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166617 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado~3\|combout " "Node \"inst\|estado~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.retorna~2\|dataf " "Node \"inst\|estado.retorna~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.retorna~2\|combout " "Node \"inst\|estado.retorna~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~3\|datac " "Node \"inst\|estado~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166617 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado.init~2\|combout " "Node \"inst\|estado.init~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~1\|dataf " "Node \"inst\|estado~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~1\|combout " "Node \"inst\|estado~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.init~2\|dataa " "Node \"inst\|estado.init~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166617 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[2\]~10\|combout " "Node \"inst\|atual\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|Equal0~0\|dataa " "Node \"inst\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|Equal0~0\|combout " "Node \"inst\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~64\|datad " "Node \"inst\|atual~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~64\|combout " "Node \"inst\|atual~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[5\]~26\|dataa " "Node \"inst\|atual\[5\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[5\]~26\|combout " "Node \"inst\|atual\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~64\|dataa " "Node \"inst\|atual~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|datab " "Node \"inst\|atual~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|combout " "Node \"inst\|atual~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~62\|dataf " "Node \"inst\|atual~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~62\|combout " "Node \"inst\|atual~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[6\]~22\|datad " "Node \"inst\|atual\[6\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[6\]~22\|combout " "Node \"inst\|atual\[6\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~62\|datac " "Node \"inst\|atual~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|datad " "Node \"inst\|atual~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~54\|datae " "Node \"inst\|atual~54\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~54\|combout " "Node \"inst\|atual~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[2\]~10\|dataa " "Node \"inst\|atual\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~64\|dataf " "Node \"inst\|atual~64\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~54\|datab " "Node \"inst\|atual~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|dataa " "Node \"inst\|atual~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~54\|dataa " "Node \"inst\|atual~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~54\|datac " "Node \"inst\|atual~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166617 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 67 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166617 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[4\]~30\|combout " "Node \"inst\|atual\[4\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~58\|dataf " "Node \"inst\|atual~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~58\|combout " "Node \"inst\|atual~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[4\]~30\|dataa " "Node \"inst\|atual\[4\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166618 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[3\]~14\|combout " "Node \"inst\|atual\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~56\|datac " "Node \"inst\|atual~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~56\|combout " "Node \"inst\|atual~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[3\]~14\|datac " "Node \"inst\|atual\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166618 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166618 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[7\]~18\|combout " "Node \"inst\|atual\[7\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166621 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~60\|datad " "Node \"inst\|atual~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166621 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~60\|combout " "Node \"inst\|atual~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166621 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[7\]~18\|datac " "Node \"inst\|atual\[7\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166621 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166621 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[0\]~2\|combout " "Node \"inst\|atual\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166622 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~49\|datad " "Node \"inst\|atual~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166622 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~49\|combout " "Node \"inst\|atual~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166622 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[0\]~2\|datab " "Node \"inst\|atual\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166622 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166622 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[1\]~6\|combout " "Node \"inst\|atual\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166627 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|datad " "Node \"inst\|atual~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166627 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|combout " "Node \"inst\|atual~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166627 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[1\]~6\|datab " "Node \"inst\|atual\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288166627 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288166627 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datae  to: combout " "Cell: inst2\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288166636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288166636 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732288166641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288166642 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732288166643 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732288166651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288166702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288166702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.827 " "Worst-case setup slack is -17.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.827            -209.189 reset_d  " "  -17.827            -209.189 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.833            -109.012 botao  " "  -16.833            -109.012 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768             -53.783 Fpga  " "   -3.768             -53.783 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Fpga  " "    0.428               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.445               0.000 botao  " "    1.445               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 reset_d  " "    1.546               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.163 " "Worst-case recovery slack is -4.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.163             -49.299 reset_d  " "   -4.163             -49.299 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.644             -47.512 Fpga  " "   -2.644             -47.512 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.164 " "Worst-case removal slack is 1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 Fpga  " "    1.164               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.214               0.000 reset_d  " "    2.214               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.035 Fpga  " "   -0.538             -14.035 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -11.631 reset_d  " "   -0.538             -11.631 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 botao  " "    0.136               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288166747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288166747 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732288166771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732288166804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732288167733 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datae  to: combout " "Cell: inst2\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288167822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288167822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288167823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288167831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288167831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.664 " "Worst-case setup slack is -17.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.664            -207.149 reset_d  " "  -17.664            -207.149 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.728            -106.867 botao  " "  -16.728            -106.867 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.576             -51.587 Fpga  " "   -3.576             -51.587 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288167839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 Fpga  " "    0.411               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 botao  " "    1.298               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 reset_d  " "    1.481               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288167845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.979 " "Worst-case recovery slack is -3.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.979             -47.254 reset_d  " "   -3.979             -47.254 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.413             -43.319 Fpga  " "   -2.413             -43.319 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288167856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.854 " "Worst-case removal slack is 0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 Fpga  " "    0.854               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.082               0.000 reset_d  " "    2.082               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288167859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.544 " "Worst-case minimum pulse width slack is -0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544             -11.723 reset_d  " "   -0.544             -11.723 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.088 Fpga  " "   -0.538             -14.088 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 botao  " "    0.190               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288167866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288167866 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732288167879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732288168026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732288168735 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datae  to: combout " "Cell: inst2\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288168795 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288168795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288168796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288168799 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288168799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.779 " "Worst-case setup slack is -8.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.779            -103.143 reset_d  " "   -8.779            -103.143 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.039             -56.273 botao  " "   -8.039             -56.273 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081             -27.083 Fpga  " "   -2.081             -27.083 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288168801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 Fpga  " "    0.090               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 botao  " "    0.475               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 reset_d  " "    0.788               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288168808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.658 " "Worst-case recovery slack is -2.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658             -31.482 reset_d  " "   -2.658             -31.482 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570             -28.239 Fpga  " "   -1.570             -28.239 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288168812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Fpga  " "    0.339               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 reset_d  " "    1.306               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288168819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.465 " "Worst-case minimum pulse width slack is -0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -5.074 reset_d  " "   -0.465              -5.074 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -2.421 botao  " "   -0.148              -2.421 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -1.755 Fpga  " "   -0.098              -1.755 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288168823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288168823 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732288168837 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datae  to: combout " "Cell: inst2\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288168992 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288168992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288168993 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288168996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288168996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.848 " "Worst-case setup slack is -7.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.848             -92.319 reset_d  " "   -7.848             -92.319 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.302             -50.545 botao  " "   -7.302             -50.545 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858             -23.989 Fpga  " "   -1.858             -23.989 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288169001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.068 " "Worst-case hold slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 Fpga  " "    0.068               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 botao  " "    0.422               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 reset_d  " "    0.681               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288169009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.373 " "Worst-case recovery slack is -2.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.373             -28.077 reset_d  " "   -2.373             -28.077 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348             -24.239 Fpga  " "   -1.348             -24.239 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288169013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.198 " "Worst-case removal slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 Fpga  " "    0.198               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086               0.000 reset_d  " "    1.086               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288169020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.440 " "Worst-case minimum pulse width slack is -0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -4.876 reset_d  " "   -0.440              -4.876 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -1.938 botao  " "   -0.119              -1.938 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -1.776 Fpga  " "   -0.100              -1.776 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288169024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288169024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732288170522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732288170526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 72 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732288170588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 12:09:30 2024 " "Processing ended: Fri Nov 22 12:09:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732288170588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732288170588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732288170588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732288170588 ""}
