
SECTIONS
{
    .text._DebugP_assert: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 55 )
    .text._DebugP_assertNoLog: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 50 )
    .text.vPortEnterCritical: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 50 )
    .text.vPortExitCritical: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 50 )
    .text.HW_RD_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.ClockP_getTimerCount: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.TimerP_getCount: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.ClockP_getTimeUsec: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.HW_WR_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.HwiP_inISR: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.xTaskGetSchedulerState: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.uxListRemove: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.uiPortGetRunTimeCounterValue: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.vTaskSwitchContext: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.vListInsertEnd: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.SemaphoreP_pend: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.xQueueSemaphoreTake: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.SemaphoreP_post: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.xQueueGenericSend: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.prvCopyDataToQueue: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.get_rand: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.QueueP_isEmpty: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.TaskP_yield: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 45 )
    .text.HwiP_clearInt: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.HwiP_irq_handler_c: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.HwiP_getIRQ: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.HwiP_isPulse: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.HwiP_ackIRQ: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.vApplicationLoadHook: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.prvCheckTasksWaitingTermination: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.vApplicationIdleHook: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.CSL_REG32_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.Sciclient_secProxyThreadStatusReg: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.vTaskSuspendAll: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.xTaskResumeAll: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.prvAddCurrentTaskToDelayedList: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.prvUnlockQueue: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.vTaskPlaceOnEventList: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.xTaskCheckForTimeOut: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.prvIsQueueEmpty: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.vListInsert: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.vTaskInternalSetTimeOutState: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.xTaskRemoveFromEventList: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.xTaskIncrementTick: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.TimerP_clearOverflowInt: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.ClockP_timerTickIsr: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.ClockP_timerClearOverflowInt: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.vPortTimerTickHandler: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.UART_getIntrIdentityStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.QueueP_get: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text.QueueP_put: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 40 )
    .text._out_char: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_intrDisable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.putchar_: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.DebugP_uartLogWriterPutChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_Transaction_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.xQueueGiveFromISR: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.vPortYeildFromISR: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.vPortValidateInterruptPriority: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_getHandle: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_write: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_intrEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_checkTransaction: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_masterIsr: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_writeData: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_putChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.UART_writeInterrupt: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 35 )
    .text.HwiP_setPri: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 30 )
    .text.HwiP_setVecAddr: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 30 )
    .text.xTaskGetCurrentTaskHandle: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.TaskP_calcCounterDiff: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.vTaskGetInfo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.xTaskPriorityDisinherit: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.xQueueGiveMutexRecursive: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.xQueueTakeMutexRecursive: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text._DebugP_logZone: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.pvTaskIncrementMutexHeldCount: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.vprintf_: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text._vsnprintf: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text._is_digit: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text._ntoa_format: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text._out_rev: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text._ntoa_long: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 25 )
    .text.vListInitialise: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 20 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 20 )
    .text.CSL_secProxyGetDataAddr: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 20 )
    .text.HW_WR_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.vListInitialiseItem: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.UART_regConfigModeEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.Sciclient_secProxyReadThread32: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.xQueueGenericReset: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.xQueueGenericCreateStatic: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.vQueueAddToRegistry: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.prvInitialiseNewQueue: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.xTaskCreateStatic: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.prvInitialiseNewTask: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.prvAddNewTaskToReadyList: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.pxPortInitialiseStack: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.SemaphoreP_constructBinary: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.TaskP_construct: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.TaskP_addToRegistry: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.QueueP_create: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.Sciclient_secProxyVerifyThread: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.MpuP_isEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.TaskP_loadUpdateAll: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.xTaskGetIdleTaskHandle: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.AddrTranslateP_getLocalAddr: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.multicore_wait: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.HW_RD_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 15 )
    .text.CSL_secProxyGetMaxMsgSize: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_service: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_getCurrentContext: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_sendMessage: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_waitForMessage: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_recvMessage: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_secProxyReadThreadCount: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_secProxyWaitThread: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.Sciclient_secProxyFlush: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.UART_operatingModeSelect: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.MpuP_setRegion: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.MpuP_disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.MpuP_getAttrs: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 10 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SemaphoreP_constructMutex: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.xQueueCreateMutexStatic: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvInitialiseMutex: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_enhanFuncEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_divisorLatchWrite: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_enableInt: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_disableInt: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_construct: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_setAsFIQ: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_setAsPulse: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.CacheP_enable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.vTaskDelete: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.xTaskPriorityInherit: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvDeleteTCB: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Pinmux_config: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Pinmux_lockMMR: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Pinmux_unlockMMR: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_getContext: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_enhanFuncBitValRestore: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.MasterTask: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.ocmc_benchmarking_main: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.ocmc_benchmarking_entry: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_0: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_1: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_2: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_3: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_4: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_5: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_6: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_7: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_8: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_9: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_10: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_11: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_12: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_13: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_14: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SlaveTaskFxn_15: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.freertos_main: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.main: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Drivers_uartInit: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.System_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Drivers_open: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Drivers_uartOpen: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Board_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Board_driversOpen: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.__mpu_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Dpl_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Pinmux_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Module_clockEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Module_clockSetFrequency: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.PowerClock_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.DebugP_uartSetDrvIndex: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_getIRQVecAddr: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_getFIQVecAddr: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_ackIRQ: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.HwiP_ackFIQ: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.MpuP_enable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.MpuP_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.CacheP_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.CacheP_disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.ClockP_usecToTicks: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.ClockP_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.TaskP_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.vTaskStartScheduler: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.xTaskGetTickCount: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.vTaskPlaceOnEventListRestricted: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvInitialiseTaskLists: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvIdleTask: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvResetNextTaskUnblockTime: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.xTimerCreateTimerTask: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvTimerTask: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvGetNextExpireTime: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvProcessTimerOrBlockTask: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvSampleTimeNow: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.prvCheckForValidListAndQueue: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.vQueueWaitForMessageRestricted: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.xPortStartScheduler: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.vPortConfigTimerForRunTimeStats: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.vApplicationGetIdleTaskMemory: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.vApplicationGetTimerTaskMemory: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.TimerP_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.TimerP_setup: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.TimerP_start: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.TimerP_stop: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.TimerP_getReloadCount: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text._system_pre_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_getDevId: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SOC_moduleClockEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SOC_moduleSetClockFrequency: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SOC_controlModuleLockMMR: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.SOC_controlModuleUnlockMMR: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_open: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_intr2Disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_configInstance: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_resetModule: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_regConfModeRestore: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_modemControlReset: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_moduleReset: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_fifoConfig: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_subConfigTCRTLRModeEn: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_fifoRegisterWrite: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_tcrTlrBitValRestore: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_divisorValCompute: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_divideRoundCloset: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_lineCharConfig: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_divisorLatchDisable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_breakCtl: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_hardwareFlowCtrlOptSet: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.UART_checkOpenParams: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmGetModuleState: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmModuleClkRequest: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmModuleGetClkStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmSetModuleClkParent: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmGetModuleClkParent: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmGetModuleClkNumParent: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmSetModuleClkFreq: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.Sciclient_pmQueryModuleClkFreq: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 5 )
    .text.ocmc_benchmarking_exit: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Transaction_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_putChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrDisable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Enable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntrIdentityStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntr2Status: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_checkCharsAvailInFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_readLineStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getCharFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Transaction_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_putChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrDisable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Enable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntrIdentityStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntr2Status: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_checkCharsAvailInFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_readLineStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getCharFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.System_deinit: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Transaction_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_putChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrDisable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Enable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntrIdentityStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntr2Status: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_checkCharsAvailInFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_readLineStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getCharFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.Drivers_close: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.Drivers_uartClose: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Transaction_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_putChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrDisable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Enable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntrIdentityStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntr2Status: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_checkCharsAvailInFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_readLineStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getCharFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.Board_deinit: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Transaction_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_putChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getChar: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrEnable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intrDisable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Enable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_intr2Disable: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntrIdentityStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getIntr2Status: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_checkCharsAvailInFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_readLineStatus: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_getCharFifo: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.Board_driversClose: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG64_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_RD_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_WR_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG32_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG16_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.CSL_REG8_FINS_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_REG8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_WR_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD32_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD16_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.HW_RD_FIELD8_RAW: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Params_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
    .text.UART_Transaction_init: {} palign(8) > R5F_TCMA | MSRAM | FLASH, priority( 0 )
}
