
Final.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  0000076c  00000800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000076c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  0080010c  0080010c  0000080c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000080c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000d8  00000000  00000000  0000083c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000092c  00000000  00000000  00000914  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000334  00000000  00000000  00001240  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006a9  00000000  00000000  00001574  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000290  00000000  00000000  00001c20  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000358  00000000  00000000  00001eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000006be  00000000  00000000  00002208  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000f8  00000000  00000000  000028c6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
   2:	00 00       	nop
   4:	79 c0       	rjmp	.+242    	; 0xf8 <__vector_1>
   6:	00 00       	nop
   8:	81 c0       	rjmp	.+258    	; 0x10c <__vector_2>
   a:	00 00       	nop
   c:	a0 c0       	rjmp	.+320    	; 0x14e <__vector_3>
   e:	00 00       	nop
  10:	b3 c0       	rjmp	.+358    	; 0x178 <__vector_4>
  12:	00 00       	nop
  14:	5e c0       	rjmp	.+188    	; 0xd2 <__bad_interrupt>
  16:	00 00       	nop
  18:	5c c0       	rjmp	.+184    	; 0xd2 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	5a c0       	rjmp	.+180    	; 0xd2 <__bad_interrupt>
  1e:	00 00       	nop
  20:	58 c0       	rjmp	.+176    	; 0xd2 <__bad_interrupt>
  22:	00 00       	nop
  24:	56 c0       	rjmp	.+172    	; 0xd2 <__bad_interrupt>
  26:	00 00       	nop
  28:	54 c0       	rjmp	.+168    	; 0xd2 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	52 c0       	rjmp	.+164    	; 0xd2 <__bad_interrupt>
  2e:	00 00       	nop
  30:	50 c0       	rjmp	.+160    	; 0xd2 <__bad_interrupt>
  32:	00 00       	nop
  34:	4e c0       	rjmp	.+156    	; 0xd2 <__bad_interrupt>
  36:	00 00       	nop
  38:	4c c0       	rjmp	.+152    	; 0xd2 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	4a c0       	rjmp	.+148    	; 0xd2 <__bad_interrupt>
  3e:	00 00       	nop
  40:	48 c0       	rjmp	.+144    	; 0xd2 <__bad_interrupt>
  42:	00 00       	nop
  44:	46 c0       	rjmp	.+140    	; 0xd2 <__bad_interrupt>
  46:	00 00       	nop
  48:	44 c0       	rjmp	.+136    	; 0xd2 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	42 c0       	rjmp	.+132    	; 0xd2 <__bad_interrupt>
  4e:	00 00       	nop
  50:	40 c0       	rjmp	.+128    	; 0xd2 <__bad_interrupt>
  52:	00 00       	nop
  54:	3e c0       	rjmp	.+124    	; 0xd2 <__bad_interrupt>
  56:	00 00       	nop
  58:	3c c0       	rjmp	.+120    	; 0xd2 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	3a c0       	rjmp	.+116    	; 0xd2 <__bad_interrupt>
  5e:	00 00       	nop
  60:	38 c0       	rjmp	.+112    	; 0xd2 <__bad_interrupt>
  62:	00 00       	nop
  64:	36 c0       	rjmp	.+108    	; 0xd2 <__bad_interrupt>
  66:	00 00       	nop
  68:	34 c0       	rjmp	.+104    	; 0xd2 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	32 c0       	rjmp	.+100    	; 0xd2 <__bad_interrupt>
  6e:	00 00       	nop
  70:	30 c0       	rjmp	.+96     	; 0xd2 <__bad_interrupt>
  72:	00 00       	nop
  74:	b4 c0       	rjmp	.+360    	; 0x1de <__vector_29>
  76:	00 00       	nop
  78:	2c c0       	rjmp	.+88     	; 0xd2 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	2a c0       	rjmp	.+84     	; 0xd2 <__bad_interrupt>
  7e:	00 00       	nop
  80:	28 c0       	rjmp	.+80     	; 0xd2 <__bad_interrupt>
  82:	00 00       	nop
  84:	26 c0       	rjmp	.+76     	; 0xd2 <__bad_interrupt>
  86:	00 00       	nop
  88:	24 c0       	rjmp	.+72     	; 0xd2 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	22 c0       	rjmp	.+68     	; 0xd2 <__bad_interrupt>
  8e:	00 00       	nop
  90:	20 c0       	rjmp	.+64     	; 0xd2 <__bad_interrupt>
  92:	00 00       	nop
  94:	1e c0       	rjmp	.+60     	; 0xd2 <__bad_interrupt>
	...

00000098 <__ctors_end>:
  98:	11 24       	eor	r1, r1
  9a:	1f be       	out	0x3f, r1	; 63
  9c:	cf ef       	ldi	r28, 0xFF	; 255
  9e:	d0 e2       	ldi	r29, 0x20	; 32
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
  a4:	11 e0       	ldi	r17, 0x01	; 1
  a6:	a0 e0       	ldi	r26, 0x00	; 0
  a8:	b1 e0       	ldi	r27, 0x01	; 1
  aa:	ec e6       	ldi	r30, 0x6C	; 108
  ac:	f7 e0       	ldi	r31, 0x07	; 7
  ae:	00 e0       	ldi	r16, 0x00	; 0
  b0:	0b bf       	out	0x3b, r16	; 59
  b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
  b4:	07 90       	elpm	r0, Z+
  b6:	0d 92       	st	X+, r0
  b8:	ac 30       	cpi	r26, 0x0C	; 12
  ba:	b1 07       	cpc	r27, r17
  bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
  be:	21 e0       	ldi	r18, 0x01	; 1
  c0:	ac e0       	ldi	r26, 0x0C	; 12
  c2:	b1 e0       	ldi	r27, 0x01	; 1
  c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
  c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
  c8:	a6 32       	cpi	r26, 0x26	; 38
  ca:	b2 07       	cpc	r27, r18
  cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
  ce:	b5 d1       	rcall	.+874    	; 0x43a <main>
  d0:	4b c3       	rjmp	.+1686   	; 0x768 <_exit>

000000d2 <__bad_interrupt>:
  d2:	6a c0       	rjmp	.+212    	; 0x1a8 <__vector_default>

000000d4 <setupInterrupt>:

/**************************************************************************************/
/*****************************Stepper Motor Clockwise**********************************/
/**************************************************************************************/
void stepperpos(int pos){
		clockwise(50*pos);
  d4:	e9 e6       	ldi	r30, 0x69	; 105
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	82 60       	ori	r24, 0x02	; 2
  dc:	80 83       	st	Z, r24
  de:	80 81       	ld	r24, Z
  e0:	8c 60       	ori	r24, 0x0C	; 12
  e2:	80 83       	st	Z, r24
  e4:	80 81       	ld	r24, Z
  e6:	80 62       	ori	r24, 0x20	; 32
  e8:	80 83       	st	Z, r24
  ea:	80 81       	ld	r24, Z
  ec:	80 68       	ori	r24, 0x80	; 128
  ee:	80 83       	st	Z, r24
  f0:	8d b3       	in	r24, 0x1d	; 29
  f2:	8f 60       	ori	r24, 0x0F	; 15
  f4:	8d bb       	out	0x1d, r24	; 29
  f6:	08 95       	ret

000000f8 <__vector_1>:
  f8:	1f 92       	push	r1
  fa:	0f 92       	push	r0
  fc:	0f b6       	in	r0, 0x3f	; 63
  fe:	0f 92       	push	r0
 100:	11 24       	eor	r1, r1
 102:	0f 90       	pop	r0
 104:	0f be       	out	0x3f, r0	; 63
 106:	0f 90       	pop	r0
 108:	1f 90       	pop	r1
 10a:	18 95       	reti

0000010c <__vector_2>:
 10c:	1f 92       	push	r1
 10e:	0f 92       	push	r0
 110:	0f b6       	in	r0, 0x3f	; 63
 112:	0f 92       	push	r0
 114:	11 24       	eor	r1, r1
 116:	0b b6       	in	r0, 0x3b	; 59
 118:	0f 92       	push	r0
 11a:	8f 93       	push	r24
 11c:	9f 93       	push	r25
 11e:	ef 93       	push	r30
 120:	ff 93       	push	r31
 122:	8f ef       	ldi	r24, 0xFF	; 255
 124:	93 e0       	ldi	r25, 0x03	; 3
 126:	90 93 15 01 	sts	0x0115, r25
 12a:	80 93 14 01 	sts	0x0114, r24
 12e:	ea e7       	ldi	r30, 0x7A	; 122
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 81       	ld	r24, Z
 134:	80 64       	ori	r24, 0x40	; 64
 136:	80 83       	st	Z, r24
 138:	ff 91       	pop	r31
 13a:	ef 91       	pop	r30
 13c:	9f 91       	pop	r25
 13e:	8f 91       	pop	r24
 140:	0f 90       	pop	r0
 142:	0b be       	out	0x3b, r0	; 59
 144:	0f 90       	pop	r0
 146:	0f be       	out	0x3f, r0	; 63
 148:	0f 90       	pop	r0
 14a:	1f 90       	pop	r1
 14c:	18 95       	reti

0000014e <__vector_3>:
 14e:	1f 92       	push	r1
 150:	0f 92       	push	r0
 152:	0f b6       	in	r0, 0x3f	; 63
 154:	0f 92       	push	r0
 156:	11 24       	eor	r1, r1
 158:	8f 93       	push	r24
 15a:	9f 93       	push	r25
 15c:	80 91 0a 01 	lds	r24, 0x010A
 160:	90 91 0b 01 	lds	r25, 0x010B
 164:	89 2b       	or	r24, r25
 166:	09 f4       	brne	.+2      	; 0x16a <__vector_3+0x1c>
 168:	15 b8       	out	0x05, r1	; 5
 16a:	9f 91       	pop	r25
 16c:	8f 91       	pop	r24
 16e:	0f 90       	pop	r0
 170:	0f be       	out	0x3f, r0	; 63
 172:	0f 90       	pop	r0
 174:	1f 90       	pop	r1
 176:	18 95       	reti

00000178 <__vector_4>:
 178:	1f 92       	push	r1
 17a:	0f 92       	push	r0
 17c:	0f b6       	in	r0, 0x3f	; 63
 17e:	0f 92       	push	r0
 180:	11 24       	eor	r1, r1
 182:	8f 93       	push	r24
 184:	9f 93       	push	r25
 186:	10 92 13 01 	sts	0x0113, r1
 18a:	10 92 12 01 	sts	0x0112, r1
 18e:	81 e0       	ldi	r24, 0x01	; 1
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	90 93 0d 01 	sts	0x010D, r25
 196:	80 93 0c 01 	sts	0x010C, r24
 19a:	9f 91       	pop	r25
 19c:	8f 91       	pop	r24
 19e:	0f 90       	pop	r0
 1a0:	0f be       	out	0x3f, r0	; 63
 1a2:	0f 90       	pop	r0
 1a4:	1f 90       	pop	r1
 1a6:	18 95       	reti

000001a8 <__vector_default>:
 1a8:	1f 92       	push	r1
 1aa:	0f 92       	push	r0
 1ac:	0f b6       	in	r0, 0x3f	; 63
 1ae:	0f 92       	push	r0
 1b0:	11 24       	eor	r1, r1
 1b2:	0f 90       	pop	r0
 1b4:	0f be       	out	0x3f, r0	; 63
 1b6:	0f 90       	pop	r0
 1b8:	1f 90       	pop	r1
 1ba:	18 95       	reti

000001bc <setupPWM>:
 1bc:	83 e8       	ldi	r24, 0x83	; 131
 1be:	84 bd       	out	0x24, r24	; 36
 1c0:	82 e0       	ldi	r24, 0x02	; 2
 1c2:	85 bd       	out	0x25, r24	; 37
 1c4:	80 ea       	ldi	r24, 0xA0	; 160
 1c6:	87 bd       	out	0x27, r24	; 39
 1c8:	08 95       	ret

000001ca <setupADC>:
 1ca:	81 e4       	ldi	r24, 0x41	; 65
 1cc:	80 93 7c 00 	sts	0x007C, r24
 1d0:	88 e8       	ldi	r24, 0x88	; 136
 1d2:	80 93 7a 00 	sts	0x007A, r24
 1d6:	82 e0       	ldi	r24, 0x02	; 2
 1d8:	80 93 7e 00 	sts	0x007E, r24
 1dc:	08 95       	ret

000001de <__vector_29>:
 1de:	1f 92       	push	r1
 1e0:	0f 92       	push	r0
 1e2:	0f b6       	in	r0, 0x3f	; 63
 1e4:	0f 92       	push	r0
 1e6:	11 24       	eor	r1, r1
 1e8:	0b b6       	in	r0, 0x3b	; 59
 1ea:	0f 92       	push	r0
 1ec:	2f 93       	push	r18
 1ee:	3f 93       	push	r19
 1f0:	8f 93       	push	r24
 1f2:	9f 93       	push	r25
 1f4:	ef 93       	push	r30
 1f6:	ff 93       	push	r31
 1f8:	80 91 78 00 	lds	r24, 0x0078
 1fc:	90 91 79 00 	lds	r25, 0x0079
 200:	90 93 1c 01 	sts	0x011C, r25
 204:	80 93 1b 01 	sts	0x011B, r24
 208:	20 91 14 01 	lds	r18, 0x0114
 20c:	30 91 15 01 	lds	r19, 0x0115
 210:	80 91 1b 01 	lds	r24, 0x011B
 214:	90 91 1c 01 	lds	r25, 0x011C
 218:	82 17       	cp	r24, r18
 21a:	93 07       	cpc	r25, r19
 21c:	40 f4       	brcc	.+16     	; 0x22e <__vector_29+0x50>
 21e:	80 91 1b 01 	lds	r24, 0x011B
 222:	90 91 1c 01 	lds	r25, 0x011C
 226:	90 93 15 01 	sts	0x0115, r25
 22a:	80 93 14 01 	sts	0x0114, r24
 22e:	49 9b       	sbis	0x09, 1	; 9
 230:	06 c0       	rjmp	.+12     	; 0x23e <__vector_29+0x60>
 232:	ea e7       	ldi	r30, 0x7A	; 122
 234:	f0 e0       	ldi	r31, 0x00	; 0
 236:	80 81       	ld	r24, Z
 238:	80 64       	ori	r24, 0x40	; 64
 23a:	80 83       	st	Z, r24
 23c:	09 c0       	rjmp	.+18     	; 0x250 <__vector_29+0x72>
 23e:	80 91 0e 01 	lds	r24, 0x010E
 242:	90 91 0f 01 	lds	r25, 0x010F
 246:	01 96       	adiw	r24, 0x01	; 1
 248:	90 93 0f 01 	sts	0x010F, r25
 24c:	80 93 0e 01 	sts	0x010E, r24
 250:	ff 91       	pop	r31
 252:	ef 91       	pop	r30
 254:	9f 91       	pop	r25
 256:	8f 91       	pop	r24
 258:	3f 91       	pop	r19
 25a:	2f 91       	pop	r18
 25c:	0f 90       	pop	r0
 25e:	0b be       	out	0x3b, r0	; 59
 260:	0f 90       	pop	r0
 262:	0f be       	out	0x3f, r0	; 63
 264:	0f 90       	pop	r0
 266:	1f 90       	pop	r1
 268:	18 95       	reti

0000026a <initLink>:
 26a:	cf 93       	push	r28
 26c:	df 93       	push	r29
 26e:	ec 01       	movw	r28, r24
 270:	84 e0       	ldi	r24, 0x04	; 4
 272:	90 e0       	ldi	r25, 0x00	; 0
 274:	52 d1       	rcall	.+676    	; 0x51a <malloc>
 276:	99 83       	std	Y+1, r25	; 0x01
 278:	88 83       	st	Y, r24
 27a:	fc 01       	movw	r30, r24
 27c:	13 82       	std	Z+3, r1	; 0x03
 27e:	12 82       	std	Z+2, r1	; 0x02
 280:	df 91       	pop	r29
 282:	cf 91       	pop	r28
 284:	08 95       	ret

00000286 <enqueue>:
 286:	db 01       	movw	r26, r22
 288:	ed 91       	ld	r30, X+
 28a:	fc 91       	ld	r31, X
 28c:	30 97       	sbiw	r30, 0x00	; 0
 28e:	61 f0       	breq	.+24     	; 0x2a8 <enqueue+0x22>
 290:	da 01       	movw	r26, r20
 292:	8d 91       	ld	r24, X+
 294:	9c 91       	ld	r25, X
 296:	11 97       	sbiw	r26, 0x01	; 1
 298:	93 83       	std	Z+3, r25	; 0x03
 29a:	82 83       	std	Z+2, r24	; 0x02
 29c:	8d 91       	ld	r24, X+
 29e:	9c 91       	ld	r25, X
 2a0:	fb 01       	movw	r30, r22
 2a2:	91 83       	std	Z+1, r25	; 0x01
 2a4:	80 83       	st	Z, r24
 2a6:	08 95       	ret
 2a8:	da 01       	movw	r26, r20
 2aa:	2d 91       	ld	r18, X+
 2ac:	3c 91       	ld	r19, X
 2ae:	11 97       	sbiw	r26, 0x01	; 1
 2b0:	fc 01       	movw	r30, r24
 2b2:	31 83       	std	Z+1, r19	; 0x01
 2b4:	20 83       	st	Z, r18
 2b6:	8d 91       	ld	r24, X+
 2b8:	9c 91       	ld	r25, X
 2ba:	db 01       	movw	r26, r22
 2bc:	8d 93       	st	X+, r24
 2be:	9c 93       	st	X, r25
 2c0:	08 95       	ret

000002c2 <dequeue>:
 2c2:	fc 01       	movw	r30, r24
 2c4:	80 81       	ld	r24, Z
 2c6:	91 81       	ldd	r25, Z+1	; 0x01
 2c8:	da 01       	movw	r26, r20
 2ca:	8d 93       	st	X+, r24
 2cc:	9c 93       	st	X, r25
 2ce:	a0 81       	ld	r26, Z
 2d0:	b1 81       	ldd	r27, Z+1	; 0x01
 2d2:	10 97       	sbiw	r26, 0x00	; 0
 2d4:	41 f0       	breq	.+16     	; 0x2e6 <dequeue+0x24>
 2d6:	12 96       	adiw	r26, 0x02	; 2
 2d8:	8d 91       	ld	r24, X+
 2da:	9c 91       	ld	r25, X
 2dc:	13 97       	sbiw	r26, 0x03	; 3
 2de:	91 83       	std	Z+1, r25	; 0x01
 2e0:	80 83       	st	Z, r24
 2e2:	89 2b       	or	r24, r25
 2e4:	19 f4       	brne	.+6      	; 0x2ec <dequeue+0x2a>
 2e6:	fb 01       	movw	r30, r22
 2e8:	11 82       	std	Z+1, r1	; 0x01
 2ea:	10 82       	st	Z, r1
 2ec:	08 95       	ret

000002ee <timerCount>:
 2ee:	e1 e8       	ldi	r30, 0x81	; 129
 2f0:	f0 e0       	ldi	r31, 0x00	; 0
 2f2:	21 e0       	ldi	r18, 0x01	; 1
 2f4:	20 83       	st	Z, r18
 2f6:	20 81       	ld	r18, Z
 2f8:	28 60       	ori	r18, 0x08	; 8
 2fa:	20 83       	st	Z, r18
 2fc:	28 ee       	ldi	r18, 0xE8	; 232
 2fe:	33 e0       	ldi	r19, 0x03	; 3
 300:	30 93 89 00 	sts	0x0089, r19
 304:	20 93 88 00 	sts	0x0088, r18
 308:	10 92 85 00 	sts	0x0085, r1
 30c:	10 92 84 00 	sts	0x0084, r1
 310:	22 e0       	ldi	r18, 0x02	; 2
 312:	26 bb       	out	0x16, r18	; 22
 314:	20 e0       	ldi	r18, 0x00	; 0
 316:	30 e0       	ldi	r19, 0x00	; 0
 318:	42 e0       	ldi	r20, 0x02	; 2
 31a:	05 c0       	rjmp	.+10     	; 0x326 <timerCount+0x38>
 31c:	b1 9b       	sbis	0x16, 1	; 22
 31e:	fe cf       	rjmp	.-4      	; 0x31c <timerCount+0x2e>
 320:	46 bb       	out	0x16, r20	; 22
 322:	2f 5f       	subi	r18, 0xFF	; 255
 324:	3f 4f       	sbci	r19, 0xFF	; 255
 326:	28 17       	cp	r18, r24
 328:	39 07       	cpc	r19, r25
 32a:	1c f4       	brge	.+6      	; 0x332 <timerCount+0x44>
 32c:	b1 9b       	sbis	0x16, 1	; 22
 32e:	f6 cf       	rjmp	.-20     	; 0x31c <timerCount+0x2e>
 330:	f7 cf       	rjmp	.-18     	; 0x320 <timerCount+0x32>
 332:	08 95       	ret

00000334 <StepperHome>:
 334:	1e c0       	rjmp	.+60     	; 0x372 <StepperHome+0x3e>
 336:	e0 91 10 01 	lds	r30, 0x0110
 33a:	f0 91 11 01 	lds	r31, 0x0111
 33e:	ea 5f       	subi	r30, 0xFA	; 250
 340:	fe 4f       	sbci	r31, 0xFE	; 254
 342:	80 81       	ld	r24, Z
 344:	82 b9       	out	0x02, r24	; 2
 346:	84 e1       	ldi	r24, 0x14	; 20
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	d1 df       	rcall	.-94     	; 0x2ee <timerCount>
 34c:	80 91 10 01 	lds	r24, 0x0110
 350:	90 91 11 01 	lds	r25, 0x0111
 354:	01 96       	adiw	r24, 0x01	; 1
 356:	90 93 11 01 	sts	0x0111, r25
 35a:	80 93 10 01 	sts	0x0110, r24
 35e:	80 91 10 01 	lds	r24, 0x0110
 362:	90 91 11 01 	lds	r25, 0x0111
 366:	04 97       	sbiw	r24, 0x04	; 4
 368:	24 f0       	brlt	.+8      	; 0x372 <StepperHome+0x3e>
 36a:	10 92 11 01 	sts	0x0111, r1
 36e:	10 92 10 01 	sts	0x0110, r1
 372:	80 91 0c 01 	lds	r24, 0x010C
 376:	90 91 0d 01 	lds	r25, 0x010D
 37a:	89 2b       	or	r24, r25
 37c:	e1 f2       	breq	.-72     	; 0x336 <StepperHome+0x2>
 37e:	08 95       	ret

00000380 <clockwise>:
 380:	ef 92       	push	r14
 382:	ff 92       	push	r15
 384:	0f 93       	push	r16
 386:	1f 93       	push	r17
 388:	cf 93       	push	r28
 38a:	df 93       	push	r29
 38c:	8c 01       	movw	r16, r24
 38e:	18 16       	cp	r1, r24
 390:	19 06       	cpc	r1, r25
 392:	0c f0       	brlt	.+2      	; 0x396 <clockwise+0x16>
 394:	4b c0       	rjmp	.+150    	; 0x42c <clockwise+0xac>
 396:	c0 e0       	ldi	r28, 0x00	; 0
 398:	d0 e0       	ldi	r29, 0x00	; 0
 39a:	0f 2e       	mov	r0, r31
 39c:	f4 e1       	ldi	r31, 0x14	; 20
 39e:	ef 2e       	mov	r14, r31
 3a0:	f1 2c       	mov	r15, r1
 3a2:	f0 2d       	mov	r31, r0
 3a4:	80 91 10 01 	lds	r24, 0x0110
 3a8:	90 91 11 01 	lds	r25, 0x0111
 3ac:	01 96       	adiw	r24, 0x01	; 1
 3ae:	90 93 11 01 	sts	0x0111, r25
 3b2:	80 93 10 01 	sts	0x0110, r24
 3b6:	80 91 10 01 	lds	r24, 0x0110
 3ba:	90 91 11 01 	lds	r25, 0x0111
 3be:	04 97       	sbiw	r24, 0x04	; 4
 3c0:	24 f0       	brlt	.+8      	; 0x3ca <clockwise+0x4a>
 3c2:	10 92 11 01 	sts	0x0111, r1
 3c6:	10 92 10 01 	sts	0x0110, r1
 3ca:	e0 91 10 01 	lds	r30, 0x0110
 3ce:	f0 91 11 01 	lds	r31, 0x0111
 3d2:	ea 5f       	subi	r30, 0xFA	; 250
 3d4:	fe 4f       	sbci	r31, 0xFE	; 254
 3d6:	80 81       	ld	r24, Z
 3d8:	82 b9       	out	0x02, r24	; 2
 3da:	c7 01       	movw	r24, r14
 3dc:	88 df       	rcall	.-240    	; 0x2ee <timerCount>
 3de:	ce 30       	cpi	r28, 0x0E	; 14
 3e0:	d1 05       	cpc	r29, r1
 3e2:	1c f4       	brge	.+6      	; 0x3ea <clockwise+0x6a>
 3e4:	81 e0       	ldi	r24, 0x01	; 1
 3e6:	e8 1a       	sub	r14, r24
 3e8:	f1 08       	sbc	r15, r1
 3ea:	c8 01       	movw	r24, r16
 3ec:	8c 1b       	sub	r24, r28
 3ee:	9d 0b       	sbc	r25, r29
 3f0:	0e 97       	sbiw	r24, 0x0e	; 14
 3f2:	1c f4       	brge	.+6      	; 0x3fa <clockwise+0x7a>
 3f4:	8f ef       	ldi	r24, 0xFF	; 255
 3f6:	e8 1a       	sub	r14, r24
 3f8:	f8 0a       	sbc	r15, r24
 3fa:	80 91 12 01 	lds	r24, 0x0112
 3fe:	90 91 13 01 	lds	r25, 0x0113
 402:	01 96       	adiw	r24, 0x01	; 1
 404:	90 93 13 01 	sts	0x0113, r25
 408:	80 93 12 01 	sts	0x0112, r24
 40c:	80 91 12 01 	lds	r24, 0x0112
 410:	90 91 13 01 	lds	r25, 0x0113
 414:	89 3c       	cpi	r24, 0xC9	; 201
 416:	91 05       	cpc	r25, r1
 418:	24 f0       	brlt	.+8      	; 0x422 <clockwise+0xa2>
 41a:	10 92 13 01 	sts	0x0113, r1
 41e:	10 92 12 01 	sts	0x0112, r1
 422:	21 96       	adiw	r28, 0x01	; 1
 424:	c0 17       	cp	r28, r16
 426:	d1 07       	cpc	r29, r17
 428:	09 f0       	breq	.+2      	; 0x42c <clockwise+0xac>
 42a:	bc cf       	rjmp	.-136    	; 0x3a4 <clockwise+0x24>
 42c:	df 91       	pop	r29
 42e:	cf 91       	pop	r28
 430:	1f 91       	pop	r17
 432:	0f 91       	pop	r16
 434:	ff 90       	pop	r15
 436:	ef 90       	pop	r14
 438:	08 95       	ret

0000043a <main>:
//volatile uint8_t pos = 0;								//value of the stepper position - 1 - white, 2 - black, 3 - steel , 4 - alu


int main(){

	DDRB = 0x8F; 	//SET PORT B LOWER 4 BITS TO OUTPUT, WITH PB4,PB5,PB6 TO INPUT, AND PB7 TO OUTPUT
 43a:	8f e8       	ldi	r24, 0x8F	; 143
 43c:	84 b9       	out	0x04, r24	; 4
	DDRC = 0xFF;	//SET ALL OF THE PORT C TO OUTPUT BITS
 43e:	8f ef       	ldi	r24, 0xFF	; 255
 440:	87 b9       	out	0x07, r24	; 7
	DDRD = 0xF0;	//SET ALL OF THE PORT D TO OUTPUT BITS
 442:	80 ef       	ldi	r24, 0xF0	; 240
 444:	8a b9       	out	0x0a, r24	; 10
	DDRF = 0x00;	//SET ALL OF PORT F TO INPUT BITS
 446:	10 ba       	out	0x10, r1	; 16
	
	
	cli();				//Disable Global interrupts
 448:	f8 94       	cli
	setupPWM();			//Run the PWM setup Function below
 44a:	b8 de       	rcall	.-656    	; 0x1bc <setupPWM>
	setupADC();			//Run the ADC Setup Function below
 44c:	be de       	rcall	.-644    	; 0x1ca <setupADC>
	
	setupInterrupt();	//Sets up all the interrupts
 44e:	42 de       	rcall	.-892    	; 0xd4 <setupInterrupt>
	sei();				//Enable global interrupts
 450:	78 94       	sei
	StepperHome();		//brings the stepper to position
 452:	70 df       	rcall	.-288    	; 0x334 <StepperHome>
	PORTB = dcDrive[1];
 454:	84 e0       	ldi	r24, 0x04	; 4
 456:	85 b9       	out	0x05, r24	; 5
* DESC: initializes the linked queue to 'NULL' status
* INPUT: the head and tail pointers by reference
*/

void setup(link **h,link **t){
	*h = NULL;		/* Point the head to NOTHING (NULL) */
 458:	10 92 19 01 	sts	0x0119, r1
 45c:	10 92 18 01 	sts	0x0118, r1
	*t = NULL;		/* Point the tail to NOTHING (NULL) */
 460:	10 92 17 01 	sts	0x0117, r1
 464:	10 92 16 01 	sts	0x0116, r1
	sei();				//Enable global interrupts
	StepperHome();		//brings the stepper to position
	PORTB = dcDrive[1];
	
	setup(&head,&tail);
	newcylinder =NULL;
 468:	10 92 1e 01 	sts	0x011E, r1
 46c:	10 92 1d 01 	sts	0x011D, r1
	rtncylinder=NULL;
 470:	10 92 21 01 	sts	0x0121, r1
 474:	10 92 20 01 	sts	0x0120, r1
// 			else if (lowVal2<white_max && lowVal2>whie_min){//WHITE
// 				newcylinder->e.itemCode=3;
// 			}//if
// 			else newcylinder->e.itemCode=5;
			
			newcylinder->e.itemCode=4;
 478:	14 e0       	ldi	r17, 0x04	; 4
			free(newcylinder);
									
			dequeue(&head,&tail,&rtncylinder);
			PORTC=rtncylinder->e.itemCode;
			stepperpos(4);
			stepper_flag=1;
 47a:	c1 e0       	ldi	r28, 0x01	; 1
 47c:	d0 e0       	ldi	r29, 0x00	; 0
	setup(&head,&tail);
	newcylinder =NULL;
	rtncylinder=NULL;
	while(1){
	
	if(Status_flag>0){
 47e:	80 91 0e 01 	lds	r24, 0x010E
 482:	90 91 0f 01 	lds	r25, 0x010F
 486:	18 16       	cp	r1, r24
 488:	19 06       	cpc	r1, r25
 48a:	cc f7       	brge	.-14     	; 0x47e <main+0x44>
			stepper_flag =0;
 48c:	10 92 0b 01 	sts	0x010B, r1
 490:	10 92 0a 01 	sts	0x010A, r1
 			initLink(&newcylinder);							//Initialize the newcylinder
 494:	8d e1       	ldi	r24, 0x1D	; 29
 496:	91 e0       	ldi	r25, 0x01	; 1
 498:	e8 de       	rcall	.-560    	; 0x26a <initLink>
// 			else if (lowVal2<white_max && lowVal2>whie_min){//WHITE
// 				newcylinder->e.itemCode=3;
// 			}//if
// 			else newcylinder->e.itemCode=5;
			
			newcylinder->e.itemCode=4;
 49a:	e0 91 1d 01 	lds	r30, 0x011D
 49e:	f0 91 1e 01 	lds	r31, 0x011E
 4a2:	10 83       	st	Z, r17
			enqueue(&head,&tail,&newcylinder);				//enqueues the new cylinder
 4a4:	4d e1       	ldi	r20, 0x1D	; 29
 4a6:	51 e0       	ldi	r21, 0x01	; 1
 4a8:	66 e1       	ldi	r22, 0x16	; 22
 4aa:	71 e0       	ldi	r23, 0x01	; 1
 4ac:	88 e1       	ldi	r24, 0x18	; 24
 4ae:	91 e0       	ldi	r25, 0x01	; 1
 4b0:	ea de       	rcall	.-556    	; 0x286 <enqueue>
			/*PORTC|=(head->e.itemCode);*/
			free(newcylinder);
 4b2:	80 91 1d 01 	lds	r24, 0x011D
 4b6:	90 91 1e 01 	lds	r25, 0x011E
 4ba:	c7 d0       	rcall	.+398    	; 0x64a <free>
									
			dequeue(&head,&tail,&rtncylinder);
 4bc:	40 e2       	ldi	r20, 0x20	; 32
 4be:	51 e0       	ldi	r21, 0x01	; 1
 4c0:	66 e1       	ldi	r22, 0x16	; 22
 4c2:	71 e0       	ldi	r23, 0x01	; 1
 4c4:	88 e1       	ldi	r24, 0x18	; 24
 4c6:	91 e0       	ldi	r25, 0x01	; 1
 4c8:	fc de       	rcall	.-520    	; 0x2c2 <dequeue>
			PORTC=rtncylinder->e.itemCode;
 4ca:	e0 91 20 01 	lds	r30, 0x0120
 4ce:	f0 91 21 01 	lds	r31, 0x0121
 4d2:	80 81       	ld	r24, Z
 4d4:	88 b9       	out	0x08, r24	; 8

/**************************************************************************************/
/*****************************Stepper Motor Clockwise**********************************/
/**************************************************************************************/
void stepperpos(int pos){
		clockwise(50*pos);
 4d6:	88 ec       	ldi	r24, 0xC8	; 200
 4d8:	90 e0       	ldi	r25, 0x00	; 0
 4da:	52 df       	rcall	.-348    	; 0x380 <clockwise>
			free(newcylinder);
									
			dequeue(&head,&tail,&rtncylinder);
			PORTC=rtncylinder->e.itemCode;
			stepperpos(4);
			stepper_flag=1;
 4dc:	d0 93 0b 01 	sts	0x010B, r29
 4e0:	c0 93 0a 01 	sts	0x010A, r28
			PORTB = dcDrive[1];
 4e4:	15 b9       	out	0x05, r17	; 5
			free(rtncylinder);
 4e6:	80 91 20 01 	lds	r24, 0x0120
 4ea:	90 91 21 01 	lds	r25, 0x0121
 4ee:	ad d0       	rcall	.+346    	; 0x64a <free>
			Status_flag--;
 4f0:	80 91 0e 01 	lds	r24, 0x010E
 4f4:	90 91 0f 01 	lds	r25, 0x010F
 4f8:	01 97       	sbiw	r24, 0x01	; 1
 4fa:	90 93 0f 01 	sts	0x010F, r25
 4fe:	80 93 0e 01 	sts	0x010E, r24
			if(Status_flag<0) Status_flag=0;
 502:	80 91 0e 01 	lds	r24, 0x010E
 506:	90 91 0f 01 	lds	r25, 0x010F
 50a:	99 23       	and	r25, r25
 50c:	0c f0       	brlt	.+2      	; 0x510 <main+0xd6>
 50e:	b7 cf       	rjmp	.-146    	; 0x47e <main+0x44>
 510:	10 92 0f 01 	sts	0x010F, r1
 514:	10 92 0e 01 	sts	0x010E, r1
 518:	b2 cf       	rjmp	.-156    	; 0x47e <main+0x44>

0000051a <malloc>:
 51a:	cf 93       	push	r28
 51c:	df 93       	push	r29
 51e:	82 30       	cpi	r24, 0x02	; 2
 520:	91 05       	cpc	r25, r1
 522:	10 f4       	brcc	.+4      	; 0x528 <malloc+0xe>
 524:	82 e0       	ldi	r24, 0x02	; 2
 526:	90 e0       	ldi	r25, 0x00	; 0
 528:	e0 91 24 01 	lds	r30, 0x0124
 52c:	f0 91 25 01 	lds	r31, 0x0125
 530:	20 e0       	ldi	r18, 0x00	; 0
 532:	30 e0       	ldi	r19, 0x00	; 0
 534:	a0 e0       	ldi	r26, 0x00	; 0
 536:	b0 e0       	ldi	r27, 0x00	; 0
 538:	30 97       	sbiw	r30, 0x00	; 0
 53a:	39 f1       	breq	.+78     	; 0x58a <malloc+0x70>
 53c:	40 81       	ld	r20, Z
 53e:	51 81       	ldd	r21, Z+1	; 0x01
 540:	48 17       	cp	r20, r24
 542:	59 07       	cpc	r21, r25
 544:	b8 f0       	brcs	.+46     	; 0x574 <malloc+0x5a>
 546:	48 17       	cp	r20, r24
 548:	59 07       	cpc	r21, r25
 54a:	71 f4       	brne	.+28     	; 0x568 <malloc+0x4e>
 54c:	82 81       	ldd	r24, Z+2	; 0x02
 54e:	93 81       	ldd	r25, Z+3	; 0x03
 550:	10 97       	sbiw	r26, 0x00	; 0
 552:	29 f0       	breq	.+10     	; 0x55e <malloc+0x44>
 554:	13 96       	adiw	r26, 0x03	; 3
 556:	9c 93       	st	X, r25
 558:	8e 93       	st	-X, r24
 55a:	12 97       	sbiw	r26, 0x02	; 2
 55c:	2c c0       	rjmp	.+88     	; 0x5b6 <malloc+0x9c>
 55e:	90 93 25 01 	sts	0x0125, r25
 562:	80 93 24 01 	sts	0x0124, r24
 566:	27 c0       	rjmp	.+78     	; 0x5b6 <malloc+0x9c>
 568:	21 15       	cp	r18, r1
 56a:	31 05       	cpc	r19, r1
 56c:	31 f0       	breq	.+12     	; 0x57a <malloc+0x60>
 56e:	42 17       	cp	r20, r18
 570:	53 07       	cpc	r21, r19
 572:	18 f0       	brcs	.+6      	; 0x57a <malloc+0x60>
 574:	a9 01       	movw	r20, r18
 576:	db 01       	movw	r26, r22
 578:	01 c0       	rjmp	.+2      	; 0x57c <malloc+0x62>
 57a:	ef 01       	movw	r28, r30
 57c:	9a 01       	movw	r18, r20
 57e:	bd 01       	movw	r22, r26
 580:	df 01       	movw	r26, r30
 582:	02 80       	ldd	r0, Z+2	; 0x02
 584:	f3 81       	ldd	r31, Z+3	; 0x03
 586:	e0 2d       	mov	r30, r0
 588:	d7 cf       	rjmp	.-82     	; 0x538 <malloc+0x1e>
 58a:	21 15       	cp	r18, r1
 58c:	31 05       	cpc	r19, r1
 58e:	f9 f0       	breq	.+62     	; 0x5ce <malloc+0xb4>
 590:	28 1b       	sub	r18, r24
 592:	39 0b       	sbc	r19, r25
 594:	24 30       	cpi	r18, 0x04	; 4
 596:	31 05       	cpc	r19, r1
 598:	80 f4       	brcc	.+32     	; 0x5ba <malloc+0xa0>
 59a:	8a 81       	ldd	r24, Y+2	; 0x02
 59c:	9b 81       	ldd	r25, Y+3	; 0x03
 59e:	61 15       	cp	r22, r1
 5a0:	71 05       	cpc	r23, r1
 5a2:	21 f0       	breq	.+8      	; 0x5ac <malloc+0x92>
 5a4:	fb 01       	movw	r30, r22
 5a6:	93 83       	std	Z+3, r25	; 0x03
 5a8:	82 83       	std	Z+2, r24	; 0x02
 5aa:	04 c0       	rjmp	.+8      	; 0x5b4 <malloc+0x9a>
 5ac:	90 93 25 01 	sts	0x0125, r25
 5b0:	80 93 24 01 	sts	0x0124, r24
 5b4:	fe 01       	movw	r30, r28
 5b6:	32 96       	adiw	r30, 0x02	; 2
 5b8:	44 c0       	rjmp	.+136    	; 0x642 <malloc+0x128>
 5ba:	fe 01       	movw	r30, r28
 5bc:	e2 0f       	add	r30, r18
 5be:	f3 1f       	adc	r31, r19
 5c0:	81 93       	st	Z+, r24
 5c2:	91 93       	st	Z+, r25
 5c4:	22 50       	subi	r18, 0x02	; 2
 5c6:	31 09       	sbc	r19, r1
 5c8:	39 83       	std	Y+1, r19	; 0x01
 5ca:	28 83       	st	Y, r18
 5cc:	3a c0       	rjmp	.+116    	; 0x642 <malloc+0x128>
 5ce:	20 91 22 01 	lds	r18, 0x0122
 5d2:	30 91 23 01 	lds	r19, 0x0123
 5d6:	23 2b       	or	r18, r19
 5d8:	41 f4       	brne	.+16     	; 0x5ea <malloc+0xd0>
 5da:	20 91 02 01 	lds	r18, 0x0102
 5de:	30 91 03 01 	lds	r19, 0x0103
 5e2:	30 93 23 01 	sts	0x0123, r19
 5e6:	20 93 22 01 	sts	0x0122, r18
 5ea:	20 91 00 01 	lds	r18, 0x0100
 5ee:	30 91 01 01 	lds	r19, 0x0101
 5f2:	21 15       	cp	r18, r1
 5f4:	31 05       	cpc	r19, r1
 5f6:	41 f4       	brne	.+16     	; 0x608 <malloc+0xee>
 5f8:	2d b7       	in	r18, 0x3d	; 61
 5fa:	3e b7       	in	r19, 0x3e	; 62
 5fc:	40 91 04 01 	lds	r20, 0x0104
 600:	50 91 05 01 	lds	r21, 0x0105
 604:	24 1b       	sub	r18, r20
 606:	35 0b       	sbc	r19, r21
 608:	e0 91 22 01 	lds	r30, 0x0122
 60c:	f0 91 23 01 	lds	r31, 0x0123
 610:	e2 17       	cp	r30, r18
 612:	f3 07       	cpc	r31, r19
 614:	a0 f4       	brcc	.+40     	; 0x63e <malloc+0x124>
 616:	2e 1b       	sub	r18, r30
 618:	3f 0b       	sbc	r19, r31
 61a:	28 17       	cp	r18, r24
 61c:	39 07       	cpc	r19, r25
 61e:	78 f0       	brcs	.+30     	; 0x63e <malloc+0x124>
 620:	ac 01       	movw	r20, r24
 622:	4e 5f       	subi	r20, 0xFE	; 254
 624:	5f 4f       	sbci	r21, 0xFF	; 255
 626:	24 17       	cp	r18, r20
 628:	35 07       	cpc	r19, r21
 62a:	48 f0       	brcs	.+18     	; 0x63e <malloc+0x124>
 62c:	4e 0f       	add	r20, r30
 62e:	5f 1f       	adc	r21, r31
 630:	50 93 23 01 	sts	0x0123, r21
 634:	40 93 22 01 	sts	0x0122, r20
 638:	81 93       	st	Z+, r24
 63a:	91 93       	st	Z+, r25
 63c:	02 c0       	rjmp	.+4      	; 0x642 <malloc+0x128>
 63e:	e0 e0       	ldi	r30, 0x00	; 0
 640:	f0 e0       	ldi	r31, 0x00	; 0
 642:	cf 01       	movw	r24, r30
 644:	df 91       	pop	r29
 646:	cf 91       	pop	r28
 648:	08 95       	ret

0000064a <free>:
 64a:	cf 93       	push	r28
 64c:	df 93       	push	r29
 64e:	00 97       	sbiw	r24, 0x00	; 0
 650:	09 f4       	brne	.+2      	; 0x654 <free+0xa>
 652:	87 c0       	rjmp	.+270    	; 0x762 <free+0x118>
 654:	fc 01       	movw	r30, r24
 656:	32 97       	sbiw	r30, 0x02	; 2
 658:	13 82       	std	Z+3, r1	; 0x03
 65a:	12 82       	std	Z+2, r1	; 0x02
 65c:	c0 91 24 01 	lds	r28, 0x0124
 660:	d0 91 25 01 	lds	r29, 0x0125
 664:	20 97       	sbiw	r28, 0x00	; 0
 666:	81 f4       	brne	.+32     	; 0x688 <free+0x3e>
 668:	20 81       	ld	r18, Z
 66a:	31 81       	ldd	r19, Z+1	; 0x01
 66c:	28 0f       	add	r18, r24
 66e:	39 1f       	adc	r19, r25
 670:	80 91 22 01 	lds	r24, 0x0122
 674:	90 91 23 01 	lds	r25, 0x0123
 678:	82 17       	cp	r24, r18
 67a:	93 07       	cpc	r25, r19
 67c:	79 f5       	brne	.+94     	; 0x6dc <free+0x92>
 67e:	f0 93 23 01 	sts	0x0123, r31
 682:	e0 93 22 01 	sts	0x0122, r30
 686:	6d c0       	rjmp	.+218    	; 0x762 <free+0x118>
 688:	de 01       	movw	r26, r28
 68a:	20 e0       	ldi	r18, 0x00	; 0
 68c:	30 e0       	ldi	r19, 0x00	; 0
 68e:	ae 17       	cp	r26, r30
 690:	bf 07       	cpc	r27, r31
 692:	50 f4       	brcc	.+20     	; 0x6a8 <free+0x5e>
 694:	12 96       	adiw	r26, 0x02	; 2
 696:	4d 91       	ld	r20, X+
 698:	5c 91       	ld	r21, X
 69a:	13 97       	sbiw	r26, 0x03	; 3
 69c:	9d 01       	movw	r18, r26
 69e:	41 15       	cp	r20, r1
 6a0:	51 05       	cpc	r21, r1
 6a2:	09 f1       	breq	.+66     	; 0x6e6 <free+0x9c>
 6a4:	da 01       	movw	r26, r20
 6a6:	f3 cf       	rjmp	.-26     	; 0x68e <free+0x44>
 6a8:	b3 83       	std	Z+3, r27	; 0x03
 6aa:	a2 83       	std	Z+2, r26	; 0x02
 6ac:	40 81       	ld	r20, Z
 6ae:	51 81       	ldd	r21, Z+1	; 0x01
 6b0:	84 0f       	add	r24, r20
 6b2:	95 1f       	adc	r25, r21
 6b4:	8a 17       	cp	r24, r26
 6b6:	9b 07       	cpc	r25, r27
 6b8:	71 f4       	brne	.+28     	; 0x6d6 <free+0x8c>
 6ba:	8d 91       	ld	r24, X+
 6bc:	9c 91       	ld	r25, X
 6be:	11 97       	sbiw	r26, 0x01	; 1
 6c0:	84 0f       	add	r24, r20
 6c2:	95 1f       	adc	r25, r21
 6c4:	02 96       	adiw	r24, 0x02	; 2
 6c6:	91 83       	std	Z+1, r25	; 0x01
 6c8:	80 83       	st	Z, r24
 6ca:	12 96       	adiw	r26, 0x02	; 2
 6cc:	8d 91       	ld	r24, X+
 6ce:	9c 91       	ld	r25, X
 6d0:	13 97       	sbiw	r26, 0x03	; 3
 6d2:	93 83       	std	Z+3, r25	; 0x03
 6d4:	82 83       	std	Z+2, r24	; 0x02
 6d6:	21 15       	cp	r18, r1
 6d8:	31 05       	cpc	r19, r1
 6da:	29 f4       	brne	.+10     	; 0x6e6 <free+0x9c>
 6dc:	f0 93 25 01 	sts	0x0125, r31
 6e0:	e0 93 24 01 	sts	0x0124, r30
 6e4:	3e c0       	rjmp	.+124    	; 0x762 <free+0x118>
 6e6:	d9 01       	movw	r26, r18
 6e8:	13 96       	adiw	r26, 0x03	; 3
 6ea:	fc 93       	st	X, r31
 6ec:	ee 93       	st	-X, r30
 6ee:	12 97       	sbiw	r26, 0x02	; 2
 6f0:	4d 91       	ld	r20, X+
 6f2:	5d 91       	ld	r21, X+
 6f4:	a4 0f       	add	r26, r20
 6f6:	b5 1f       	adc	r27, r21
 6f8:	ea 17       	cp	r30, r26
 6fa:	fb 07       	cpc	r31, r27
 6fc:	79 f4       	brne	.+30     	; 0x71c <free+0xd2>
 6fe:	80 81       	ld	r24, Z
 700:	91 81       	ldd	r25, Z+1	; 0x01
 702:	84 0f       	add	r24, r20
 704:	95 1f       	adc	r25, r21
 706:	02 96       	adiw	r24, 0x02	; 2
 708:	d9 01       	movw	r26, r18
 70a:	11 96       	adiw	r26, 0x01	; 1
 70c:	9c 93       	st	X, r25
 70e:	8e 93       	st	-X, r24
 710:	82 81       	ldd	r24, Z+2	; 0x02
 712:	93 81       	ldd	r25, Z+3	; 0x03
 714:	13 96       	adiw	r26, 0x03	; 3
 716:	9c 93       	st	X, r25
 718:	8e 93       	st	-X, r24
 71a:	12 97       	sbiw	r26, 0x02	; 2
 71c:	e0 e0       	ldi	r30, 0x00	; 0
 71e:	f0 e0       	ldi	r31, 0x00	; 0
 720:	8a 81       	ldd	r24, Y+2	; 0x02
 722:	9b 81       	ldd	r25, Y+3	; 0x03
 724:	00 97       	sbiw	r24, 0x00	; 0
 726:	19 f0       	breq	.+6      	; 0x72e <free+0xe4>
 728:	fe 01       	movw	r30, r28
 72a:	ec 01       	movw	r28, r24
 72c:	f9 cf       	rjmp	.-14     	; 0x720 <free+0xd6>
 72e:	ce 01       	movw	r24, r28
 730:	02 96       	adiw	r24, 0x02	; 2
 732:	28 81       	ld	r18, Y
 734:	39 81       	ldd	r19, Y+1	; 0x01
 736:	82 0f       	add	r24, r18
 738:	93 1f       	adc	r25, r19
 73a:	20 91 22 01 	lds	r18, 0x0122
 73e:	30 91 23 01 	lds	r19, 0x0123
 742:	28 17       	cp	r18, r24
 744:	39 07       	cpc	r19, r25
 746:	69 f4       	brne	.+26     	; 0x762 <free+0x118>
 748:	30 97       	sbiw	r30, 0x00	; 0
 74a:	29 f4       	brne	.+10     	; 0x756 <free+0x10c>
 74c:	10 92 25 01 	sts	0x0125, r1
 750:	10 92 24 01 	sts	0x0124, r1
 754:	02 c0       	rjmp	.+4      	; 0x75a <free+0x110>
 756:	13 82       	std	Z+3, r1	; 0x03
 758:	12 82       	std	Z+2, r1	; 0x02
 75a:	d0 93 23 01 	sts	0x0123, r29
 75e:	c0 93 22 01 	sts	0x0122, r28
 762:	df 91       	pop	r29
 764:	cf 91       	pop	r28
 766:	08 95       	ret

00000768 <_exit>:
 768:	f8 94       	cli

0000076a <__stop_program>:
 76a:	ff cf       	rjmp	.-2      	; 0x76a <__stop_program>
