wb_dma_ch_pri_enc/wire_pri27_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.262005 -0.173067 0.127962 0.193485 0.670955 1.133101 1.485046 0.100402 2.147099 1.117724 -0.879412 -4.028701 -2.294312 0.559471 3.828369 0.701118 -1.904626 0.499165 1.008332 -3.960590
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.579304 1.424735 -1.199505 0.216104 0.933049 -3.404984 2.237997 -0.884741 3.878888 1.975963 2.936313 -0.929337 -0.590035 -1.328948 1.151711 1.481260 0.824488 1.870781 -0.379252 0.063142
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.182285 -2.392473 -1.016933 2.224475 -2.945581 -0.577404 3.231003 -1.143050 -1.503681 -2.615905 0.180619 1.477739 -1.847166 1.399053 -0.120579 -2.805188 -0.358124 1.827915 -0.617968 -2.435930
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_rf/assign_1_ch_adr0 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_rf/reg_ch_busy 0.568988 -0.655052 -2.638026 -3.055682 -1.107389 -1.948996 -0.151873 -3.173789 1.647062 -2.819231 0.638807 0.237303 1.916090 -2.097992 -1.232495 -2.052630 -2.555652 -0.492817 0.065253 3.890718
wb_dma_wb_slv/always_5 -1.130985 1.225145 0.751723 1.809081 -1.487860 -1.529306 -2.917837 3.984815 0.332482 -1.700906 2.778733 -0.904355 -0.199307 -3.369914 2.049874 1.746297 -2.688514 -0.928465 1.126866 0.798897
wb_dma_wb_slv/always_4 -1.631549 3.652983 3.778672 2.155208 -0.546202 -0.896434 -2.876618 4.484672 -1.533791 -0.270806 1.182002 -1.609935 0.479075 -4.128575 3.814285 1.216023 -1.165510 -2.734094 0.259016 -5.659455
wb_dma_wb_slv/always_3 -2.546703 -0.791054 2.626208 1.411387 -2.632192 2.793759 1.495893 -1.525525 -4.654754 0.576919 1.562933 2.543242 1.150436 -0.137798 2.910172 -2.346231 -0.464060 0.080464 -1.828413 -3.059875
wb_dma_wb_slv/always_1 0.397381 4.205148 3.677640 0.053294 0.245362 -4.970946 -0.041768 4.575867 -1.510464 -0.858414 1.557293 2.212736 0.970255 -4.968045 2.492596 -2.873971 1.490196 -1.193781 1.021320 -4.396283
wb_dma_ch_sel/always_44/case_1/cond -1.571086 -2.499764 1.761387 3.761029 1.163546 0.267151 -3.155465 -0.185828 -1.408496 -3.145586 1.306303 0.196186 -1.401752 -2.567991 -1.136418 -2.239215 -0.999726 0.907371 -0.136715 -2.572233
wb_dma_rf/wire_ch0_csr 0.416650 0.834358 -1.154031 -5.091316 1.906404 -1.095888 -0.776181 2.235543 0.639584 4.088790 2.800404 2.780560 5.279459 -1.748839 4.226702 0.384630 1.006560 0.711532 -0.271210 3.528725
wb_dma_de/wire_done 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_pri_enc/wire_pri11_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.465360 1.344350 -4.059307 -3.019666 -2.069024 0.592590 4.221955 0.967151 0.902026 -0.337030 -0.748398 0.320796 1.075406 1.425963 1.728028 0.184276 -0.215108 1.538820 0.010959 4.257863
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.885527 -2.520477 -3.429450 0.733635 -1.759850 2.616168 3.663620 -0.170662 -0.852824 -1.888542 -0.713258 -0.317311 -0.765491 1.229941 0.555856 -0.886465 -1.515208 2.287958 0.765285 0.922731
wb_dma_de/always_13/stmt_1 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma_de/always_4/if_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_arb/input_req -0.984046 -2.841760 -0.892825 3.532809 -2.996004 1.749473 0.964729 -0.254731 -5.050792 0.762694 0.591523 2.807921 -1.122434 2.130967 3.489954 -0.752272 -0.011445 1.226918 -1.336881 0.156778
wb_dma_wb_mast/input_mast_din -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma_ch_pri_enc/wire_pri20_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_rf/always_26/if_1/if_1 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.135814 -0.599988 -0.530806 -1.402331 1.889490 -1.804254 -1.557830 2.440919 2.309579 -2.879175 -1.805009 -1.767043 -0.973373 -0.567777 -1.545016 -0.299810 -0.909749 -0.476764 1.524569 -2.065836
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma_ch_sel/wire_ch_sel 0.601377 -0.579195 -1.551078 2.705667 -1.258739 -0.859588 0.762487 -3.384415 -1.733722 1.265233 3.087084 3.063759 2.123464 -0.984923 2.092126 -3.205179 0.814899 2.125877 -3.478636 2.097875
wb_dma_rf/inst_u19 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u18 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u17 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u16 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u15 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u14 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u13 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u12 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u11 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u10 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -1.111583 2.033661 -4.303164 -0.847417 -1.739670 -0.521365 1.222494 2.598348 0.079489 -2.944625 -0.365721 2.348094 4.194470 -1.531657 -1.905091 3.451669 0.622202 0.157496 -5.012621 -0.644385
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -3.546571 -3.112915 0.666849 0.437082 0.778255 1.935568 -0.006382 0.056699 0.148941 0.152377 2.316636 -0.165369 -1.210734 0.173924 -0.402106 6.340737 -2.033918 -0.301584 -1.157845 -6.132025
wb_dma/input_wb1_ack_i 0.441182 -0.394007 0.236280 -0.000113 -1.340390 -2.554993 0.541477 2.281936 -0.258713 -1.028020 0.398730 2.821523 -1.857033 1.419062 0.385854 1.155625 0.396384 -0.668416 0.244784 0.856300
wb_dma/wire_slv0_we -1.773436 0.655723 0.302428 2.027411 -3.780510 2.772939 0.977517 -1.247775 -4.022157 0.710431 1.367080 1.732419 2.488731 0.475754 3.409800 -2.067075 -0.390627 0.104097 -3.337905 -0.344593
wb_dma_ch_rf/reg_ch_sz_inf 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_ch_rf -0.477610 2.314650 0.456331 2.416923 -0.921669 0.958138 -0.351157 -1.762652 -0.490102 1.140618 2.668648 0.427775 3.116471 -1.503375 0.589231 -1.198379 0.643219 0.452065 -3.427847 -0.085749
wb_dma_ch_sel/wire_gnt_p1_d 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.833495 0.894626 -3.340225 0.150407 -0.538441 2.757944 1.907849 -1.339077 1.675910 0.850513 -1.198861 -3.635979 0.612710 0.987413 4.113350 -0.713455 -1.709178 1.532688 -1.767882 0.184702
wb_dma_ch_sel/input_ch1_txsz 0.793294 -0.322029 0.971252 -2.946947 0.584302 -1.820871 2.799734 2.115269 1.471582 0.141987 -1.462412 -0.740000 -2.356274 1.009319 1.982948 0.080614 0.065688 0.431735 2.261748 -4.083202
wb_dma/wire_ch3_txsz -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_sel/assign_7_pri2 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_pri_enc/inst_u30 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/assign_3_dma_nd -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_rf/assign_6_pointer 0.082858 -0.256253 -4.910221 3.549039 3.985456 0.423392 1.636682 1.268759 -1.113277 -2.244494 -3.857284 -0.113812 0.628264 -2.198811 1.030807 -1.071497 1.288051 -0.117100 -0.681374 -3.977376
wb_dma_ch_rf/wire_ch_adr0_dewe -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_pri_enc/always_2/if_1/cond 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_sel/input_ch0_txsz 0.856754 0.738074 -2.788710 -1.111351 0.444020 1.215616 0.755524 0.321880 2.833383 1.968192 -0.573224 -3.683830 0.288972 0.975337 4.463845 1.476508 -1.627407 0.942102 -0.841415 0.132468
wb_dma_ch_sel/always_2 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/always_3 -1.166474 -1.839393 -2.907135 1.385679 -1.275534 3.984509 2.742784 1.693062 -1.401432 0.680637 -0.052706 -0.734763 -0.529005 2.079862 3.693584 0.263499 -0.987034 3.304801 -0.556490 0.510557
wb_dma_rf/input_de_txsz_we 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_sel/assign_145_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_de/always_3/if_1/if_1/cond -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_rf/always_1/case_1 2.319222 2.575814 -2.046679 -0.139245 1.247954 -1.194451 -0.723420 1.811916 1.184580 -5.163641 -1.681970 -0.306429 -0.277804 -1.861811 -1.996326 -1.646498 0.952459 0.316382 -0.909266 0.967103
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.049415 -0.143931 -0.280365 -0.916989 0.182498 -4.049700 -0.476078 -0.956792 2.457671 -2.239877 1.015377 -1.190511 -0.276631 -3.599746 0.155026 1.485591 -2.633380 -3.127029 1.767851 -2.025661
wb_dma_ch_sel/assign_99_valid/expr_1 -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_wb_slv/reg_slv_adr 0.397381 4.205148 3.677640 0.053294 0.245362 -4.970946 -0.041768 4.575867 -1.510464 -0.858414 1.557293 2.212736 0.970255 -4.968045 2.492596 -2.873971 1.490196 -1.193781 1.021320 -4.396283
wb_dma_ch_sel/assign_8_pri2 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_wb_mast/wire_wb_cyc_o 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_paused 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.568988 -0.655052 -2.638026 -3.055682 -1.107389 -1.948996 -0.151873 -3.173789 1.647062 -2.819231 0.638807 0.237303 1.916090 -2.097992 -1.232495 -2.052630 -2.555652 -0.492817 0.065253 3.890718
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/assign_67_dma_done_all -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.231787 0.992569 0.811871 2.577327 0.200572 0.281483 2.668128 -0.727488 -1.435244 3.117033 3.909548 2.631090 -1.021243 -1.283964 0.485415 1.974517 2.403245 2.888591 -0.525129 2.224655
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.639777 -3.283433 -1.416403 3.224342 -1.817146 2.441860 2.270764 -0.681603 -1.732526 -2.090010 0.130419 -0.106658 -1.459121 1.004982 0.837102 -2.046750 -1.405062 2.547535 -0.662968 -2.474858
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.964568 -0.732249 -0.637425 4.780493 -3.530985 2.854683 0.048937 1.993491 -3.377294 -0.548818 1.314933 0.116642 -0.315450 0.369270 2.886024 -0.137693 -1.502240 0.768080 -0.489651 0.495643
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_pri_enc/wire_pri14_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_39/case_1/stmt_1 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_rf/wire_ch6_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.392186 1.518070 -1.001455 -1.042765 -1.684400 -2.329138 -1.244872 5.781306 0.365310 -2.290194 1.653116 0.357058 0.379604 -1.737716 2.792988 0.489387 -1.677253 0.566434 0.301173 1.292465
wb_dma_wb_if/input_wb_we_i -2.330023 0.545931 2.126981 -2.271158 -2.165716 -3.260534 -1.006002 6.096843 0.713825 0.099465 3.023533 2.269239 0.711417 -0.748015 -0.871860 5.752095 -0.423343 -0.809026 0.060971 -2.235810
wb_dma_ch_sel/assign_141_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.652338 -2.052179 0.175512 -0.044130 0.724691 0.079624 -2.003497 4.751242 -1.752913 -0.149370 3.469136 2.614982 0.193171 -0.915127 0.931567 -0.652921 0.026103 3.556459 1.012306 3.665003
wb_dma_ch_sel_checker -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_ch_rf/reg_ch_dis 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_rf/wire_ch0_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_rf/wire_pointer_we -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_wb_slv/always_3/stmt_1 -2.546703 -0.791054 2.626208 1.411387 -2.632192 2.793759 1.495893 -1.525525 -4.654754 0.576919 1.562933 2.543242 1.150436 -0.137798 2.910172 -2.346231 -0.464060 0.080464 -1.828413 -3.059875
wb_dma_ch_rf/always_2/if_1/if_1 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_pri_enc_sub/assign_1_pri_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/input_ch0_adr0 -1.321578 -0.950762 1.054427 1.747963 3.368220 0.256784 -1.913456 1.350088 0.637338 -1.209186 1.742861 -0.873994 0.036121 -3.791685 0.119716 -0.767306 -0.539481 0.847899 1.456924 -1.873852
wb_dma_ch_sel/input_ch0_adr1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_wb_slv/assign_4 -0.398726 -0.311255 3.232924 -2.029162 0.187119 0.782614 -0.684268 2.183715 -0.229156 -4.551555 0.063801 1.812795 -3.287199 -2.058064 -1.804035 0.298489 -2.313102 -0.738199 3.389623 2.495861
wb_dma_wb_mast/input_wb_data_i -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.639777 -3.283433 -1.416403 3.224342 -1.817146 2.441860 2.270764 -0.681603 -1.732526 -2.090010 0.130419 -0.106658 -1.459121 1.004982 0.837102 -2.046750 -1.405062 2.547535 -0.662968 -2.474858
wb_dma_de/wire_adr1_cnt_next1 -0.893428 0.742707 -0.955630 -0.959569 -0.113222 3.221540 4.670869 2.681312 0.235706 -0.918261 0.268294 -0.619180 0.288356 -0.824229 -2.222377 0.103844 0.294093 2.637578 3.503853 2.311150
wb_dma_ch_sel/inst_u2 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/inst_u1 -2.338243 -2.959481 -1.218500 4.473551 0.229967 4.730557 1.491900 0.741515 -3.925014 1.719238 1.192037 1.229793 0.340297 0.015757 2.090305 -0.782754 0.478982 3.133369 0.341383 1.240791
wb_dma_ch_sel/inst_u0 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_adr0 -1.571086 -2.499764 1.761387 3.761029 1.163546 0.267151 -3.155465 -0.185828 -1.408496 -3.145586 1.306303 0.196186 -1.401752 -2.567991 -1.136418 -2.239215 -0.999726 0.907371 -0.136715 -2.572233
wb_dma/wire_adr1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_rf/assign_18_pointer_we -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_sel/wire_req_p0 -1.793857 -3.820072 -1.342243 3.610716 -1.266003 3.984700 -0.509079 -0.431313 -4.674770 1.129529 0.260695 1.348278 -0.787770 1.570947 3.591141 -0.471706 -0.971351 1.686650 -0.771350 1.499184
wb_dma_ch_sel/wire_req_p1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma/wire_ndnr -1.166474 -1.839393 -2.907135 1.385679 -1.275534 3.984509 2.742784 1.693062 -1.401432 0.680637 -0.052706 -0.734763 -0.529005 2.079862 3.693584 0.263499 -0.987034 3.304801 -0.556490 0.510557
wb_dma_de/reg_mast0_drdy_r -1.091217 -2.832112 1.685349 0.945137 1.438334 1.226689 -1.605406 2.640851 0.170133 1.932617 0.912969 -1.937800 -3.010252 0.962311 4.106306 1.237171 -1.363145 2.328356 0.997032 -3.015447
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_sel/assign_137_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_rf/wire_pointer2 -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_rf/wire_pointer3 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_rf/wire_pointer0 1.218873 0.607040 -4.706948 4.693634 1.977006 0.292187 0.881115 2.197672 -0.127591 -2.704092 -4.014767 -1.555352 -0.697319 -0.126949 0.759748 -1.430393 1.420947 0.933358 -1.609843 -2.834398
wb_dma_rf/wire_pointer1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_de/always_21/stmt_1 -1.091217 -2.832112 1.685349 0.945137 1.438334 1.226689 -1.605406 2.640851 0.170133 1.932617 0.912969 -1.937800 -3.010252 0.962311 4.106306 1.237171 -1.363145 2.328356 0.997032 -3.015447
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.216517 0.718299 -0.689181 1.837226 -0.527389 4.678028 3.756720 1.093162 -0.050602 1.325484 -0.225621 -3.205728 -2.111977 1.500391 5.630014 -0.546602 -1.397332 3.260602 -0.564401 -2.396295
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.136031 1.369791 -1.588676 -1.409193 -0.319378 -2.760774 -1.134180 3.800262 2.144119 -0.487079 0.402276 -1.456890 0.999310 -1.515739 4.003185 1.330903 -1.592243 -0.374193 -0.766788 -1.837800
wb_dma_ch_arb/input_advance -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_de/always_7/stmt_1 0.364616 -0.386554 -3.651145 -2.102133 0.042740 1.561728 0.627517 1.739582 1.727150 1.283615 0.193264 -1.601439 0.841520 1.337432 2.581998 1.533894 -1.109733 2.279316 -0.010645 4.013635
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_de/always_3/if_1/cond -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -1.652338 -2.052179 0.175512 -0.044130 0.724691 0.079624 -2.003497 4.751242 -1.752913 -0.149370 3.469136 2.614982 0.193171 -0.915127 0.931567 -0.652921 0.026103 3.556459 1.012306 3.665003
wb_dma_ch_sel/assign_101_valid -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_ch_sel/assign_98_valid -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_rf/wire_ch7_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_sel/reg_csr -1.351124 -0.781645 -2.008362 -2.675530 2.120893 -0.570434 -1.795939 5.418534 -0.265859 2.443016 0.965048 2.844759 3.921171 2.001948 2.305589 0.417285 2.390911 2.773741 -3.343537 -0.721941
wb_dma_de/reg_next_state 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -3.409077 -0.250923 -4.512741 -1.323970 3.124406 2.477155 1.127065 3.651637 -2.222062 -2.960633 -1.316154 3.428112 4.379425 -1.958415 1.233120 1.036987 0.622663 1.471472 -5.652757 -4.000863
wb_dma_de/always_11/stmt_1/expr_1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_rf/input_ptr_set -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/assign_12_pri3 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_de/assign_65_done/expr_1/expr_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.652338 -2.052179 0.175512 -0.044130 0.724691 0.079624 -2.003497 4.751242 -1.752913 -0.149370 3.469136 2.614982 0.193171 -0.915127 0.931567 -0.652921 0.026103 3.556459 1.012306 3.665003
assert_wb_dma_ch_sel/input_valid -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma/input_wb0_stb_i -1.130985 1.225145 0.751723 1.809081 -1.487860 -1.529306 -2.917837 3.984815 0.332482 -1.700906 2.778733 -0.904355 -0.199307 -3.369914 2.049874 1.746297 -2.688514 -0.928465 1.126866 0.798897
wb_dma/wire_ch1_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_rf/assign_5_pause_req 1.101761 -2.277750 -2.067979 -0.101860 0.516825 -6.078470 -0.042620 -2.591021 -0.532748 -0.075662 1.642769 4.158913 0.415339 -1.842327 1.319396 0.187842 0.351269 -1.811606 -0.854448 -0.127208
wb_dma_de/always_12/stmt_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_wb_if/wire_wb_ack_o 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_ch_rf/always_5/if_1/block_1 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_arb/assign_1_gnt -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_rf/input_dma_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma/wire_wb0_addr_o -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/assign_73_dma_busy/expr_1 1.404014 -2.367020 -2.886955 -2.400905 0.482293 -1.760216 -0.125713 -6.299300 1.123082 -1.854116 0.078342 0.150586 0.346612 -2.277016 1.637391 -2.866347 -3.255668 -0.358915 -0.716472 2.343921
wb_dma/input_dma_nd_i -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.327536 -1.776797 -1.015147 -0.051610 2.064242 -2.032995 -4.099235 -1.365797 4.002455 -0.434006 2.231076 -2.633750 0.769469 -2.698189 0.169799 0.999386 -2.784113 0.041701 -0.533656 0.144084
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.327536 -1.776797 -1.015147 -0.051610 2.064242 -2.032995 -4.099235 -1.365797 4.002455 -0.434006 2.231076 -2.633750 0.769469 -2.698189 0.169799 0.999386 -2.784113 0.041701 -0.533656 0.144084
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_3_pri0 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_de/always_23/block_1/stmt_8 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_de/always_23/block_1/stmt_1 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_de/always_23/block_1/stmt_2 -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_de/always_23/block_1/stmt_4 -0.377376 -2.335183 -1.802299 0.844041 2.781951 0.526828 -1.423826 -1.417070 1.232776 2.555047 0.640197 -1.561978 0.228235 -0.465705 4.377017 0.944080 -1.351834 0.734843 -1.304921 -1.235268
wb_dma_de/always_23/block_1/stmt_5 -2.398712 -0.954737 -2.621429 -1.370941 -0.382508 0.728821 -1.731906 6.603741 -2.096028 -1.143023 -1.126208 1.917268 1.940437 1.913744 3.298885 1.504290 0.115704 1.162124 -3.465471 -1.884252
wb_dma_de/always_23/block_1/stmt_6 -0.392186 1.518070 -1.001455 -1.042765 -1.684400 -2.329138 -1.244872 5.781306 0.365310 -2.290194 1.653116 0.357058 0.379604 -1.737716 2.792988 0.489387 -1.677253 0.566434 0.301173 1.292465
wb_dma_rf/inst_u25 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_wb_mast/input_mast_go 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.488266 1.311962 -1.785780 -1.955809 -0.491011 -1.770323 -1.376443 2.286748 2.303646 -1.310160 0.566950 -1.261294 1.200591 -1.222340 0.881076 0.447621 -1.539520 -0.038405 0.158055 2.253967
wb_dma_ch_sel/assign_125_de_start/expr_1 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.499685 -0.667021 -0.147053 -1.113006 0.458771 -3.203434 0.093266 -2.323763 1.632101 -2.889884 1.356806 0.378925 -0.533488 -3.752002 -2.611983 -0.266556 -1.821041 -1.443189 2.378631 1.277473
wb_dma_ch_sel/assign_151_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -0.278848 -1.740688 -0.238542 1.909713 -1.050401 -0.424000 1.751758 2.427107 -0.841026 1.768475 2.297231 0.761333 -2.292655 1.184836 4.695002 1.278471 -0.248313 2.687591 -0.306869 -2.021004
wb_dma_wb_mast/reg_mast_dout -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/assign_100_valid -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_ch_sel/assign_131_req_p0 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_rf/input_dma_done_all -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma_pri_enc_sub/wire_pri_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/input_wb_rf_din -0.775185 4.574788 1.966384 0.631169 -2.471209 1.544563 -1.985803 4.383326 0.323647 -0.936762 -0.030323 -3.965782 1.527948 -2.043412 2.986463 -0.498309 -1.385683 1.020735 -2.573474 -4.917778
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/assign_139_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/always_38/case_1 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.543159 -0.860196 2.768848 4.255385 1.098250 0.538895 2.608707 -2.694766 -1.160270 1.766970 3.648816 1.736888 -3.079523 -1.784982 -1.492344 0.733474 1.545258 2.283986 1.241654 -0.680195
wb_dma/constraint_wb0_cyc_o 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma/input_wb0_addr_i 1.521204 4.006781 4.651868 0.536586 0.759526 -5.675138 -1.113734 4.568466 -0.930792 -1.172888 0.751042 3.698060 -1.335945 -3.499098 2.861594 -2.422593 1.464582 -2.228000 0.858180 -2.508987
wb_dma_de/input_mast1_drdy 0.267328 0.243620 0.017014 -0.300804 -1.453536 -2.681124 1.432778 2.077706 -0.063434 -1.063228 1.375410 2.167848 -0.490119 0.234049 -0.515890 0.168055 0.857480 0.593216 0.077683 -0.376704
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_wb_if/input_wb_ack_i -0.323721 -2.393374 2.423491 -0.677179 1.838044 0.932490 -0.063517 0.612554 -0.783861 3.081000 0.025403 1.677564 -4.341033 3.132018 4.983831 4.526828 -0.236174 -0.020356 -1.473379 -3.712654
wb_dma_ch_sel/wire_pri_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_3_ch_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_rf/input_ch_sel 0.195913 -4.638624 -0.362440 -4.788911 4.015841 -1.649197 -2.756815 -4.529397 -0.373260 1.594332 0.922281 1.551891 0.553338 -2.653781 4.526438 -2.688427 -2.654368 0.523738 0.515597 0.624248
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.589673 -3.175664 0.306516 -0.787512 1.463189 -1.535985 -3.899767 -2.125323 1.983421 -2.435569 3.014590 1.062826 -0.574029 -0.920847 -2.866267 0.153066 -1.553977 2.200542 -3.202061 -0.056639
wb_dma_de/always_23/block_1/case_1 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma/wire_pause_req 1.101761 -2.277750 -2.067979 -0.101860 0.516825 -6.078470 -0.042620 -2.591021 -0.532748 -0.075662 1.642769 4.158913 0.415339 -1.842327 1.319396 0.187842 0.351269 -1.811606 -0.854448 -0.127208
wb_dma_wb_if/input_mast_go 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/input_de_csr -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/input_mast0_din -2.458287 -3.127346 1.718920 -1.085383 3.363066 1.421552 -1.021298 3.811002 -1.720482 2.108421 0.347346 0.744311 -1.000057 0.066523 3.825983 0.911363 -0.062370 1.974294 0.850242 -4.693439
wb_dma_pri_enc_sub/always_3 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_pri_enc_sub/always_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/reg_adr0 -1.571086 -2.499764 1.761387 3.761029 1.163546 0.267151 -3.155465 -0.185828 -1.408496 -3.145586 1.306303 0.196186 -1.401752 -2.567991 -1.136418 -2.239215 -0.999726 0.907371 -0.136715 -2.572233
wb_dma_ch_sel/reg_adr1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/assign_1_pri0 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_pri_enc/wire_pri26_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -1.995691 -0.069451 -0.677752 -0.886851 0.133763 -0.313030 -0.028849 3.266737 -0.729539 1.329170 0.549241 -0.474249 4.219543 -4.425186 0.983078 1.304498 0.238134 0.874904 0.763460 -2.815280
wb_dma/wire_ptr_set -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.923872 -0.064621 -2.438242 0.129349 -2.245147 -0.739862 0.151019 4.444438 0.099143 -2.287049 3.128622 1.001184 0.591032 -1.362057 1.289383 0.792612 -1.697577 2.423291 0.151446 3.546369
wb_dma_de/reg_ptr_set 0.882378 -0.821657 0.595394 1.199150 2.736150 0.361517 1.204540 -3.233506 4.875845 2.290420 2.681743 -4.888868 -1.055740 -2.760548 1.623456 -0.883594 -1.639802 3.323026 1.022233 -2.393621
wb_dma/wire_dma_nd -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_rf/assign_3_csr 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma_rf/assign_4_dma_abort -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_123_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -1.256086 -0.555877 -1.336152 -1.247828 -0.894681 1.088072 0.041641 5.133391 -1.340209 -1.063988 2.168707 2.083654 1.054294 0.267451 0.057057 -0.649509 0.236277 3.805651 0.426469 4.367409
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_rf/wire_ch4_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.327536 -1.776797 -1.015147 -0.051610 2.064242 -2.032995 -4.099235 -1.365797 4.002455 -0.434006 2.231076 -2.633750 0.769469 -2.698189 0.169799 0.999386 -2.784113 0.041701 -0.533656 0.144084
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_pri_enc/wire_pri0_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_10_ch_enable 0.543159 -0.860196 2.768848 4.255385 1.098250 0.538895 2.608707 -2.694766 -1.160270 1.766970 3.648816 1.736888 -3.079523 -1.784982 -1.492344 0.733474 1.545258 2.283986 1.241654 -0.680195
wb_dma_wb_slv/reg_slv_we -2.546703 -0.791054 2.626208 1.411387 -2.632192 2.793759 1.495893 -1.525525 -4.654754 0.576919 1.562933 2.543242 1.150436 -0.137798 2.910172 -2.346231 -0.464060 0.080464 -1.828413 -3.059875
wb_dma_de/input_txsz 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_wb_if/wire_mast_dout -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_ch_rf/wire_ch_enable 0.543159 -0.860196 2.768848 4.255385 1.098250 0.538895 2.608707 -2.694766 -1.160270 1.766970 3.648816 1.736888 -3.079523 -1.784982 -1.492344 0.733474 1.545258 2.283986 1.241654 -0.680195
wb_dma_rf/wire_csr_we -0.646060 -2.654269 -2.715158 0.475609 0.244813 -3.976193 -1.899506 -0.956736 -0.865408 -0.227321 0.431962 2.845450 1.816459 -0.524356 3.189744 -0.105074 -0.555998 -1.997549 -2.814747 -1.846383
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel_checker/input_dma_busy -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_9_ch_txsz 1.691785 2.638029 -1.803626 -0.661307 -3.483902 -0.831615 3.668272 -0.229591 0.413639 -0.057265 -1.313218 -1.433119 0.215483 1.600838 4.675178 -1.891481 -0.550093 0.087595 -2.022001 -2.517501
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_de/assign_65_done 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.672653 -1.823584 1.071996 3.788446 0.758278 -0.223449 2.864123 -0.142853 -0.334662 3.415192 3.013933 0.310092 -2.460111 -1.367761 2.926056 3.098376 -0.065433 0.481521 2.558997 -2.281997
wb_dma_de/always_2/if_1/if_1 -2.533464 -2.564485 1.287209 -0.200921 1.731609 1.744030 1.562696 0.044592 1.543064 -1.539250 2.689518 -0.092881 0.028778 -1.861148 -5.385284 -0.468019 -0.379156 3.577664 1.957928 -0.586617
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_112_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_de/always_23/block_1/case_1/block_8 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_de/always_23/block_1/case_1/block_9 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_rf/assign_28_this_ptr_set -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_rf/always_22 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_de/always_23/block_1/case_1/block_1 1.656536 2.372524 -1.458776 2.229205 0.022914 -0.397904 2.567073 1.489807 -0.871242 4.436207 3.436939 2.218034 0.457202 -0.428887 3.567492 3.999014 3.049908 2.615649 -2.659823 1.744199
wb_dma_de/always_23/block_1/case_1/block_2 0.499685 -0.667021 -0.147053 -1.113006 0.458771 -3.203434 0.093266 -2.323763 1.632101 -2.889884 1.356806 0.378925 -0.533488 -3.752002 -2.611983 -0.266556 -1.821041 -1.443189 2.378631 1.277473
wb_dma_de/always_23/block_1/case_1/block_3 0.116834 3.127075 -2.536704 -1.260258 -1.840538 1.545324 4.559732 3.807430 -1.171122 -0.239577 1.157057 2.548570 3.214921 -0.026503 -0.009015 -0.318042 2.723982 4.172682 -2.657549 1.962930
wb_dma_de/always_23/block_1/case_1/block_4 0.594187 2.310847 -1.521569 -2.832279 -0.642582 0.592327 4.015637 3.179926 -0.221084 -0.374155 1.720448 2.645688 2.252721 0.194940 -0.096419 -1.446152 2.756928 5.631900 -3.244386 0.829211
wb_dma_ch_rf/always_27 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_de/always_23/block_1/case_1/block_7 -1.361172 -1.483983 1.907646 0.424503 1.907350 2.131864 0.301156 -1.262733 1.470007 1.939862 1.089061 -3.139375 -2.279131 -0.304684 3.004641 2.738423 -2.257847 0.454582 0.043964 -6.170206
wb_dma/assign_4_dma_rest -1.353391 -3.784374 -0.218961 -1.845462 3.623158 0.307458 1.466375 -1.044590 0.630208 -0.608191 -0.312191 0.485266 -1.035655 -1.127600 -1.320966 0.090713 -0.653352 0.893395 2.386306 -2.735023
wb_dma_ch_rf/always_23/if_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/reg_ndr_r -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_de/assign_66_dma_done/expr_1 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma_ch_sel/reg_req_r -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_rf/reg_pointer_r -1.201960 -1.434094 -0.228971 -1.148044 1.769535 -0.380629 -0.724958 0.563929 2.109081 -4.236548 -2.103306 -1.844378 -0.599217 -0.457145 -3.050388 -2.009736 -1.512699 -0.702701 1.517170 -3.006543
wb_dma_ch_sel/assign_105_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_pri_enc/wire_pri5_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_39/case_1 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/always_6 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_sel/always_7 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/always_4 0.986270 0.743748 -1.694671 2.238442 -0.923324 -1.137840 1.346504 -0.931295 2.301646 2.665860 4.305826 -0.821757 0.479030 -1.192642 2.906594 2.188875 -0.502287 2.042182 -1.582145 1.280338
wb_dma_ch_sel/always_5 2.579304 1.424735 -1.199505 0.216104 0.933049 -3.404984 2.237997 -0.884741 3.878888 1.975963 2.936313 -0.929337 -0.590035 -1.328948 1.151711 1.481260 0.824488 1.870781 -0.379252 0.063142
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.601377 -0.579195 -1.551078 2.705667 -1.258739 -0.859588 0.762487 -3.384415 -1.733722 1.265233 3.087084 3.063759 2.123464 -0.984923 2.092126 -3.205179 0.814899 2.125877 -3.478636 2.097875
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_sel/always_1 -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_arb/always_2/block_1/case_1/cond -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_sel/always_8 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_sel/always_9 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_ch1_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_ch_rf/wire_ch_txsz 1.691785 2.638029 -1.803626 -0.661307 -3.483902 -0.831615 3.668272 -0.229591 0.413639 -0.057265 -1.313218 -1.433119 0.215483 1.600838 4.675178 -1.891481 -0.550093 0.087595 -2.022001 -2.517501
wb_dma_ch_sel/assign_99_valid -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.783657 0.943820 1.938952 1.644433 -1.165431 2.913027 0.570188 1.362748 -3.889268 2.074203 3.910112 3.222063 0.967115 -0.996271 2.287853 -0.570979 1.407887 3.577540 -2.022665 1.852430
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.585177 0.533504 0.724177 0.489385 -4.147024 -3.582680 -0.589092 1.748788 2.178417 0.459361 2.390369 -1.195575 1.171893 -0.847257 0.231520 2.314309 -1.529389 -1.277730 0.430319 -2.552671
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.639777 -3.283433 -1.416403 3.224342 -1.817146 2.441860 2.270764 -0.681603 -1.732526 -2.090010 0.130419 -0.106658 -1.459121 1.004982 0.837102 -2.046750 -1.405062 2.547535 -0.662968 -2.474858
wb_dma/wire_ch2_txsz -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.594187 2.310847 -1.521569 -2.832279 -0.642582 0.592327 4.015637 3.179926 -0.221084 -0.374155 1.720448 2.645688 2.252721 0.194940 -0.096419 -1.446152 2.756928 5.631900 -3.244386 0.829211
wb_dma_de/always_23/block_1 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_ch_rf/always_22/if_1 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_de/wire_mast1_dout -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_de/always_8/stmt_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_rf/wire_ch_done_we 0.452287 -1.381658 -2.594740 0.981361 -0.883999 -1.532409 1.257136 1.164657 0.267871 1.851041 2.567935 1.078381 -0.233415 0.680117 4.498107 1.351965 -0.214528 2.463996 -1.743165 0.263322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_wb_slv/wire_wb_ack_o 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.639777 -3.283433 -1.416403 3.224342 -1.817146 2.441860 2.270764 -0.681603 -1.732526 -2.090010 0.130419 -0.106658 -1.459121 1.004982 0.837102 -2.046750 -1.405062 2.547535 -0.662968 -2.474858
wb_dma_de/reg_ld_desc_sel -0.260097 -0.351144 -5.327377 -1.087669 0.574827 1.200932 -1.565683 -1.519175 -0.338516 -2.884104 1.540070 2.341142 3.155963 -2.265986 -0.094538 1.269989 -1.376177 2.259103 -5.995349 4.417708
wb_dma_wb_mast/assign_2_mast_pt_out 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_de/assign_83_wr_ack 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma/wire_dma_done_all -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_ch_arb/reg_state -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_sel/input_ch0_csr 0.982414 0.649063 -3.009542 0.480108 2.825741 -2.670827 -0.730097 3.937171 1.479332 4.746124 2.044297 1.580291 3.538718 -0.122625 2.499759 1.406989 3.544470 2.199714 -1.355168 2.263849
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.116834 3.127075 -2.536704 -1.260258 -1.840538 1.545324 4.559732 3.807430 -1.171122 -0.239577 1.157057 2.548570 3.214921 -0.026503 -0.009015 -0.318042 2.723982 4.172682 -2.657549 1.962930
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_wb_mast -1.185047 -1.214061 2.317652 1.552830 -0.051278 1.460050 -0.026196 3.050522 -2.083338 3.216812 0.658499 1.417005 -3.217537 2.080067 4.419562 5.402471 -0.095557 -0.982455 0.527375 -1.878434
wb_dma_ch_sel/assign_124_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_de/always_18/stmt_1 -1.996487 0.166412 1.384237 1.076350 -1.109286 4.029897 -0.289643 1.294300 0.976649 -1.036925 0.413956 -4.092783 -2.015750 -0.527639 -0.885172 4.098452 -3.195560 -0.623757 2.370288 -1.011316
wb_dma_ch_rf/wire_ch_csr_dewe -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma_ch_pri_enc/input_pri2 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_pri_enc/input_pri3 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_pri_enc/input_pri0 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_pri_enc/input_pri1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_if/input_slv_pt_in 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma/wire_de_adr1_we -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_sel/assign_6_pri1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.787885 0.925655 -3.014179 0.088634 -3.299382 1.149150 0.312994 5.110641 -0.849194 0.169829 1.771237 0.324786 1.802173 1.108229 2.251167 1.488901 -0.608168 1.940668 -0.181243 4.683213
wb_dma_rf/wire_csr 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.700764 -0.306181 2.852730 1.033632 -0.269121 -1.635573 0.914661 0.443446 1.760579 1.577446 1.535272 -2.170715 -3.668446 0.345781 3.668933 0.482645 -1.076267 1.033559 0.756770 -5.424912
wb_dma_ch_sel/always_37/if_1 0.867454 -1.240801 -0.703764 1.248993 0.416085 -1.070161 1.614864 -3.964637 -1.259778 0.929677 2.961257 3.415970 1.401655 -1.116136 1.367071 -4.599929 1.394101 3.591253 -3.430300 0.312748
wb_dma_de/always_6/if_1/cond 0.795773 1.493607 -1.316022 -1.408478 0.516620 -0.301550 0.023111 2.291999 2.724769 1.640415 -0.702802 -3.744082 -0.389211 -0.160675 5.706490 1.662830 -2.001416 -0.091204 0.204433 -1.766940
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.116834 3.127075 -2.536704 -1.260258 -1.840538 1.545324 4.559732 3.807430 -1.171122 -0.239577 1.157057 2.548570 3.214921 -0.026503 -0.009015 -0.318042 2.723982 4.172682 -2.657549 1.962930
wb_dma_ch_rf/always_8/stmt_1 0.568988 -0.655052 -2.638026 -3.055682 -1.107389 -1.948996 -0.151873 -3.173789 1.647062 -2.819231 0.638807 0.237303 1.916090 -2.097992 -1.232495 -2.052630 -2.555652 -0.492817 0.065253 3.890718
wb_dma_ch_sel/assign_108_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_pri_enc/wire_pri9_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_sel/wire_pri2 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_sel/wire_pri3 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_sel/wire_pri0 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/wire_pri1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_rf/input_ptr_set -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_rf/always_2/if_1/if_1 0.149401 -2.042462 -2.500107 1.603875 1.149445 -5.856319 -1.273981 -0.033061 -0.094896 0.224180 1.190330 2.957198 0.870063 -1.467824 1.693882 2.173831 0.837760 -2.425360 -1.487247 -2.387742
wb_dma_de/assign_77_read_hold 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_pri_enc_sub/input_valid 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -1.790749 -1.756260 -1.659464 -0.473178 -0.917957 2.009727 0.378822 5.283943 -1.839974 0.152969 2.418878 2.095226 0.844675 1.468083 1.153055 -0.159310 0.404474 4.679055 -0.116391 3.398113
wb_dma_ch_rf/always_27/stmt_1 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.560545 0.872801 2.147493 -6.005166 -0.855466 -0.237122 1.884099 4.696467 -1.516024 0.636052 -0.430410 2.301647 -2.284682 2.023813 1.167764 -1.182735 0.919035 2.292583 4.283362 3.734437
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_sel/wire_valid 0.543159 -0.860196 2.768848 4.255385 1.098250 0.538895 2.608707 -2.694766 -1.160270 1.766970 3.648816 1.736888 -3.079523 -1.784982 -1.492344 0.733474 1.545258 2.283986 1.241654 -0.680195
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_de/wire_chunk_cnt_is_0_d 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_sel/assign_109_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.509843 -0.045714 -0.023080 1.965279 -2.310626 -3.121670 -3.292134 1.067564 -0.966366 -3.053984 2.990212 1.087548 0.992934 -4.576183 1.287335 0.305102 -3.358414 -2.845339 0.786029 1.642591
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_de/assign_75_mast1_dout -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma/constraint_csr 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_ch_rf/always_5/if_1 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_pri_enc/wire_pri21_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_157_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_wb_mast/assign_1/expr_1 -1.199711 1.729414 1.831989 -1.558246 -1.523381 0.959425 4.793929 6.756859 -1.047229 1.379722 -0.028249 0.208496 -0.980255 0.061802 1.261265 3.606788 0.971843 0.079782 4.945001 -1.827470
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_de/reg_mast1_adr -1.425310 -3.377378 2.255107 0.216638 2.493266 0.588780 0.440508 1.617324 -1.030752 1.120698 4.038551 2.008475 -2.220287 -2.514740 -1.791086 1.345243 0.140048 2.980085 5.002112 3.292669
wb_dma_ch_pri_enc/wire_pri17_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/input_ch2_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_ch_rf/assign_13_ch_txsz_we 0.833495 0.894626 -3.340225 0.150407 -0.538441 2.757944 1.907849 -1.339077 1.675910 0.850513 -1.198861 -3.635979 0.612710 0.987413 4.113350 -0.713455 -1.709178 1.532688 -1.767882 0.184702
wb_dma_ch_sel/assign_130_req_p0 -0.787885 0.925655 -3.014179 0.088634 -3.299382 1.149150 0.312994 5.110641 -0.849194 0.169829 1.771237 0.324786 1.802173 1.108229 2.251167 1.488901 -0.608168 1.940668 -0.181243 4.683213
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_sel/assign_106_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_pri_enc/wire_pri28_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_rf/always_11/if_1/if_1 0.209491 -0.630847 -2.480095 -0.049571 -3.248973 -1.936753 2.849556 2.964157 -0.819343 -1.544015 2.608769 2.788880 -0.662716 0.265999 1.028036 0.542564 -0.391496 2.228620 0.740273 3.318898
wb_dma_wb_if/wire_slv_adr 0.397381 4.205148 3.677640 0.053294 0.245362 -4.970946 -0.041768 4.575867 -1.510464 -0.858414 1.557293 2.212736 0.970255 -4.968045 2.492596 -2.873971 1.490196 -1.193781 1.021320 -4.396283
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_sel/input_ch1_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma/wire_pt1_sel_i -1.803776 -0.010394 0.876562 -2.656034 1.851762 3.867460 2.016772 5.723724 -0.951638 0.812388 -0.599319 -0.345525 -0.195398 -0.096680 2.043195 0.964270 0.217123 2.685622 2.734285 -0.176133
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma/wire_pt1_sel_o 1.022410 -0.773406 -1.355398 -3.331470 -1.151379 -2.711057 2.381486 1.545009 0.825020 -1.240069 -1.267474 -0.079624 -0.934266 2.053644 -1.969382 -1.392303 0.856014 1.511227 1.829364 -1.046027
wb_dma_ch_sel/assign_127_req_p0/expr_1 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_pri_enc/inst_u16 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/always_48/case_1 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_sel/input_ch7_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
assert_wb_dma_rf/input_ch0_txsz -0.721583 0.894245 0.212105 -0.270056 -3.196736 -0.547984 0.692112 0.745083 -0.122871 -3.158667 -0.855765 -1.734658 -0.406318 -0.846953 1.346765 -1.481892 -2.775690 -1.662211 0.870716 -2.074585
assert_wb_dma_rf -0.721583 0.894245 0.212105 -0.270056 -3.196736 -0.547984 0.692112 0.745083 -0.122871 -3.158667 -0.855765 -1.734658 -0.406318 -0.846953 1.346765 -1.481892 -2.775690 -1.662211 0.870716 -2.074585
wb_dma_ch_rf/reg_ch_am0_r -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_rf/always_4/if_1 -1.201960 -1.434094 -0.228971 -1.148044 1.769535 -0.380629 -0.724958 0.563929 2.109081 -4.236548 -2.103306 -1.844378 -0.599217 -0.457145 -3.050388 -2.009736 -1.512699 -0.702701 1.517170 -3.006543
wb_dma_de/always_4/if_1/if_1/stmt_1 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_de/always_14/stmt_1/expr_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/wire_use_ed -3.289919 -1.208920 -3.313226 -3.043691 3.906437 1.454002 -0.200659 4.309207 -1.887173 -2.123420 -0.109760 3.980397 3.999437 -1.775297 1.514349 0.616432 0.895257 2.759564 -5.228882 -3.146405
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.499685 -0.667021 -0.147053 -1.113006 0.458771 -3.203434 0.093266 -2.323763 1.632101 -2.889884 1.356806 0.378925 -0.533488 -3.752002 -2.611983 -0.266556 -1.821041 -1.443189 2.378631 1.277473
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/input_nd_i -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
assert_wb_dma_ch_sel/input_req_i -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_rf/reg_ch_rl -0.327536 -1.776797 -1.015147 -0.051610 2.064242 -2.032995 -4.099235 -1.365797 4.002455 -0.434006 2.231076 -2.633750 0.769469 -2.698189 0.169799 0.999386 -2.784113 0.041701 -0.533656 0.144084
wb_dma_de/reg_paused 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_wb_if/wire_mast_drdy -0.888768 -1.241741 1.656483 -0.421909 -2.983166 1.001394 -0.189669 1.250284 1.023358 0.642440 3.219711 -0.152043 -3.287872 4.837816 0.117816 5.479538 -0.841165 2.515553 -3.623525 -3.101414
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.883193 -4.263926 -0.857748 2.597612 0.879374 0.389686 -1.424075 -0.427929 0.362199 -0.855014 3.028154 -0.299835 -1.377367 -1.673666 1.032898 0.831870 -2.659642 1.951633 0.357343 -0.307452
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/assign_100_valid/expr_1 -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_wb_if/inst_u1 0.100233 2.333265 3.299090 2.035809 -2.474184 0.971769 2.903961 -0.237404 -3.510683 0.128652 1.095565 1.906402 -1.147099 -0.315289 1.115782 -2.972980 0.965876 0.362882 0.601947 -1.647944
wb_dma_wb_if/inst_u0 -1.185047 -1.214061 2.317652 1.552830 -0.051278 1.460050 -0.026196 3.050522 -2.083338 3.216812 0.658499 1.417005 -3.217537 2.080067 4.419562 5.402471 -0.095557 -0.982455 0.527375 -1.878434
wb_dma_ch_sel 0.927810 0.466557 -1.296573 1.576410 0.650290 -0.749888 0.479548 -2.307869 0.312636 3.195419 3.244107 1.733629 2.006191 -0.790541 1.072010 0.870864 1.663255 1.696678 -2.989757 1.742676
wb_dma_rf/input_de_csr_we -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma_rf/wire_ch0_adr0 -2.254627 -0.188335 1.413685 -0.861793 2.819454 -0.867059 -3.080786 3.054397 2.070179 -2.098549 3.717668 0.108477 1.555124 -4.244102 -1.908322 0.695041 -1.005847 2.307519 -1.196550 -1.937313
wb_dma_rf/wire_ch0_adr1 -1.179042 1.439685 -0.097299 1.663335 -3.910203 0.382164 0.085214 0.843606 -0.044287 -2.506074 -0.328378 -2.826951 -0.000276 -1.202608 1.185775 -0.004991 -3.302258 -2.688473 1.585070 -0.468132
wb_dma_de/always_9/stmt_1/expr_1 0.864323 1.074713 -2.723581 -3.267752 0.409693 0.861600 0.160057 2.489326 2.636454 1.121753 0.334165 -2.201607 0.908311 0.356547 2.180514 1.601515 -1.165549 1.825212 0.948090 4.705216
wb_dma_ch_sel/always_42/case_1/cond 0.387225 -4.533128 -1.807658 -0.900555 2.560993 -2.726228 -1.111124 -2.430772 1.345398 1.833497 1.076091 1.238130 -0.217540 0.678757 1.448292 0.167225 0.054189 1.378599 -1.191699 -1.154636
wb_dma_wb_slv/input_wb_cyc_i 0.129424 -0.035893 3.729554 -1.542236 -0.579056 0.228007 -2.959921 5.279276 -2.339923 3.155096 1.723260 -0.659597 -2.586970 0.872939 2.877015 -0.720075 -0.323209 2.144963 4.949980 2.834662
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_de/reg_tsz_cnt 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_sel/reg_ndr -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_de/assign_83_wr_ack/expr_1 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_de/reg_de_txsz_we 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
wb_dma_ch_rf/reg_pointer_sr -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_rf/input_de_adr1_we -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.594187 2.310847 -1.521569 -2.832279 -0.642582 0.592327 4.015637 3.179926 -0.221084 -0.374155 1.720448 2.645688 2.252721 0.194940 -0.096419 -1.446152 2.756928 5.631900 -3.244386 0.829211
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_43/case_1/cond 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_rf/reg_ch_adr0_r -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_pri_enc/input_valid 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_pri_enc/reg_pri_out1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.880719 -0.745267 2.315819 -0.629508 0.395437 3.531760 0.261461 0.924629 1.143414 -1.102582 0.459052 -3.115863 -2.924194 -0.215500 -1.218251 3.692506 -2.559137 0.595935 1.789261 -3.038703
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.353391 -3.784374 -0.218961 -1.845462 3.623158 0.307458 1.466375 -1.044590 0.630208 -0.608191 -0.312191 0.485266 -1.035655 -1.127600 -1.320966 0.090713 -0.653352 0.893395 2.386306 -2.735023
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.182285 -2.392473 -1.016933 2.224475 -2.945581 -0.577404 3.231003 -1.143050 -1.503681 -2.615905 0.180619 1.477739 -1.847166 1.399053 -0.120579 -2.805188 -0.358124 1.827915 -0.617968 -2.435930
wb_dma_ch_sel/input_req_i -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_rf/assign_4_dma_abort/expr_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/always_1/case_1/stmt_8 0.689447 -0.147799 -1.955386 -0.783083 2.063557 -0.087552 -0.913317 0.330167 1.231955 -3.395281 -0.038323 0.281743 0.397914 -1.386878 -1.394168 -1.290763 0.135460 1.752796 -1.759272 0.371641
wb_dma_ch_rf/wire_ptr_inv -0.885527 -2.520477 -3.429450 0.733635 -1.759850 2.616168 3.663620 -0.170662 -0.852824 -1.888542 -0.713258 -0.317311 -0.765491 1.229941 0.555856 -0.886465 -1.515208 2.287958 0.765285 0.922731
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.117143 1.131261 0.530645 -0.803810 -1.637832 -3.165909 1.075555 3.949503 0.058593 -1.013552 1.077265 1.352796 -0.632562 -0.488511 1.468009 0.702799 0.199625 0.146710 0.348615 -2.097089
wb_dma_ch_sel/assign_138_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_rf/always_1/case_1/stmt_1 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma_rf/always_1/case_1/stmt_6 -0.366114 0.083502 0.950379 -3.505645 -1.558967 -1.708111 -2.621526 2.176218 -0.630217 -4.813071 1.448202 1.246062 0.346139 -2.993978 -1.842156 -1.761824 -2.312118 -0.170812 2.005965 2.736637
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_sel/always_43/case_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_sel/assign_9_pri2 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_pri_enc_sub/always_1/case_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_rf/always_2/if_1 0.149401 -2.042462 -2.500107 1.603875 1.149445 -5.856319 -1.273981 -0.033061 -0.094896 0.224180 1.190330 2.957198 0.870063 -1.467824 1.693882 2.173831 0.837760 -2.425360 -1.487247 -2.387742
wb_dma/wire_dma_abort -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_wb_if/input_wb_stb_i -1.130985 1.225145 0.751723 1.809081 -1.487860 -1.529306 -2.917837 3.984815 0.332482 -1.700906 2.778733 -0.904355 -0.199307 -3.369914 2.049874 1.746297 -2.688514 -0.928465 1.126866 0.798897
wb_dma_rf/input_de_txsz 0.364616 -0.386554 -3.651145 -2.102133 0.042740 1.561728 0.627517 1.739582 1.727150 1.283615 0.193264 -1.601439 0.841520 1.337432 2.581998 1.533894 -1.109733 2.279316 -0.010645 4.013635
wb_dma_ch_pri_enc/wire_pri3_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/wire_gnt_p1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/wire_gnt_p0 -2.338243 -2.959481 -1.218500 4.473551 0.229967 4.730557 1.491900 0.741515 -3.925014 1.719238 1.192037 1.229793 0.340297 0.015757 2.090305 -0.782754 0.478982 3.133369 0.341383 1.240791
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma/input_wb0_err_i -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.799437 -4.357169 0.242262 0.447503 0.742700 0.573839 -0.129251 -0.527621 -1.102526 -2.984561 1.139314 1.830196 -1.364076 -0.836096 -3.369362 -1.488814 -0.826100 2.156263 1.436879 0.261882
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.321578 -0.950762 1.054427 1.747963 3.368220 0.256784 -1.913456 1.350088 0.637338 -1.209186 1.742861 -0.873994 0.036121 -3.791685 0.119716 -0.767306 -0.539481 0.847899 1.456924 -1.873852
wb_dma_wb_mast/wire_wb_data_o -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma_de/always_6/if_1/if_1/stmt_1 1.465360 1.344350 -4.059307 -3.019666 -2.069024 0.592590 4.221955 0.967151 0.902026 -0.337030 -0.748398 0.320796 1.075406 1.425963 1.728028 0.184276 -0.215108 1.538820 0.010959 4.257863
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_sel/always_38/case_1/cond 0.986270 0.743748 -1.694671 2.238442 -0.923324 -1.137840 1.346504 -0.931295 2.301646 2.665860 4.305826 -0.821757 0.479030 -1.192642 2.906594 2.188875 -0.502287 2.042182 -1.582145 1.280338
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.262005 -0.173067 0.127962 0.193485 0.670955 1.133101 1.485046 0.100402 2.147099 1.117724 -0.879412 -4.028701 -2.294312 0.559471 3.828369 0.701118 -1.904626 0.499165 1.008332 -3.960590
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.364616 -0.386554 -3.651145 -2.102133 0.042740 1.561728 0.627517 1.739582 1.727150 1.283615 0.193264 -1.601439 0.841520 1.337432 2.581998 1.533894 -1.109733 2.279316 -0.010645 4.013635
wb_dma_de/assign_4_use_ed -3.289919 -1.208920 -3.313226 -3.043691 3.906437 1.454002 -0.200659 4.309207 -1.887173 -2.123420 -0.109760 3.980397 3.999437 -1.775297 1.514349 0.616432 0.895257 2.759564 -5.228882 -3.146405
assert_wb_dma_wb_if/assert_a_wb_stb 0.071989 -1.529149 -1.022437 -2.513456 -0.148553 -0.298436 1.159451 2.049068 0.295508 -1.569593 -1.498313 -1.045609 -1.334414 1.431748 -2.497987 -1.108641 0.088481 2.081795 2.706466 -0.108884
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.220781 -0.514237 -4.364310 -0.486006 -1.419894 -0.536539 0.651200 1.480678 1.842634 -0.672651 1.981800 -0.733096 1.063234 -0.423838 2.424079 1.051145 -2.001614 2.140243 -0.733732 3.605105
wb_dma_ch_sel/assign_132_req_p0 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma_ch_rf/always_25/if_1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_de/wire_rd_ack 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma/wire_slv0_adr 0.934101 4.643189 1.851686 -0.278822 -0.261382 -4.853977 -0.002423 3.642489 -0.710472 -0.890251 0.197141 0.678403 2.612854 -4.911250 2.468940 -3.802187 1.411243 -1.384773 0.483871 -3.956813
wb_dma_rf/input_dma_busy 0.568988 -0.655052 -2.638026 -3.055682 -1.107389 -1.948996 -0.151873 -3.173789 1.647062 -2.819231 0.638807 0.237303 1.916090 -2.097992 -1.232495 -2.052630 -2.555652 -0.492817 0.065253 3.890718
wb_dma_ch_sel/assign_96_valid/expr_1 -3.335906 0.300470 -1.214511 2.777024 -0.705114 -0.980187 0.000245 0.541914 1.304072 1.902466 5.574955 1.467105 4.016807 -2.167215 0.137226 5.134147 -0.920715 -1.609037 -2.695263 -2.359778
wb_dma_ch_sel/always_4/stmt_1 0.986270 0.743748 -1.694671 2.238442 -0.923324 -1.137840 1.346504 -0.931295 2.301646 2.665860 4.305826 -0.821757 0.479030 -1.192642 2.906594 2.188875 -0.502287 2.042182 -1.582145 1.280338
wb_dma_rf/wire_pointer2_s -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_de/reg_chunk_dec 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_de/reg_chunk_cnt_is_0_r 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma/wire_wb0_cyc_o 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.754602 -2.097341 2.209418 1.860641 1.446058 2.280677 2.632943 -1.997015 -3.364160 2.100719 3.185714 4.356956 -1.432647 -1.335215 -0.126963 0.083903 1.618702 3.446298 -0.243935 0.297017
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.687014 -2.809666 -2.173328 3.027630 -1.141227 0.822959 -0.461012 0.000720 -3.472994 1.125255 0.633312 2.325875 1.349796 2.355381 3.695013 -4.176364 1.212581 3.315428 -3.512834 -0.139497
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_rf/reg_ch_adr1_r -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma/input_wb0_cyc_i -0.521415 0.221216 3.937886 -2.588838 1.877124 2.221878 -1.193399 4.520004 -1.680319 1.109443 1.067891 2.056528 -2.125297 -2.102029 5.445902 1.381291 -1.693033 -0.013050 3.543140 2.830609
wb_dma_ch_sel/always_8/stmt_1 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_wb_slv 0.100233 2.333265 3.299090 2.035809 -2.474184 0.971769 2.903961 -0.237404 -3.510683 0.128652 1.095565 1.906402 -1.147099 -0.315289 1.115782 -2.972980 0.965876 0.362882 0.601947 -1.647944
wb_dma_de/inst_u0 -2.533464 -2.564485 1.287209 -0.200921 1.731609 1.744030 1.562696 0.044592 1.543064 -1.539250 2.689518 -0.092881 0.028778 -1.861148 -5.385284 -0.468019 -0.379156 3.577664 1.957928 -0.586617
wb_dma_de/inst_u1 -0.893428 0.742707 -0.955630 -0.959569 -0.113222 3.221540 4.670869 2.681312 0.235706 -0.918261 0.268294 -0.619180 0.288356 -0.824229 -2.222377 0.103844 0.294093 2.637578 3.503853 2.311150
wb_dma_pri_enc_sub/input_pri_in 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/assign_101_valid/expr_1 -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_de/reg_de_adr1_we -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.672653 -1.823584 1.071996 3.788446 0.758278 -0.223449 2.864123 -0.142853 -0.334662 3.415192 3.013933 0.310092 -2.460111 -1.367761 2.926056 3.098376 -0.065433 0.481521 2.558997 -2.281997
wb_dma_ch_sel/always_46/case_1 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_rf/assign_11_ch_csr_we -0.783657 0.943820 1.938952 1.644433 -1.165431 2.913027 0.570188 1.362748 -3.889268 2.074203 3.910112 3.222063 0.967115 -0.996271 2.287853 -0.570979 1.407887 3.577540 -2.022665 1.852430
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.910615 -1.676120 -4.254227 -3.272302 1.058327 0.914822 1.584324 -0.604332 3.087266 0.679941 -1.788608 -2.806673 0.105620 1.857770 2.135429 0.673060 -1.566246 1.643829 0.303854 1.434700
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma/wire_de_adr0_we -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_wb_slv/wire_rf_sel -0.441243 -1.538489 -0.126875 2.008164 -1.950623 -3.096303 -4.063399 0.442775 -1.519918 -2.102480 1.391160 2.134569 -1.484889 -2.161016 1.041862 1.261770 -3.118089 -3.498564 2.022302 5.055099
assert_wb_dma_wb_if 0.071989 -1.529149 -1.022437 -2.513456 -0.148553 -0.298436 1.159451 2.049068 0.295508 -1.569593 -1.498313 -1.045609 -1.334414 1.431748 -2.497987 -1.108641 0.088481 2.081795 2.706466 -0.108884
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_sel/assign_120_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma/wire_wb1s_data_o -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma_de/wire_adr0_cnt_next1 -2.533464 -2.564485 1.287209 -0.200921 1.731609 1.744030 1.562696 0.044592 1.543064 -1.539250 2.689518 -0.092881 0.028778 -1.861148 -5.385284 -0.468019 -0.379156 3.577664 1.957928 -0.586617
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma/wire_pt0_sel_o -1.803776 -0.010394 0.876562 -2.656034 1.851762 3.867460 2.016772 5.723724 -0.951638 0.812388 -0.599319 -0.345525 -0.195398 -0.096680 2.043195 0.964270 0.217123 2.685622 2.734285 -0.176133
wb_dma/wire_pt0_sel_i 1.022410 -0.773406 -1.355398 -3.331470 -1.151379 -2.711057 2.381486 1.545009 0.825020 -1.240069 -1.267474 -0.079624 -0.934266 2.053644 -1.969382 -1.392303 0.856014 1.511227 1.829364 -1.046027
wb_dma_ch_rf/always_11 0.209491 -0.630847 -2.480095 -0.049571 -3.248973 -1.936753 2.849556 2.964157 -0.819343 -1.544015 2.608769 2.788880 -0.662716 0.265999 1.028036 0.542564 -0.391496 2.228620 0.740273 3.318898
wb_dma_ch_rf/always_10 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_rf/always_17 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_rf/always_19 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_ch_rf/input_de_csr_we -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma_ch_sel/assign_147_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.341001 0.593931 -1.049862 -0.586311 -1.206593 -1.466554 -0.791655 3.560355 0.349158 -1.984515 1.225348 0.267378 0.235754 -1.269794 1.309088 0.149325 -1.392238 0.489638 0.514994 1.606162
wb_dma_wb_if/wire_slv_dout -1.631549 3.652983 3.778672 2.155208 -0.546202 -0.896434 -2.876618 4.484672 -1.533791 -0.270806 1.182002 -1.609935 0.479075 -4.128575 3.814285 1.216023 -1.165510 -2.734094 0.259016 -5.659455
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 2.430147 1.157868 -1.068246 -0.524550 0.666931 -4.314860 0.385014 0.580396 3.037316 2.026441 1.598817 -0.706323 -1.123420 -0.432492 3.499398 2.347623 0.103682 0.015286 -0.583314 -0.912431
wb_dma/wire_pointer -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_de/assign_75_mast1_dout/expr_1 -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma/wire_ch3_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_ch_rf/assign_27_ptr_inv -0.885527 -2.520477 -3.429450 0.733635 -1.759850 2.616168 3.663620 -0.170662 -0.852824 -1.888542 -0.713258 -0.317311 -0.765491 1.229941 0.555856 -0.886465 -1.515208 2.287958 0.765285 0.922731
wb_dma_de/reg_adr1_inc -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_sel/input_ch6_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_de/input_mast0_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/assign_68_de_txsz/expr_1 1.478200 1.586348 -2.913920 -2.529114 0.397863 1.157223 0.716006 -0.129058 3.852851 1.669165 0.150757 -3.933583 0.571237 0.369324 3.311825 1.433997 -2.026214 1.270963 -0.093463 3.110860
wb_dma/wire_ch2_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_rf/input_ndnr -1.166474 -1.839393 -2.907135 1.385679 -1.275534 3.984509 2.742784 1.693062 -1.401432 0.680637 -0.052706 -0.734763 -0.529005 2.079862 3.693584 0.263499 -0.987034 3.304801 -0.556490 0.510557
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_de/always_19/stmt_1 -1.425310 -3.377378 2.255107 0.216638 2.493266 0.588780 0.440508 1.617324 -1.030752 1.120698 4.038551 2.008475 -2.220287 -2.514740 -1.791086 1.345243 0.140048 2.980085 5.002112 3.292669
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.043127 0.658201 -1.488869 -1.290297 0.032665 -2.226906 -1.071777 2.220504 2.240588 -0.578096 0.277609 -1.454603 1.164918 -1.218218 2.515978 0.994291 -1.332758 -0.202590 -1.181625 -2.134953
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -1.459664 1.633029 -2.046256 -0.824122 -0.803757 -0.590466 3.967565 2.759612 0.901238 -0.318759 -0.136046 -0.678754 4.358717 -3.195737 -1.260473 1.102999 1.665683 1.358091 -0.375787 -4.348937
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_de/assign_78_mast0_go/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma/assign_6_pt1_sel_i -1.803776 -0.010394 0.876562 -2.656034 1.851762 3.867460 2.016772 5.723724 -0.951638 0.812388 -0.599319 -0.345525 -0.195398 -0.096680 2.043195 0.964270 0.217123 2.685622 2.734285 -0.176133
wb_dma/wire_mast1_adr -1.425310 -3.377378 2.255107 0.216638 2.493266 0.588780 0.440508 1.617324 -1.030752 1.120698 4.038551 2.008475 -2.220287 -2.514740 -1.791086 1.345243 0.140048 2.980085 5.002112 3.292669
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_wb_slv/input_wb_stb_i -1.130985 1.225145 0.751723 1.809081 -1.487860 -1.529306 -2.917837 3.984815 0.332482 -1.700906 2.778733 -0.904355 -0.199307 -3.369914 2.049874 1.746297 -2.688514 -0.928465 1.126866 0.798897
wb_dma_de/reg_adr1_cnt -0.719230 1.452191 -0.497378 1.152538 -1.450599 3.026829 3.971828 1.662133 -0.050018 -0.888283 0.336514 -1.703245 -0.228119 -1.667364 -1.819921 0.910508 -0.675379 0.671978 4.234057 2.541361
wb_dma_ch_sel/always_42/case_1/stmt_4 -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_ch_sel/always_42/case_1/stmt_2 1.106414 -1.473573 -1.724454 -1.636728 -0.512701 -1.256263 3.299720 0.870610 1.025840 0.533539 -1.396256 -0.580276 -2.334277 2.457775 3.032929 0.390296 -0.326808 1.057218 1.002022 -2.185105
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.984396 -0.166822 -2.389408 -2.037171 2.136990 1.148053 -3.261623 6.007071 0.636059 1.746202 1.149104 0.703845 3.757688 1.706220 2.269120 -0.293392 1.773258 4.867320 -4.237143 1.367496
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.201960 -1.434094 -0.228971 -1.148044 1.769535 -0.380629 -0.724958 0.563929 2.109081 -4.236548 -2.103306 -1.844378 -0.599217 -0.457145 -3.050388 -2.009736 -1.512699 -0.702701 1.517170 -3.006543
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.843721 -0.187295 -2.023305 1.803088 1.138360 1.328027 -1.508281 1.903382 -0.569790 0.460925 -0.098706 -2.165738 3.852893 -4.559233 1.074869 -0.679266 -0.890792 -0.167241 2.463554 1.666089
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -1.225421 1.414473 -1.695604 -0.711102 -1.140356 -0.659396 3.667586 3.271944 0.326869 0.482309 0.042881 -0.896889 4.586188 -2.809741 -1.098851 -0.332508 2.031278 1.807286 0.843557 -3.749865
wb_dma_ch_sel/always_3/stmt_1/expr_1 -1.166474 -1.839393 -2.907135 1.385679 -1.275534 3.984509 2.742784 1.693062 -1.401432 0.680637 -0.052706 -0.734763 -0.529005 2.079862 3.693584 0.263499 -0.987034 3.304801 -0.556490 0.510557
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -1.256086 -0.555877 -1.336152 -1.247828 -0.894681 1.088072 0.041641 5.133391 -1.340209 -1.063988 2.168707 2.083654 1.054294 0.267451 0.057057 -0.649509 0.236277 3.805651 0.426469 4.367409
wb_dma/wire_txsz 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_de/always_14/stmt_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_wb_slv/reg_rf_ack -1.130985 1.225145 0.751723 1.809081 -1.487860 -1.529306 -2.917837 3.984815 0.332482 -1.700906 2.778733 -0.904355 -0.199307 -3.369914 2.049874 1.746297 -2.688514 -0.928465 1.126866 0.798897
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.986270 0.743748 -1.694671 2.238442 -0.923324 -1.137840 1.346504 -0.931295 2.301646 2.665860 4.305826 -0.821757 0.479030 -1.192642 2.906594 2.188875 -0.502287 2.042182 -1.582145 1.280338
wb_dma/wire_de_csr_we -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.441243 -1.538489 -0.126875 2.008164 -1.950623 -3.096303 -4.063399 0.442775 -1.519918 -2.102480 1.391160 2.134569 -1.484889 -2.161016 1.041862 1.261770 -3.118089 -3.498564 2.022302 5.055099
wb_dma/wire_ch1_txsz 0.793294 -0.322029 0.971252 -2.946947 0.584302 -1.820871 2.799734 2.115269 1.471582 0.141987 -1.462412 -0.740000 -2.356274 1.009319 1.982948 0.080614 0.065688 0.431735 2.261748 -4.083202
wb_dma_rf/inst_u9 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u8 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u7 -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_rf/inst_u6 -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_rf/inst_u5 -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_rf/inst_u4 -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_rf/inst_u3 -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_rf/inst_u1 -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_rf/inst_u0 0.800711 2.857675 -0.078209 2.085008 0.382966 -0.576598 -0.760666 -0.146695 0.163687 2.188039 2.954217 0.688877 2.464158 -2.004968 0.966929 0.424221 1.695713 1.143415 -2.964242 0.860439
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.116834 3.127075 -2.536704 -1.260258 -1.840538 1.545324 4.559732 3.807430 -1.171122 -0.239577 1.157057 2.548570 3.214921 -0.026503 -0.009015 -0.318042 2.723982 4.172682 -2.657549 1.962930
wb_dma_inc30r/assign_2_out -0.109163 2.245259 -2.376209 -1.436037 0.436424 2.878206 3.785676 2.340941 1.873330 -2.694045 -0.148984 -0.936072 1.727262 -1.322766 -3.622729 -0.823112 0.257726 2.258291 2.009944 3.892163
wb_dma/wire_mast1_din -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma_ch_sel/assign_2_pri0 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_rf/input_de_adr0_we -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_wb_mast/always_1/if_1/stmt_1 -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_ch_sel/always_48/case_1/cond 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_rf/input_wb_rf_we -1.773436 0.655723 0.302428 2.027411 -3.780510 2.772939 0.977517 -1.247775 -4.022157 0.710431 1.367080 1.732419 2.488731 0.475754 3.409800 -2.067075 -0.390627 0.104097 -3.337905 -0.344593
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/assign_7_pt0_sel_i 1.022410 -0.773406 -1.355398 -3.331470 -1.151379 -2.711057 2.381486 1.545009 0.825020 -1.240069 -1.267474 -0.079624 -0.934266 2.053644 -1.969382 -1.392303 0.856014 1.511227 1.829364 -1.046027
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.885527 -2.520477 -3.429450 0.733635 -1.759850 2.616168 3.663620 -0.170662 -0.852824 -1.888542 -0.713258 -0.317311 -0.765491 1.229941 0.555856 -0.886465 -1.515208 2.287958 0.765285 0.922731
wb_dma_wb_mast/wire_mast_pt_out 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
assert_wb_dma_ch_arb/input_state -0.923872 -0.064621 -2.438242 0.129349 -2.245147 -0.739862 0.151019 4.444438 0.099143 -2.287049 3.128622 1.001184 0.591032 -1.362057 1.289383 0.792612 -1.697577 2.423291 0.151446 3.546369
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma/wire_ch0_csr -0.699966 0.489509 -1.003020 -2.464576 1.501157 -2.035574 1.993246 2.117727 1.596369 5.832829 3.082226 0.814830 4.931115 -0.943186 2.526241 -0.045791 1.949224 1.481510 1.045281 0.954709
wb_dma_de/assign_69_de_adr0/expr_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_wb_slv/wire_pt_sel 1.560545 0.872801 2.147493 -6.005166 -0.855466 -0.237122 1.884099 4.696467 -1.516024 0.636052 -0.430410 2.301647 -2.284682 2.023813 1.167764 -1.182735 0.919035 2.292583 4.283362 3.734437
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.782737 -2.274345 -2.649294 2.036675 2.474413 -5.381916 -0.774677 0.758461 0.969756 0.947740 1.703884 2.689181 -0.450630 -1.078315 -0.035254 3.864850 1.788051 -0.745680 -0.652621 -1.169045
wb_dma_ch_sel/wire_de_start 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_wb_mast/assign_3_mast_drdy -0.888768 -1.241741 1.656483 -0.421909 -2.983166 1.001394 -0.189669 1.250284 1.023358 0.642440 3.219711 -0.152043 -3.287872 4.837816 0.117816 5.479538 -0.841165 2.515553 -3.623525 -3.101414
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_de/always_5/stmt_1 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/input_mast1_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/reg_mast0_adr -1.996487 0.166412 1.384237 1.076350 -1.109286 4.029897 -0.289643 1.294300 0.976649 -1.036925 0.413956 -4.092783 -2.015750 -0.527639 -0.885172 4.098452 -3.195560 -0.623757 2.370288 -1.011316
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -1.091217 -2.832112 1.685349 0.945137 1.438334 1.226689 -1.605406 2.640851 0.170133 1.932617 0.912969 -1.937800 -3.010252 0.962311 4.106306 1.237171 -1.363145 2.328356 0.997032 -3.015447
wb_dma_ch_rf/assign_15_ch_am0_we -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_rf/inst_u2 -1.601950 -0.873146 -1.112915 2.560419 -0.257021 3.472354 1.475175 -0.966448 -0.716877 2.180513 1.151871 0.218565 2.111955 2.078722 1.262708 -0.499727 1.101387 2.458978 -3.676245 -1.851007
wb_dma_ch_rf/wire_ch_adr1_dewe -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_rf/always_17/if_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_de/assign_71_de_csr -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/always_42/case_1 -1.351124 -0.781645 -2.008362 -2.675530 2.120893 -0.570434 -1.795939 5.418534 -0.265859 2.443016 0.965048 2.844759 3.921171 2.001948 2.305589 0.417285 2.390911 2.773741 -3.343537 -0.721941
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_sel/always_6/stmt_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_rf/reg_ch_chk_sz_r 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_sel/always_3/stmt_1 -1.166474 -1.839393 -2.907135 1.385679 -1.275534 3.984509 2.742784 1.693062 -1.401432 0.680637 -0.052706 -0.734763 -0.529005 2.079862 3.693584 0.263499 -0.987034 3.304801 -0.556490 0.510557
wb_dma/wire_pointer2_s -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.583369 -1.975087 0.155143 -1.190202 0.592616 -1.337566 0.442410 0.001210 0.520446 -3.155145 -0.587847 1.794647 -3.191087 -0.931858 -1.789081 0.552375 -1.602139 -1.021272 3.449753 3.093708
wb_dma_ch_rf/input_de_txsz 0.364616 -0.386554 -3.651145 -2.102133 0.042740 1.561728 0.627517 1.739582 1.727150 1.283615 0.193264 -1.601439 0.841520 1.337432 2.581998 1.533894 -1.109733 2.279316 -0.010645 4.013635
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_wb_if/input_pt_sel_i -0.632551 0.636630 0.630247 -3.162226 -1.306203 -0.057141 2.974451 6.650564 -1.334119 1.815505 0.041894 -0.518197 -0.431416 2.283673 -0.542581 0.526549 2.313028 3.226315 3.769198 -1.101853
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -1.899364 -1.340690 1.047507 -0.444997 -1.714389 4.306468 0.572414 1.573082 0.680584 0.220719 0.471230 -2.901701 -2.795318 3.754733 0.935245 4.459164 -1.958619 2.219191 -1.739041 -4.367132
wb_dma/wire_mast0_go 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_1/stmt_1 -0.327536 -1.776797 -1.015147 -0.051610 2.064242 -2.032995 -4.099235 -1.365797 4.002455 -0.434006 2.231076 -2.633750 0.769469 -2.698189 0.169799 0.999386 -2.784113 0.041701 -0.533656 0.144084
wb_dma_ch_rf/always_10/if_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_165_req_p1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.173567 -2.247620 -2.672169 -1.962117 0.553578 2.408858 2.054689 1.179302 1.228545 0.782431 -1.293656 -2.047112 -1.253027 2.381554 2.288903 0.993874 -1.342390 2.329186 1.401942 0.899475
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/always_2/stmt_1 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/assign_115_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.413232 -0.242628 -2.252275 -4.065206 1.233213 -0.638167 3.126238 -0.278372 0.500487 -0.447564 0.524593 3.242485 0.388090 1.104973 -0.170025 0.359866 2.309222 4.538439 -4.665349 -0.581432
wb_dma/wire_de_txsz 1.478200 1.586348 -2.913920 -2.529114 0.397863 1.157223 0.716006 -0.129058 3.852851 1.669165 0.150757 -3.933583 0.571237 0.369324 3.311825 1.433997 -2.026214 1.270963 -0.093463 3.110860
wb_dma_wb_slv/input_slv_pt_in 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
assert_wb_dma_ch_sel/input_ch0_csr -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.281489 0.505582 1.376547 -0.254131 -0.547335 3.171429 1.914810 -0.293776 2.514772 0.949767 0.069427 -4.748509 -2.954222 1.668088 2.079859 2.899891 -2.228239 1.298096 -0.214466 -4.850011
wb_dma_ch_sel/assign_149_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_de/wire_adr0_cnt_next -2.533464 -2.564485 1.287209 -0.200921 1.731609 1.744030 1.562696 0.044592 1.543064 -1.539250 2.689518 -0.092881 0.028778 -1.861148 -5.385284 -0.468019 -0.379156 3.577664 1.957928 -0.586617
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.656536 2.372524 -1.458776 2.229205 0.022914 -0.397904 2.567073 1.489807 -0.871242 4.436207 3.436939 2.218034 0.457202 -0.428887 3.567492 3.999014 3.049908 2.615649 -2.659823 1.744199
wb_dma_ch_rf/always_23/if_1/block_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_rf/wire_ch0_txsz 0.558423 1.852666 -1.951978 -2.428025 -1.790887 0.528729 -0.238902 -0.290504 1.789814 0.581966 -1.164832 -3.659053 1.496874 0.825545 6.431961 -1.320369 -3.012151 -0.638810 -2.148771 -0.726005
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.236684 -2.695207 0.253265 2.005079 2.903443 -1.102762 -0.768453 -2.657428 1.810536 0.537488 1.165673 -1.602738 -0.965890 -2.597350 2.131423 1.036699 -2.229951 -1.184325 0.088594 -5.292327
wb_dma_de/always_6/if_1/if_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_sel/assign_128_req_p0 -0.787885 0.925655 -3.014179 0.088634 -3.299382 1.149150 0.312994 5.110641 -0.849194 0.169829 1.771237 0.324786 1.802173 1.108229 2.251167 1.488901 -0.608168 1.940668 -0.181243 4.683213
wb_dma_de/assign_77_read_hold/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/wire_de_adr0 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_de/wire_de_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_wb_mast/always_4 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_wb_mast/always_1 -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_rf/wire_ch3_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_ch_rf/reg_ptr_valid -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_sel/always_9/stmt_1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_rf/assign_6_csr_we/expr_1 -0.646060 -2.654269 -2.715158 0.475609 0.244813 -3.976193 -1.899506 -0.956736 -0.865408 -0.227321 0.431962 2.845450 1.816459 -0.524356 3.189744 -0.105074 -0.555998 -1.997549 -2.814747 -1.846383
wb_dma_ch_sel/assign_154_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
wb_dma/wire_ch5_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_pri_enc/wire_pri10_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_20_ch_done_we 0.452287 -1.381658 -2.594740 0.981361 -0.883999 -1.532409 1.257136 1.164657 0.267871 1.851041 2.567935 1.078381 -0.233415 0.680117 4.498107 1.351965 -0.214528 2.463996 -1.743165 0.263322
wb_dma_wb_mast/input_wb_ack_i -0.323721 -2.393374 2.423491 -0.677179 1.838044 0.932490 -0.063517 0.612554 -0.783861 3.081000 0.025403 1.677564 -4.341033 3.132018 4.983831 4.526828 -0.236174 -0.020356 -1.473379 -3.712654
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_rf/input_dma_rest -1.353391 -3.784374 -0.218961 -1.845462 3.623158 0.307458 1.466375 -1.044590 0.630208 -0.608191 -0.312191 0.485266 -1.035655 -1.127600 -1.320966 0.090713 -0.653352 0.893395 2.386306 -2.735023
wb_dma_ch_sel/always_5/stmt_1 2.579304 1.424735 -1.199505 0.216104 0.933049 -3.404984 2.237997 -0.884741 3.878888 1.975963 2.936313 -0.929337 -0.590035 -1.328948 1.151711 1.481260 0.824488 1.870781 -0.379252 0.063142
wb_dma_ch_sel/always_40/case_1 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma/wire_de_csr -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.656536 2.372524 -1.458776 2.229205 0.022914 -0.397904 2.567073 1.489807 -0.871242 4.436207 3.436939 2.218034 0.457202 -0.428887 3.567492 3.999014 3.049908 2.615649 -2.659823 1.744199
wb_dma_ch_sel/always_37/if_1/if_1 0.867454 -1.240801 -0.703764 1.248993 0.416085 -1.070161 1.614864 -3.964637 -1.259778 0.929677 2.961257 3.415970 1.401655 -1.116136 1.367071 -4.599929 1.394101 3.591253 -3.430300 0.312748
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_rf/always_10/if_1/if_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/input_ch3_adr0 -1.799437 -4.357169 0.242262 0.447503 0.742700 0.573839 -0.129251 -0.527621 -1.102526 -2.984561 1.139314 1.830196 -1.364076 -0.836096 -3.369362 -1.488814 -0.826100 2.156263 1.436879 0.261882
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_de/wire_de_txsz 1.478200 1.586348 -2.913920 -2.529114 0.397863 1.157223 0.716006 -0.129058 3.852851 1.669165 0.150757 -3.933583 0.571237 0.369324 3.311825 1.433997 -2.026214 1.270963 -0.093463 3.110860
wb_dma_rf/input_de_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_rf/input_de_adr0 -0.589673 -3.175664 0.306516 -0.787512 1.463189 -1.535985 -3.899767 -2.125323 1.983421 -2.435569 3.014590 1.062826 -0.574029 -0.920847 -2.866267 0.153066 -1.553977 2.200542 -3.202061 -0.056639
wb_dma_de/always_2/if_1 -1.640396 -2.088663 0.874831 1.549032 2.577118 -0.130426 -1.134759 -0.826501 1.767470 -1.835247 3.944849 0.365437 0.532686 -3.607899 -3.876829 -0.781161 -0.340088 3.307519 -0.624159 -0.986751
wb_dma_ch_sel/assign_102_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.991320 -0.199186 3.819544 1.099086 0.364451 2.703523 0.885662 1.190249 -3.722976 1.810814 3.511699 3.311145 -0.652864 -1.368720 1.671501 -0.946194 1.411767 3.680151 -0.598197 -0.787755
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_wb_mast/assign_4_mast_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -1.091217 -2.832112 1.685349 0.945137 1.438334 1.226689 -1.605406 2.640851 0.170133 1.932617 0.912969 -1.937800 -3.010252 0.962311 4.106306 1.237171 -1.363145 2.328356 0.997032 -3.015447
wb_dma_ch_rf/always_2/if_1 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma/input_wb1_err_i -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_sel/assign_121_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_sel/assign_4_pri1 1.013329 -2.029203 -3.274952 -1.700281 -1.647769 -2.261282 3.546978 0.135080 0.943779 -1.575730 0.030705 1.157596 -1.367243 1.380328 0.495398 -0.188077 -0.701368 1.443278 1.065638 1.145822
wb_dma_de/always_2/if_1/cond -0.962484 -2.103377 0.761586 1.819391 2.424040 -0.258348 0.751178 -0.711145 2.243122 0.493730 3.920858 -0.858745 -1.285783 -3.571942 -1.801528 1.971132 -1.040125 1.797790 3.012772 0.272149
wb_dma_ch_rf/reg_ch_csr_r 0.100537 -0.505651 2.565621 2.173465 1.670141 0.317271 3.409373 -0.783267 -1.903581 2.043601 3.174051 3.147049 -2.249007 -1.901979 -1.175794 1.607672 2.372157 2.368508 1.286014 -1.009107
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_wb_if/wire_slv_we -2.546703 -0.791054 2.626208 1.411387 -2.632192 2.793759 1.495893 -1.525525 -4.654754 0.576919 1.562933 2.543242 1.150436 -0.137798 2.910172 -2.346231 -0.464060 0.080464 -1.828413 -3.059875
wb_dma_de/assign_70_de_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/reg_ch_sel_r 0.867454 -1.240801 -0.703764 1.248993 0.416085 -1.070161 1.614864 -3.964637 -1.259778 0.929677 2.961257 3.415970 1.401655 -1.116136 1.367071 -4.599929 1.394101 3.591253 -3.430300 0.312748
wb_dma_ch_sel/always_38/case_1/stmt_1 1.581801 1.023808 -1.866102 2.622915 2.255151 -0.821103 -0.022713 -1.221747 2.810392 2.668905 2.102515 -2.833917 0.095501 -3.442528 2.943736 1.807658 -0.813239 0.198025 1.341806 2.390208
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/always_38/case_1/stmt_2 1.106414 -1.473573 -1.724454 -1.636728 -0.512701 -1.256263 3.299720 0.870610 1.025840 0.533539 -1.396256 -0.580276 -2.334277 2.457775 3.032929 0.390296 -0.326808 1.057218 1.002022 -2.185105
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_pri_enc/wire_pri30_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/reg_ch_sel_d -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_rf/assign_14_ch_adr0_we -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_rf/wire_ch1_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.647729 2.074937 -0.068278 2.403033 1.274392 2.522390 4.345875 1.499547 2.098112 -2.553800 0.165803 -3.436362 1.243408 -3.935153 -2.757682 -2.377851 -0.156885 2.073210 2.454600 -3.851116
wb_dma_rf/wire_pause_req 1.101761 -2.277750 -2.067979 -0.101860 0.516825 -6.078470 -0.042620 -2.591021 -0.532748 -0.075662 1.642769 4.158913 0.415339 -1.842327 1.319396 0.187842 0.351269 -1.811606 -0.854448 -0.127208
wb_dma_ch_sel/assign_95_valid -0.070155 3.172096 -0.012095 1.999038 -2.264383 -0.347187 -1.014317 0.516393 3.066596 2.150968 6.145704 -1.443485 2.152089 -0.880500 2.100241 2.678866 -0.908876 2.413957 -4.812729 0.116493
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.885527 -2.520477 -3.429450 0.733635 -1.759850 2.616168 3.663620 -0.170662 -0.852824 -1.888542 -0.713258 -0.317311 -0.765491 1.229941 0.555856 -0.886465 -1.515208 2.287958 0.765285 0.922731
wb_dma_ch_rf/reg_ch_stop -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_146_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/input_dma_abort -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/input_adr1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/input_adr0 -1.571086 -2.499764 1.761387 3.761029 1.163546 0.267151 -3.155465 -0.185828 -1.408496 -3.145586 1.306303 0.196186 -1.401752 -2.567991 -1.136418 -2.239215 -0.999726 0.907371 -0.136715 -2.572233
wb_dma_ch_arb/reg_next_state -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_wb_mast/input_wb_err_i -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_wb_if/wire_wbs_data_o -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma_de/assign_73_dma_busy 1.404014 -2.367020 -2.886955 -2.400905 0.482293 -1.760216 -0.125713 -6.299300 1.123082 -1.854116 0.078342 0.150586 0.346612 -2.277016 1.637391 -2.866347 -3.255668 -0.358915 -0.716472 2.343921
wb_dma_de/always_22/if_1 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_rf/wire_ch2_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_de/input_de_start 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_pri_enc_sub/always_3/if_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.488266 1.311962 -1.785780 -1.955809 -0.491011 -1.770323 -1.376443 2.286748 2.303646 -1.310160 0.566950 -1.261294 1.200591 -1.222340 0.881076 0.447621 -1.539520 -0.038405 0.158055 2.253967
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma_ch_rf/always_25/if_1/if_1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/assign_98_valid/expr_1 -1.320176 1.372266 0.331756 5.455228 -1.669337 2.423728 -1.084639 -0.828239 -0.220080 0.129844 4.525904 -1.052989 1.338140 -2.695618 0.088423 0.737356 -1.116004 1.759167 -2.568812 0.961262
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.231787 0.992569 0.811871 2.577327 0.200572 0.281483 2.668128 -0.727488 -1.435244 3.117033 3.909548 2.631090 -1.021243 -1.283964 0.485415 1.974517 2.403245 2.888591 -0.525129 2.224655
wb_dma_ch_sel/reg_pointer -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_wb_if/input_wb_err_i -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/input_de_csr -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/input_de_adr0_we -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_sel/assign_161_req_p1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.100537 -0.505651 2.565621 2.173465 1.670141 0.317271 3.409373 -0.783267 -1.903581 2.043601 3.174051 3.147049 -2.249007 -1.901979 -1.175794 1.607672 2.372157 2.368508 1.286014 -1.009107
wb_dma_ch_sel/assign_129_req_p0 -0.787885 0.925655 -3.014179 0.088634 -3.299382 1.149150 0.312994 5.110641 -0.849194 0.169829 1.771237 0.324786 1.802173 1.108229 2.251167 1.488901 -0.608168 1.940668 -0.181243 4.683213
wb_dma_de/wire_de_ack -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_arb -1.234943 -2.033289 -2.061577 4.935126 -2.267160 1.994719 1.487853 -0.040461 -3.849350 1.800889 2.251565 2.582276 1.010312 0.883321 2.489272 -0.476170 1.005784 2.370183 -1.773008 1.646757
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_pri_enc_sub/always_3/if_1/cond 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.885527 -2.520477 -3.429450 0.733635 -1.759850 2.616168 3.663620 -0.170662 -0.852824 -1.888542 -0.713258 -0.317311 -0.765491 1.229941 0.555856 -0.886465 -1.515208 2.287958 0.765285 0.922731
wb_dma/wire_de_txsz_we 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
wb_dma_ch_pri_enc/wire_pri16_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.209491 -0.630847 -2.480095 -0.049571 -3.248973 -1.936753 2.849556 2.964157 -0.819343 -1.544015 2.608769 2.788880 -0.662716 0.265999 1.028036 0.542564 -0.391496 2.228620 0.740273 3.318898
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_pri_enc/wire_pri7_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_wb_if/wire_mast_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.833495 0.894626 -3.340225 0.150407 -0.538441 2.757944 1.907849 -1.339077 1.675910 0.850513 -1.198861 -3.635979 0.612710 0.987413 4.113350 -0.713455 -1.709178 1.532688 -1.767882 0.184702
wb_dma_wb_if/input_wb_cyc_i 0.129424 -0.035893 3.729554 -1.542236 -0.579056 0.228007 -2.959921 5.279276 -2.339923 3.155096 1.723260 -0.659597 -2.586970 0.872939 2.877015 -0.720075 -0.323209 2.144963 4.949980 2.834662
wb_dma_ch_sel/assign_97_valid -1.531020 2.610475 0.013782 2.700922 -0.589526 0.616728 -2.202671 1.490681 2.488224 0.953735 6.009661 -1.538459 2.506131 -3.346945 0.966093 4.046384 -1.607122 1.450767 -3.645948 0.030830
wb_dma/wire_mast0_drdy 0.087498 -2.058553 1.155332 -2.807277 -2.503888 -0.453030 -1.444069 -1.834144 1.911323 0.683392 2.832363 -0.941170 -2.135455 3.159315 -0.394268 4.520579 -1.627329 2.029182 -3.312963 -2.319141
wb_dma_ch_pri_enc/wire_pri8_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_if/wire_pt_sel_o -0.632551 0.636630 0.630247 -3.162226 -1.306203 -0.057141 2.974451 6.650564 -1.334119 1.815505 0.041894 -0.518197 -0.431416 2.283673 -0.542581 0.526549 2.313028 3.226315 3.769198 -1.101853
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_pri_enc/wire_pri22_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/assign_135_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/wire_gnt_p0_d -2.338243 -2.959481 -1.218500 4.473551 0.229967 4.730557 1.491900 0.741515 -3.925014 1.719238 1.192037 1.229793 0.340297 0.015757 2.090305 -0.782754 0.478982 3.133369 0.341383 1.240791
wb_dma_de/assign_20_adr0_cnt_next -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.071989 -1.529149 -1.022437 -2.513456 -0.148553 -0.298436 1.159451 2.049068 0.295508 -1.569593 -1.498313 -1.045609 -1.334414 1.431748 -2.497987 -1.108641 0.088481 2.081795 2.706466 -0.108884
wb_dma_ch_sel/assign_153_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_de/assign_82_rd_ack/expr_1 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.452287 -1.381658 -2.594740 0.981361 -0.883999 -1.532409 1.257136 1.164657 0.267871 1.851041 2.567935 1.078381 -0.233415 0.680117 4.498107 1.351965 -0.214528 2.463996 -1.743165 0.263322
wb_dma_de/reg_de_csr_we -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma/wire_wb0_ack_o 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_ch_sel/always_9/stmt_1/expr_1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_pri_enc/wire_pri23_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_103_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.327536 -1.776797 -1.015147 -0.051610 2.064242 -2.032995 -4.099235 -1.365797 4.002455 -0.434006 2.231076 -2.633750 0.769469 -2.698189 0.169799 0.999386 -2.784113 0.041701 -0.533656 0.144084
wb_dma_rf/wire_ch1_txsz 0.793294 -0.322029 0.971252 -2.946947 0.584302 -1.820871 2.799734 2.115269 1.471582 0.141987 -1.462412 -0.740000 -2.356274 1.009319 1.982948 0.080614 0.065688 0.431735 2.261748 -4.083202
wb_dma_de/always_23/block_1/stmt_13 0.107577 -0.415620 1.411556 -0.359714 3.167083 0.282389 0.530446 -1.268345 4.243401 2.703532 2.517224 -4.256193 0.076181 -3.576948 2.029776 -0.947554 -1.468532 2.813199 2.145324 -1.817224
wb_dma_de/always_23/block_1/stmt_14 0.167212 -0.276688 -5.040280 -3.495233 0.651654 1.274780 -0.312266 -1.092241 0.337818 -3.250906 0.468283 1.995035 3.255761 -0.733794 -0.706792 -0.983968 -0.532605 3.855076 -6.076705 3.230084
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.104375 -0.227923 -3.473662 -0.077937 -2.404868 -0.116440 3.489354 0.024329 -0.209644 0.377390 -0.091557 0.533373 0.077572 1.961533 2.759280 -0.433930 0.038231 1.830484 -1.139121 1.243286
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_ch_rf/input_ch_sel 0.195913 -4.638624 -0.362440 -4.788911 4.015841 -1.649197 -2.756815 -4.529397 -0.373260 1.594332 0.922281 1.551891 0.553338 -2.653781 4.526438 -2.688427 -2.654368 0.523738 0.515597 0.624248
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_wb_if/wire_wb_addr_o -2.028609 0.392309 0.406093 1.041490 -1.490062 2.636254 -0.389986 3.992525 -0.902263 -1.787894 0.778004 -1.221447 -0.099758 -1.199432 -1.241704 1.114576 -1.551260 0.469883 2.910009 2.327590
wb_dma_ch_rf/wire_ch_txsz_we 0.833495 0.894626 -3.340225 0.150407 -0.538441 2.757944 1.907849 -1.339077 1.675910 0.850513 -1.198861 -3.635979 0.612710 0.987413 4.113350 -0.713455 -1.709178 1.532688 -1.767882 0.184702
wb_dma_de/assign_70_de_adr1/expr_1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_ch_sel/assign_116_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.271866 -0.813728 1.198386 2.678463 0.757940 -0.965778 -0.629414 -1.632626 2.366626 -0.013140 1.647591 -3.068315 -2.060036 -1.968068 2.617622 0.397255 -2.563087 -0.238277 -0.141168 -4.935510
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_wb_mast/wire_wb_addr_o -2.028609 0.392309 0.406093 1.041490 -1.490062 2.636254 -0.389986 3.992525 -0.902263 -1.787894 0.778004 -1.221447 -0.099758 -1.199432 -1.241704 1.114576 -1.551260 0.469883 2.910009 2.327590
wb_dma_ch_rf/reg_ch_csr_r2 0.209491 -0.630847 -2.480095 -0.049571 -3.248973 -1.936753 2.849556 2.964157 -0.819343 -1.544015 2.608769 2.788880 -0.662716 0.265999 1.028036 0.542564 -0.391496 2.228620 0.740273 3.318898
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/assign_11_pri3 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_de 0.924288 0.947067 -0.482125 2.412618 -0.482716 -1.056611 1.335292 -1.863424 -1.474028 3.167856 3.733003 2.910740 0.889526 -1.449708 2.401643 1.679252 1.612825 1.163815 -2.675377 1.590064
wb_dma_wb_slv/wire_wb_data_o -0.096434 0.866881 2.252468 -3.422669 -0.797589 0.029474 0.213177 2.480036 -0.117312 -4.987555 0.698713 0.394712 -1.355680 -2.975278 -3.410141 -1.766907 -1.641149 0.988864 3.776311 1.736325
wb_dma_inc30r/always_1/stmt_1 -0.584264 2.846225 -0.657487 1.379164 1.182769 2.923599 3.243507 2.392841 2.583019 -2.311558 0.162393 -3.463801 1.523022 -2.323213 -2.936644 -3.814033 0.139081 2.754155 2.795371 0.609519
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/assign_127_req_p0 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_94_valid 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_pri_enc/wire_pri12_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/always_20/if_1/block_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.031756 -1.843102 -2.999680 1.224866 -2.517802 -1.986344 3.263777 1.935856 -0.524428 -0.668083 2.115274 1.847363 -1.213806 0.593976 3.514465 0.578594 -0.786529 2.279281 -0.438909 -0.406282
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_wb_if/input_slv_din -0.096434 0.866881 2.252468 -3.422669 -0.797589 0.029474 0.213177 2.480036 -0.117312 -4.987555 0.698713 0.394712 -1.355680 -2.975278 -3.410141 -1.766907 -1.641149 0.988864 3.776311 1.736325
wb_dma_ch_sel/assign_94_valid/expr_1 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.136031 1.369791 -1.588676 -1.409193 -0.319378 -2.760774 -1.134180 3.800262 2.144119 -0.487079 0.402276 -1.456890 0.999310 -1.515739 4.003185 1.330903 -1.592243 -0.374193 -0.766788 -1.837800
wb_dma_de/always_21 -1.091217 -2.832112 1.685349 0.945137 1.438334 1.226689 -1.605406 2.640851 0.170133 1.932617 0.912969 -1.937800 -3.010252 0.962311 4.106306 1.237171 -1.363145 2.328356 0.997032 -3.015447
wb_dma_de/always_22 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_de/always_23 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_ch_pri_enc/wire_pri1_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/assign_78_mast0_go 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/wire_dma_done 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_rf/input_wb_rf_adr 0.934101 4.643189 1.851686 -0.278822 -0.261382 -4.853977 -0.002423 3.642489 -0.710472 -0.890251 0.197141 0.678403 2.612854 -4.911250 2.468940 -3.802187 1.411243 -1.384773 0.483871 -3.956813
wb_dma_wb_if -0.254408 0.562884 2.750878 2.637239 -1.518346 0.345891 1.586460 -0.562660 -4.264082 0.496670 0.387262 2.615386 -1.645151 -0.407106 1.395330 -0.988846 1.141995 -0.740556 0.175968 -1.670174
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma_ch_pri_enc/wire_pri25_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_mast/reg_mast_cyc 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/input_wb_rf_we -1.254792 1.838558 1.201408 3.009291 -2.994657 4.702027 3.178313 -0.557379 -3.579840 0.494023 1.370780 1.237718 0.928644 0.217150 2.284552 -1.765836 0.443023 1.718310 -2.397638 -0.072059
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_rf/always_20 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_de/always_6/if_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_wb_slv/always_4/stmt_1 -1.631549 3.652983 3.778672 2.155208 -0.546202 -0.896434 -2.876618 4.484672 -1.533791 -0.270806 1.182002 -1.609935 0.479075 -4.128575 3.814285 1.216023 -1.165510 -2.734094 0.259016 -5.659455
wb_dma_de/assign_3_ptr_valid -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_wb_mast/input_pt_sel -0.985917 1.136829 1.652890 -3.305570 0.289581 1.133667 4.567197 6.599570 -0.888830 0.665222 0.007550 1.634123 -0.680436 0.163510 1.362841 1.694317 1.487582 1.820861 3.535900 -1.181255
wb_dma_ch_pri_enc/wire_pri15_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_slv/input_wb_we_i -2.330023 0.545931 2.126981 -2.271158 -2.165716 -3.260534 -1.006002 6.096843 0.713825 0.099465 3.023533 2.269239 0.711417 -0.748015 -0.871860 5.752095 -0.423343 -0.809026 0.060971 -2.235810
wb_dma_de/reg_tsz_cnt_is_0_r 0.364616 -0.386554 -3.651145 -2.102133 0.042740 1.561728 0.627517 1.739582 1.727150 1.283615 0.193264 -1.601439 0.841520 1.337432 2.581998 1.533894 -1.109733 2.279316 -0.010645 4.013635
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.644959 2.894433 -2.975090 -4.509808 -0.190202 -1.118911 4.393058 1.625229 2.058754 -1.120883 0.626733 1.763379 2.282007 0.179701 -0.633160 0.106884 2.244803 4.155461 -4.340170 -0.533804
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_mast1_drdy 0.267328 0.243620 0.017014 -0.300804 -1.453536 -2.681124 1.432778 2.077706 -0.063434 -1.063228 1.375410 2.167848 -0.490119 0.234049 -0.515890 0.168055 0.857480 0.593216 0.077683 -0.376704
wb_dma_ch_rf/wire_ch_csr_we -0.783657 0.943820 1.938952 1.644433 -1.165431 2.913027 0.570188 1.362748 -3.889268 2.074203 3.910112 3.222063 0.967115 -0.996271 2.287853 -0.570979 1.407887 3.577540 -2.022665 1.852430
wb_dma_ch_pri_enc/inst_u9 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_8_ch_csr 0.320445 1.075197 0.507920 1.072755 0.480875 0.560532 -0.454652 -0.621717 -0.855219 2.187975 4.266123 2.729323 2.006006 -1.953940 -0.026762 0.603168 1.597665 2.464375 -2.205978 3.436721
wb_dma_ch_rf/wire_this_ptr_set -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_pri_enc/inst_u5 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u4 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u7 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u6 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u0 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u3 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u2 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_de_start 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.787885 0.925655 -3.014179 0.088634 -3.299382 1.149150 0.312994 5.110641 -0.849194 0.169829 1.771237 0.324786 1.802173 1.108229 2.251167 1.488901 -0.608168 1.940668 -0.181243 4.683213
wb_dma_rf/wire_ch_stop -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_rf/input_de_adr0 -0.589673 -3.175664 0.306516 -0.787512 1.463189 -1.535985 -3.899767 -2.125323 1.983421 -2.435569 3.014590 1.062826 -0.574029 -0.920847 -2.866267 0.153066 -1.553977 2.200542 -3.202061 -0.056639
wb_dma_ch_rf/input_de_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_wb_if/input_wbs_data_i -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_de/reg_tsz_dec 0.864323 1.074713 -2.723581 -3.267752 0.409693 0.861600 0.160057 2.489326 2.636454 1.121753 0.334165 -2.201607 0.908311 0.356547 2.180514 1.601515 -1.165549 1.825212 0.948090 4.705216
wb_dma_ch_sel/input_ch0_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_sel/input_ch0_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/assign_162_req_p1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.173567 -2.247620 -2.672169 -1.962117 0.553578 2.408858 2.054689 1.179302 1.228545 0.782431 -1.293656 -2.047112 -1.253027 2.381554 2.288903 0.993874 -1.342390 2.329186 1.401942 0.899475
wb_dma_rf/wire_ch5_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_rf/wire_ch_am1_we -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_inc30r/wire_out -2.692740 -1.577730 0.855494 0.303553 0.050662 3.621533 2.345526 1.741479 -0.538737 -1.982489 1.776279 0.469507 0.265221 -0.891456 -5.178701 -1.064641 0.051197 4.036832 2.073727 1.051053
wb_dma_ch_pri_enc/reg_pri_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/input_wb0_we_i -2.330023 0.545931 2.126981 -2.271158 -2.165716 -3.260534 -1.006002 6.096843 0.713825 0.099465 3.023533 2.269239 0.711417 -0.748015 -0.871860 5.752095 -0.423343 -0.809026 0.060971 -2.235810
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.533464 -2.564485 1.287209 -0.200921 1.731609 1.744030 1.562696 0.044592 1.543064 -1.539250 2.689518 -0.092881 0.028778 -1.861148 -5.385284 -0.468019 -0.379156 3.577664 1.957928 -0.586617
wb_dma_ch_rf/wire_ch_txsz_dewe 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
wb_dma_de/always_22/if_1/stmt_2 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.392186 1.518070 -1.001455 -1.042765 -1.684400 -2.329138 -1.244872 5.781306 0.365310 -2.290194 1.653116 0.357058 0.379604 -1.737716 2.792988 0.489387 -1.677253 0.566434 0.301173 1.292465
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma/wire_de_ack -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_wb_mast/always_1/if_1 -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_wb_if/wire_wb_cyc_o 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/assign_143_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_wb_mast/wire_mast_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma/wire_slv0_dout -0.617342 4.997523 2.323560 2.077541 -1.236456 -0.840469 -2.165715 3.889836 -0.175244 -0.400386 0.039474 -3.468519 1.470434 -4.274807 3.595998 0.629075 -1.082545 -2.443929 -0.321077 -5.304508
wb_dma_ch_sel/reg_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/input_next_ch 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma_de/always_9 0.864323 1.074713 -2.723581 -3.267752 0.409693 0.861600 0.160057 2.489326 2.636454 1.121753 0.334165 -2.201607 0.908311 0.356547 2.180514 1.601515 -1.165549 1.825212 0.948090 4.705216
wb_dma_de/always_8 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_wb_mast/always_1/if_1/cond -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_rf/always_1/case_1/stmt_12 -0.135814 -0.599988 -0.530806 -1.402331 1.889490 -1.804254 -1.557830 2.440919 2.309579 -2.879175 -1.805009 -1.767043 -0.973373 -0.567777 -1.545016 -0.299810 -0.909749 -0.476764 1.524569 -2.065836
wb_dma_de/always_3 -0.719230 1.452191 -0.497378 1.152538 -1.450599 3.026829 3.971828 1.662133 -0.050018 -0.888283 0.336514 -1.703245 -0.228119 -1.667364 -1.819921 0.910508 -0.675379 0.671978 4.234057 2.541361
wb_dma_de/always_2 -1.640396 -2.088663 0.874831 1.549032 2.577118 -0.130426 -1.134759 -0.826501 1.767470 -1.835247 3.944849 0.365437 0.532686 -3.607899 -3.876829 -0.781161 -0.340088 3.307519 -0.624159 -0.986751
wb_dma_de/always_5 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_de/always_4 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_de/always_7 0.364616 -0.386554 -3.651145 -2.102133 0.042740 1.561728 0.627517 1.739582 1.727150 1.283615 0.193264 -1.601439 0.841520 1.337432 2.581998 1.533894 -1.109733 2.279316 -0.010645 4.013635
wb_dma_de/always_6 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_sel/input_ch3_txsz -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_11/if_1 0.209491 -0.630847 -2.480095 -0.049571 -3.248973 -1.936753 2.849556 2.964157 -0.819343 -1.544015 2.608769 2.788880 -0.662716 0.265999 1.028036 0.542564 -0.391496 2.228620 0.740273 3.318898
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/always_45/case_1/cond -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/assign_68_de_txsz 1.478200 1.586348 -2.913920 -2.529114 0.397863 1.157223 0.716006 -0.129058 3.852851 1.669165 0.150757 -3.933583 0.571237 0.369324 3.311825 1.433997 -2.026214 1.270963 -0.093463 3.110860
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_rf/always_20/if_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma/input_wb0s_data_i -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_de/reg_dma_done_d 0.946767 -1.523117 -1.659108 0.434046 0.538540 -1.971806 0.763456 -0.899576 0.786018 2.798730 0.822690 0.318257 -0.768729 1.231725 4.617994 1.361362 0.001887 0.516960 -1.648641 -1.933897
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_wb_slv/assign_1_rf_sel -0.441243 -1.538489 -0.126875 2.008164 -1.950623 -3.096303 -4.063399 0.442775 -1.519918 -2.102480 1.391160 2.134569 -1.484889 -2.161016 1.041862 1.261770 -3.118089 -3.498564 2.022302 5.055099
wb_dma_ch_rf/assign_23_ch_csr_dewe -2.104598 -2.855123 -2.147877 -2.404496 2.513787 3.022141 0.329846 4.139937 -1.723887 2.294743 -0.944658 1.097239 0.563694 2.186679 4.528354 1.916355 0.222422 2.633027 -0.831231 -0.963632
wb_dma_de/always_4/if_1/if_1/cond 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_sel/assign_376_gnt_p1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/wire_wr_ack 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.173567 -2.247620 -2.672169 -1.962117 0.553578 2.408858 2.054689 1.179302 1.228545 0.782431 -1.293656 -2.047112 -1.253027 2.381554 2.288903 0.993874 -1.342390 2.329186 1.401942 0.899475
wb_dma_ch_arb/always_1 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_arb/always_2 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma/wire_ch0_txsz 0.856754 0.738074 -2.788710 -1.111351 0.444020 1.215616 0.755524 0.321880 2.833383 1.968192 -0.573224 -3.683830 0.288972 0.975337 4.463845 1.476508 -1.627407 0.942102 -0.841415 0.132468
wb_dma_de/always_19 -1.425310 -3.377378 2.255107 0.216638 2.493266 0.588780 0.440508 1.617324 -1.030752 1.120698 4.038551 2.008475 -2.220287 -2.514740 -1.791086 1.345243 0.140048 2.980085 5.002112 3.292669
wb_dma_de/always_18 -1.996487 0.166412 1.384237 1.076350 -1.109286 4.029897 -0.289643 1.294300 0.976649 -1.036925 0.413956 -4.092783 -2.015750 -0.527639 -0.885172 4.098452 -3.195560 -0.623757 2.370288 -1.011316
wb_dma_de/always_15 -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_de/always_14 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/always_11 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/always_13 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma_de/always_12 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.335315 -0.420587 0.581549 -2.083380 -1.859558 -5.982914 -2.698649 0.854810 1.854296 -1.102934 3.132516 1.338351 1.684886 -2.169657 1.921589 -0.598487 -1.973171 -0.924459 -1.563999 -1.964254
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_pri_enc/wire_pri13_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/reg_read_r -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 0.090555 -1.979849 -2.124821 0.438814 -1.366177 -0.407393 3.295163 2.441465 -0.602951 1.355560 0.838813 0.825866 -2.013068 2.212088 4.776065 1.279822 -0.266541 2.471477 0.095882 -1.243943
wb_dma/assign_9_slv0_pt_in 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_rf/always_17/if_1/block_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.543159 -0.860196 2.768848 4.255385 1.098250 0.538895 2.608707 -2.694766 -1.160270 1.766970 3.648816 1.736888 -3.079523 -1.784982 -1.492344 0.733474 1.545258 2.283986 1.241654 -0.680195
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_pri_enc/wire_pri2_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/always_11/stmt_1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_rf/wire_ch_adr1_we -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel_checker/input_ch_sel -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_ch_sel/input_ch1_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma/wire_slv0_pt_in 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_rf/always_2/if_1/if_1/cond -0.646060 -2.654269 -2.715158 0.475609 0.244813 -3.976193 -1.899506 -0.956736 -0.865408 -0.227321 0.431962 2.845450 1.816459 -0.524356 3.189744 -0.105074 -0.555998 -1.997549 -2.814747 -1.846383
wb_dma_pri_enc_sub/reg_pri_out_d 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/always_4/case_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/wire_pri29_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_de/wire_read_hold 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_rf/wire_sw_pointer 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma/wire_slv0_din 2.538997 1.109783 -1.412791 -0.941866 2.509586 -0.999574 -2.200336 1.516668 0.717105 -4.287484 -0.066429 0.225706 -0.783895 -2.622793 -1.699905 -1.195762 0.837690 1.209572 0.314547 2.212311
wb_dma_ch_rf/input_dma_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_158_req_p1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_17_ch_am1_we -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_rf/assign_7_pointer_s -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_slv/always_5/stmt_1 -1.130985 1.225145 0.751723 1.809081 -1.487860 -1.529306 -2.917837 3.984815 0.332482 -1.700906 2.778733 -0.904355 -0.199307 -3.369914 2.049874 1.746297 -2.688514 -0.928465 1.126866 0.798897
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/input_dma_rest -1.353391 -3.784374 -0.218961 -1.845462 3.623158 0.307458 1.466375 -1.044590 0.630208 -0.608191 -0.312191 0.485266 -1.035655 -1.127600 -1.320966 0.090713 -0.653352 0.893395 2.386306 -2.735023
wb_dma_ch_sel/input_de_ack -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/reg_valid_sel 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.104375 -0.227923 -3.473662 -0.077937 -2.404868 -0.116440 3.489354 0.024329 -0.209644 0.377390 -0.091557 0.533373 0.077572 1.961533 2.759280 -0.433930 0.038231 1.830484 -1.139121 1.243286
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_wb_mast/always_4/stmt_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/assign_375_gnt_p0 -2.338243 -2.959481 -1.218500 4.473551 0.229967 4.730557 1.491900 0.741515 -3.925014 1.719238 1.192037 1.229793 0.340297 0.015757 2.090305 -0.782754 0.478982 3.133369 0.341383 1.240791
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma/inst_u2 0.924288 0.947067 -0.482125 2.412618 -0.482716 -1.056611 1.335292 -1.863424 -1.474028 3.167856 3.733003 2.910740 0.889526 -1.449708 2.401643 1.679252 1.612825 1.163815 -2.675377 1.590064
wb_dma/inst_u1 0.927810 0.466557 -1.296573 1.576410 0.650290 -0.749888 0.479548 -2.307869 0.312636 3.195419 3.244107 1.733629 2.006191 -0.790541 1.072010 0.870864 1.663255 1.696678 -2.989757 1.742676
wb_dma/inst_u0 -0.477610 2.314650 0.456331 2.416923 -0.921669 0.958138 -0.351157 -1.762652 -0.490102 1.140618 2.668648 0.427775 3.116471 -1.503375 0.589231 -1.198379 0.643219 0.452065 -3.427847 -0.085749
wb_dma/inst_u4 0.031328 -0.413435 1.164370 1.005407 -2.527051 -1.309082 -0.951489 5.522958 -2.486335 3.205842 1.675603 0.896529 -2.312414 3.950699 1.616103 1.047770 1.682528 2.304796 1.755460 0.968001
wb_dma_ch_rf/assign_2_ch_adr1 -0.220373 2.410840 -1.009403 2.701575 -4.130910 1.075362 2.630463 0.628639 -0.968241 -3.188582 -1.404667 -2.344510 -0.551457 -1.474025 0.703089 -0.587503 -2.202896 -1.940721 1.683555 -0.663190
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_de/wire_de_csr -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.200972 -2.556700 -2.914514 1.948446 -1.487573 2.419622 3.788067 -0.166172 -1.179877 -1.590505 -0.858177 -0.601481 -1.126347 0.842940 1.986954 -0.771551 -1.562702 1.860128 0.136727 -2.019864
wb_dma_ch_sel/always_40/case_1/stmt_2 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_pri_enc_sub 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/reg_ch_am1_r -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_de/assign_72_dma_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/reg_ptr_adr_low -1.880719 -0.745267 2.315819 -0.629508 0.395437 3.531760 0.261461 0.924629 1.143414 -1.102582 0.459052 -3.115863 -2.924194 -0.215500 -1.218251 3.692506 -2.559137 0.595935 1.789261 -3.038703
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_de/reg_state 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_ch_rf/always_26/if_1 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.413232 -0.242628 -2.252275 -4.065206 1.233213 -0.638167 3.126238 -0.278372 0.500487 -0.447564 0.524593 3.242485 0.388090 1.104973 -0.170025 0.359866 2.309222 4.538439 -4.665349 -0.581432
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_sel/assign_113_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_inc30r/always_1 -0.584264 2.846225 -0.657487 1.379164 1.182769 2.923599 3.243507 2.392841 2.583019 -2.311558 0.162393 -3.463801 1.523022 -2.323213 -2.936644 -3.814033 0.139081 2.754155 2.795371 0.609519
wb_dma_de/always_23/block_1/case_1/cond 2.202738 2.588551 -1.664219 0.169737 -0.907150 -1.694104 3.389460 -1.686030 -0.485693 4.317409 3.529604 2.595528 1.321070 -1.167651 3.715232 3.182122 1.916140 0.924873 -2.449925 2.331607
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.787885 0.925655 -3.014179 0.088634 -3.299382 1.149150 0.312994 5.110641 -0.849194 0.169829 1.771237 0.324786 1.802173 1.108229 2.251167 1.488901 -0.608168 1.940668 -0.181243 4.683213
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.416917 -1.274147 -3.370372 -3.264206 0.919260 2.167211 1.443809 -0.089664 2.545035 0.757306 -0.063088 -1.850986 0.353752 1.239836 0.287720 1.542331 -1.236705 2.425992 1.073293 4.601923
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -1.964568 -0.732249 -0.637425 4.780493 -3.530985 2.854683 0.048937 1.993491 -3.377294 -0.548818 1.314933 0.116642 -0.315450 0.369270 2.886024 -0.137693 -1.502240 0.768080 -0.489651 0.495643
wb_dma_ch_sel/assign_148_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma/wire_ndr -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.639777 -3.283433 -1.416403 3.224342 -1.817146 2.441860 2.270764 -0.681603 -1.732526 -2.090010 0.130419 -0.106658 -1.459121 1.004982 0.837102 -2.046750 -1.405062 2.547535 -0.662968 -2.474858
wb_dma_rf/input_dma_done_all -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_de/assign_66_dma_done 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma/wire_ch4_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/input_ch3_csr -0.672363 0.840095 -0.048065 -0.220053 1.213049 0.622293 -1.522030 2.364873 2.272357 4.563853 3.232197 -0.953099 2.233765 1.273246 3.168044 2.678798 0.868228 2.839954 -3.790727 -1.625723
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_de/wire_adr1_cnt_next -0.893428 0.742707 -0.955630 -0.959569 -0.113222 3.221540 4.670869 2.681312 0.235706 -0.918261 0.268294 -0.619180 0.288356 -0.824229 -2.222377 0.103844 0.294093 2.637578 3.503853 2.311150
wb_dma/wire_de_adr0 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/reg_adr0_cnt -1.640396 -2.088663 0.874831 1.549032 2.577118 -0.130426 -1.134759 -0.826501 1.767470 -1.835247 3.944849 0.365437 0.532686 -3.607899 -3.876829 -0.781161 -0.340088 3.307519 -0.624159 -0.986751
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma/wire_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_rf/always_22/if_1/if_1 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_de/assign_69_de_adr0 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_de/wire_mast0_go 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_wb_slv/input_slv_din -0.096434 0.866881 2.252468 -3.422669 -0.797589 0.029474 0.213177 2.480036 -0.117312 -4.987555 0.698713 0.394712 -1.355680 -2.975278 -3.410141 -1.766907 -1.641149 0.988864 3.776311 1.736325
wb_dma_de/always_3/if_1/if_1 -0.719230 1.452191 -0.497378 1.152538 -1.450599 3.026829 3.971828 1.662133 -0.050018 -0.888283 0.336514 -1.703245 -0.228119 -1.667364 -1.819921 0.910508 -0.675379 0.671978 4.234057 2.541361
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_sel/always_47/case_1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/assign_152_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_de/reg_de_adr0_we -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_sel/assign_114_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_rf/assign_4_ch_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_de/wire_dma_done_all -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_wb_slv/input_wb_data_i -1.631549 3.652983 3.778672 2.155208 -0.546202 -0.896434 -2.876618 4.484672 -1.533791 -0.270806 1.182002 -1.609935 0.479075 -4.128575 3.814285 1.216023 -1.165510 -2.734094 0.259016 -5.659455
wb_dma_de/input_nd -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/assign_126_ch_sel 0.601377 -0.579195 -1.551078 2.705667 -1.258739 -0.859588 0.762487 -3.384415 -1.733722 1.265233 3.087084 3.063759 2.123464 -0.984923 2.092126 -3.205179 0.814899 2.125877 -3.478636 2.097875
wb_dma/wire_mast1_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/wire_ptr_valid -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma/wire_ch_sel 0.195913 -4.638624 -0.362440 -4.788911 4.015841 -1.649197 -2.756815 -4.529397 -0.373260 1.594332 0.922281 1.551891 0.553338 -2.653781 4.526438 -2.688427 -2.654368 0.523738 0.515597 0.624248
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.639777 -3.283433 -1.416403 3.224342 -1.817146 2.441860 2.270764 -0.681603 -1.732526 -2.090010 0.130419 -0.106658 -1.459121 1.004982 0.837102 -2.046750 -1.405062 2.547535 -0.662968 -2.474858
wb_dma_de/always_12/stmt_1/expr_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma/wire_dma_req -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_sel/assign_136_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_rf/assign_5_sw_pointer 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/assign_97_valid/expr_1 -1.531020 2.610475 0.013782 2.700922 -0.589526 0.616728 -2.202671 1.490681 2.488224 0.953735 6.009661 -1.538459 2.506131 -3.346945 0.966093 4.046384 -1.607122 1.450767 -3.645948 0.030830
wb_dma_de/always_9/stmt_1 0.864323 1.074713 -2.723581 -3.267752 0.409693 0.861600 0.160057 2.489326 2.636454 1.121753 0.334165 -2.201607 0.908311 0.356547 2.180514 1.601515 -1.165549 1.825212 0.948090 4.705216
wb_dma_de/input_pause_req 1.101761 -2.277750 -2.067979 -0.101860 0.516825 -6.078470 -0.042620 -2.591021 -0.532748 -0.075662 1.642769 4.158913 0.415339 -1.842327 1.319396 0.187842 0.351269 -1.811606 -0.854448 -0.127208
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -1.171010 -4.027279 -1.328139 -0.568079 2.505465 1.759047 0.999580 -0.359619 0.372439 1.281323 -0.907257 -0.899219 -1.269274 1.502184 2.139632 0.538654 -0.767399 1.822088 0.438864 -2.889827
wb_dma_de/wire_dma_busy 1.404014 -2.367020 -2.886955 -2.400905 0.482293 -1.760216 -0.125713 -6.299300 1.123082 -1.854116 0.078342 0.150586 0.346612 -2.277016 1.637391 -2.866347 -3.255668 -0.358915 -0.716472 2.343921
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_pri_enc/always_2/if_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/always_6/if_1/stmt_1 1.755709 2.505205 -3.983873 -2.073000 -0.623948 2.710621 2.098211 -1.332976 2.658309 0.149504 -1.501651 -3.962393 1.181174 0.439998 3.203281 -0.714931 -2.102874 1.257990 -0.979508 3.405910
wb_dma_ch_rf/input_de_txsz_we 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_wb_if/input_wb_addr_i 1.521204 4.006781 4.651868 0.536586 0.759526 -5.675138 -1.113734 4.568466 -0.930792 -1.172888 0.751042 3.698060 -1.335945 -3.499098 2.861594 -2.422593 1.464582 -2.228000 0.858180 -2.508987
wb_dma_ch_sel/always_7/stmt_1 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.543159 -0.860196 2.768848 4.255385 1.098250 0.538895 2.608707 -2.694766 -1.160270 1.766970 3.648816 1.736888 -3.079523 -1.784982 -1.492344 0.733474 1.545258 2.283986 1.241654 -0.680195
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 -0.836278 -2.113388 -1.190861 -2.492161 1.066613 -0.095542 1.732758 4.321205 -1.581847 2.094129 -0.447323 2.760589 -0.359182 2.881326 3.572140 1.631500 1.624252 2.211256 -0.639174 -1.967507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_rf/always_4/if_1/block_1 -1.201960 -1.434094 -0.228971 -1.148044 1.769535 -0.380629 -0.724958 0.563929 2.109081 -4.236548 -2.103306 -1.844378 -0.599217 -0.457145 -3.050388 -2.009736 -1.512699 -0.702701 1.517170 -3.006543
wb_dma_de/reg_dma_abort_r -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/input_ch2_txsz -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/input_ch5_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_sel/assign_150_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_sel/assign_155_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/always_43/case_1/stmt_4 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_sel/always_43/case_1/stmt_2 0.793294 -0.322029 0.971252 -2.946947 0.584302 -1.820871 2.799734 2.115269 1.471582 0.141987 -1.462412 -0.740000 -2.356274 1.009319 1.982948 0.080614 0.065688 0.431735 2.261748 -4.083202
wb_dma_ch_sel/always_43/case_1/stmt_1 0.856754 0.738074 -2.788710 -1.111351 0.444020 1.215616 0.755524 0.321880 2.833383 1.968192 -0.573224 -3.683830 0.288972 0.975337 4.463845 1.476508 -1.627407 0.942102 -0.841415 0.132468
wb_dma_de/always_19/stmt_1/expr_1 -1.425310 -3.377378 2.255107 0.216638 2.493266 0.588780 0.440508 1.617324 -1.030752 1.120698 4.038551 2.008475 -2.220287 -2.514740 -1.791086 1.345243 0.140048 2.980085 5.002112 3.292669
wb_dma_ch_rf/wire_ch_err_we -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.278969 -1.387854 -0.864314 -1.935759 -0.888487 -2.305289 0.464816 -2.300711 0.169178 -3.922040 0.684063 1.487299 0.358743 -2.779763 -2.223560 -2.079268 -2.242553 -1.029517 1.520903 1.752953
wb_dma_rf/wire_ch1_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.169581 0.838809 -3.727646 -0.322880 -1.250535 -0.013895 1.294222 1.256197 -1.183394 -1.984695 0.644903 3.470362 3.063314 -0.740592 -0.745068 6.719832 0.142993 -1.361100 -6.335138 -4.107496
assert_wb_dma_wb_if/input_pt_sel_i 0.071989 -1.529149 -1.022437 -2.513456 -0.148553 -0.298436 1.159451 2.049068 0.295508 -1.569593 -1.498313 -1.045609 -1.334414 1.431748 -2.497987 -1.108641 0.088481 2.081795 2.706466 -0.108884
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -1.652338 -2.052179 0.175512 -0.044130 0.724691 0.079624 -2.003497 4.751242 -1.752913 -0.149370 3.469136 2.614982 0.193171 -0.915127 0.931567 -0.652921 0.026103 3.556459 1.012306 3.665003
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_rf/input_paused 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma/wire_mast0_adr -1.996487 0.166412 1.384237 1.076350 -1.109286 4.029897 -0.289643 1.294300 0.976649 -1.036925 0.413956 -4.092783 -2.015750 -0.527639 -0.885172 4.098452 -3.195560 -0.623757 2.370288 -1.011316
wb_dma_ch_pri_enc/inst_u8 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.488266 1.311962 -1.785780 -1.955809 -0.491011 -1.770323 -1.376443 2.286748 2.303646 -1.310160 0.566950 -1.261294 1.200591 -1.222340 0.881076 0.447621 -1.539520 -0.038405 0.158055 2.253967
wb_dma_ch_arb/always_2/block_1 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_ch_sel/always_40/case_1/cond -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_ch_rf/assign_22_ch_err_we -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_rf/wire_pointer 0.082858 -0.256253 -4.910221 3.549039 3.985456 0.423392 1.636682 1.268759 -1.113277 -2.244494 -3.857284 -0.113812 0.628264 -2.198811 1.030807 -1.071497 1.288051 -0.117100 -0.681374 -3.977376
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/wire_pri19_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_5_pri1 1.013329 -2.029203 -3.274952 -1.700281 -1.647769 -2.261282 3.546978 0.135080 0.943779 -1.575730 0.030705 1.157596 -1.367243 1.380328 0.495398 -0.188077 -0.701368 1.443278 1.065638 1.145822
wb_dma_rf/inst_u26 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u27 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/always_23/block_1/case_1/block_10 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_de/always_23/block_1/case_1/block_11 -1.091217 -2.832112 1.685349 0.945137 1.438334 1.226689 -1.605406 2.640851 0.170133 1.932617 0.912969 -1.937800 -3.010252 0.962311 4.106306 1.237171 -1.363145 2.328356 0.997032 -3.015447
wb_dma_rf/inst_u22 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u23 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u20 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/assign_86_de_ack -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_rf/inst_u28 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/inst_u29 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/always_1/stmt_1 -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.970527 0.272424 -2.673817 -4.170566 1.111760 0.664376 1.299130 1.039895 2.990046 0.469752 -1.550732 -2.782535 0.308593 0.521571 1.791770 1.030251 -1.315480 1.018848 1.370652 1.873966
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_rf/inst_check_wb_dma_rf -0.721583 0.894245 0.212105 -0.270056 -3.196736 -0.547984 0.692112 0.745083 -0.122871 -3.158667 -0.855765 -1.734658 -0.406318 -0.846953 1.346765 -1.481892 -2.775690 -1.662211 0.870716 -2.074585
wb_dma_rf/reg_wb_rf_dout 2.319222 2.575814 -2.046679 -0.139245 1.247954 -1.194451 -0.723420 1.811916 1.184580 -5.163641 -1.681970 -0.306429 -0.277804 -1.861811 -1.996326 -1.646498 0.952459 0.316382 -0.909266 0.967103
wb_dma/input_dma_req_i -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_de/input_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_de/input_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_sel/reg_next_start 2.579304 1.424735 -1.199505 0.216104 0.933049 -3.404984 2.237997 -0.884741 3.878888 1.975963 2.936313 -0.929337 -0.590035 -1.328948 1.151711 1.481260 0.824488 1.870781 -0.379252 0.063142
wb_dma_ch_sel/input_ch4_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma/wire_mast0_dout -2.125864 -4.082295 0.932503 -0.438493 3.748915 0.776837 -1.951838 3.087188 -2.257010 1.921296 -1.071064 1.128287 -1.546984 0.282412 3.627250 1.914443 0.202953 0.563502 0.696665 -3.672742
wb_dma_ch_sel/assign_107_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma/wire_next_ch 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma_rf/wire_ch2_txsz -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_ch_rf/wire_ch_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_rf/wire_ch_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma/wire_ch6_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/input_csr -1.696407 -0.230688 0.754257 -2.696796 2.681486 -0.800355 0.316388 6.063602 -1.974496 1.020882 1.807027 4.413902 1.087403 -0.535775 2.257465 1.330860 2.400678 3.198071 -2.281220 -3.078376
wb_dma_de/reg_read 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma/input_wb1_cyc_i 0.071989 -1.529149 -1.022437 -2.513456 -0.148553 -0.298436 1.159451 2.049068 0.295508 -1.569593 -1.498313 -1.045609 -1.334414 1.431748 -2.497987 -1.108641 0.088481 2.081795 2.706466 -0.108884
wb_dma_ch_rf/wire_ch_adr0_we -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_sel/assign_140_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_rf/wire_ch3_txsz -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_rf/input_wb_rf_din -0.617342 4.997523 2.323560 2.077541 -1.236456 -0.840469 -2.165715 3.889836 -0.175244 -0.400386 0.039474 -3.468519 1.470434 -4.274807 3.595998 0.629075 -1.082545 -2.443929 -0.321077 -5.304508
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_pri_enc_sub/reg_pri_out_d1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/always_19/if_1/block_1 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_ch_rf/always_2 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_ch_rf/always_1 -0.327536 -1.776797 -1.015147 -0.051610 2.064242 -2.032995 -4.099235 -1.365797 4.002455 -0.434006 2.231076 -2.633750 0.769469 -2.698189 0.169799 0.999386 -2.784113 0.041701 -0.533656 0.144084
wb_dma_de/input_mast0_drdy 0.087498 -2.058553 1.155332 -2.807277 -2.503888 -0.453030 -1.444069 -1.834144 1.911323 0.683392 2.832363 -0.941170 -2.135455 3.159315 -0.394268 4.520579 -1.627329 2.029182 -3.312963 -2.319141
wb_dma_ch_rf/always_6 0.100537 -0.505651 2.565621 2.173465 1.670141 0.317271 3.409373 -0.783267 -1.903581 2.043601 3.174051 3.147049 -2.249007 -1.901979 -1.175794 1.607672 2.372157 2.368508 1.286014 -1.009107
wb_dma_ch_rf/always_5 -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_rf/always_4 -1.201960 -1.434094 -0.228971 -1.148044 1.769535 -0.380629 -0.724958 0.563929 2.109081 -4.236548 -2.103306 -1.844378 -0.599217 -0.457145 -3.050388 -2.009736 -1.512699 -0.702701 1.517170 -3.006543
wb_dma_ch_rf/always_9 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_rf/always_8 0.568988 -0.655052 -2.638026 -3.055682 -1.107389 -1.948996 -0.151873 -3.173789 1.647062 -2.819231 0.638807 0.237303 1.916090 -2.097992 -1.232495 -2.052630 -2.555652 -0.492817 0.065253 3.890718
assert_wb_dma_rf/input_wb_rf_dout -0.721583 0.894245 0.212105 -0.270056 -3.196736 -0.547984 0.692112 0.745083 -0.122871 -3.158667 -0.855765 -1.734658 -0.406318 -0.846953 1.346765 -1.481892 -2.775690 -1.662211 0.870716 -2.074585
wb_dma/wire_wb1_addr_o -1.922529 -0.720533 0.224040 -0.905759 -0.207870 2.237258 0.234666 4.602160 -1.204479 -1.773182 0.668914 0.517466 0.071822 -0.341593 -1.519345 -0.411920 -0.337596 2.322179 2.487967 2.303295
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.130985 1.225145 0.751723 1.809081 -1.487860 -1.529306 -2.917837 3.984815 0.332482 -1.700906 2.778733 -0.904355 -0.199307 -3.369914 2.049874 1.746297 -2.688514 -0.928465 1.126866 0.798897
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.546703 -0.791054 2.626208 1.411387 -2.632192 2.793759 1.495893 -1.525525 -4.654754 0.576919 1.562933 2.543242 1.150436 -0.137798 2.910172 -2.346231 -0.464060 0.080464 -1.828413 -3.059875
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.370686 1.363404 2.006824 1.564407 -3.973277 -4.222327 -0.318531 4.303144 -0.594384 -1.786592 3.361354 1.734551 -1.486869 -1.898155 0.786659 1.689093 -1.142728 -1.181910 1.833431 -0.313979
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_wb_slv/reg_slv_dout -1.631549 3.652983 3.778672 2.155208 -0.546202 -0.896434 -2.876618 4.484672 -1.533791 -0.270806 1.182002 -1.609935 0.479075 -4.128575 3.814285 1.216023 -1.165510 -2.734094 0.259016 -5.659455
wb_dma_ch_pri_enc/always_2 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/always_4 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/inst_u3 -0.254408 0.562884 2.750878 2.637239 -1.518346 0.345891 1.586460 -0.562660 -4.264082 0.496670 0.387262 2.615386 -1.645151 -0.407106 1.395330 -0.988846 1.141995 -0.740556 0.175968 -1.670174
wb_dma_wb_slv/always_1/stmt_1 0.397381 4.205148 3.677640 0.053294 0.245362 -4.970946 -0.041768 4.575867 -1.510464 -0.858414 1.557293 2.212736 0.970255 -4.968045 2.492596 -2.873971 1.490196 -1.193781 1.021320 -4.396283
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_rf/wire_ch0_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_wb_mast/wire_mast_drdy -0.888768 -1.241741 1.656483 -0.421909 -2.983166 1.001394 -0.189669 1.250284 1.023358 0.642440 3.219711 -0.152043 -3.287872 4.837816 0.117816 5.479538 -0.841165 2.515553 -3.623525 -3.101414
wb_dma_wb_if/wire_mast_pt_out 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_ch_sel/assign_95_valid/expr_1 -0.070155 3.172096 -0.012095 1.999038 -2.264383 -0.347187 -1.014317 0.516393 3.066596 2.150968 6.145704 -1.443485 2.152089 -0.880500 2.100241 2.678866 -0.908876 2.413957 -4.812729 0.116493
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -1.964568 -0.732249 -0.637425 4.780493 -3.530985 2.854683 0.048937 1.993491 -3.377294 -0.548818 1.314933 0.116642 -0.315450 0.369270 2.886024 -0.137693 -1.502240 0.768080 -0.489651 0.495643
wb_dma/constraint_slv0_din -0.049415 -0.143931 -0.280365 -0.916989 0.182498 -4.049700 -0.476078 -0.956792 2.457671 -2.239877 1.015377 -1.190511 -0.276631 -3.599746 0.155026 1.485591 -2.633380 -3.127029 1.767851 -2.025661
wb_dma_de/always_4/if_1/if_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_rf/always_2 0.149401 -2.042462 -2.500107 1.603875 1.149445 -5.856319 -1.273981 -0.033061 -0.094896 0.224180 1.190330 2.957198 0.870063 -1.467824 1.693882 2.173831 0.837760 -2.425360 -1.487247 -2.387742
wb_dma_rf/inst_u24 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/always_1 2.319222 2.575814 -2.046679 -0.139245 1.247954 -1.194451 -0.723420 1.811916 1.184580 -5.163641 -1.681970 -0.306429 -0.277804 -1.861811 -1.996326 -1.646498 0.952459 0.316382 -0.909266 0.967103
wb_dma_ch_sel/always_38 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_ch_sel/always_39 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/always_37 0.867454 -1.240801 -0.703764 1.248993 0.416085 -1.070161 1.614864 -3.964637 -1.259778 0.929677 2.961257 3.415970 1.401655 -1.116136 1.367071 -4.599929 1.394101 3.591253 -3.430300 0.312748
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.594187 2.310847 -1.521569 -2.832279 -0.642582 0.592327 4.015637 3.179926 -0.221084 -0.374155 1.720448 2.645688 2.252721 0.194940 -0.096419 -1.446152 2.756928 5.631900 -3.244386 0.829211
wb_dma_ch_sel/assign_10_pri3 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_rf/inst_u21 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_rf/wire_ch3_adr0 -1.799437 -4.357169 0.242262 0.447503 0.742700 0.573839 -0.129251 -0.527621 -1.102526 -2.984561 1.139314 1.830196 -1.364076 -0.836096 -3.369362 -1.488814 -0.826100 2.156263 1.436879 0.261882
wb_dma_ch_rf/input_dma_busy 0.568988 -0.655052 -2.638026 -3.055682 -1.107389 -1.948996 -0.151873 -3.173789 1.647062 -2.819231 0.638807 0.237303 1.916090 -2.097992 -1.232495 -2.052630 -2.555652 -0.492817 0.065253 3.890718
wb_dma_ch_sel/assign_134_req_p0 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma/wire_wb0m_data_o -0.096434 0.866881 2.252468 -3.422669 -0.797589 0.029474 0.213177 2.480036 -0.117312 -4.987555 0.698713 0.394712 -1.355680 -2.975278 -3.410141 -1.766907 -1.641149 0.988864 3.776311 1.736325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_ch_rf/always_6/if_1 0.100537 -0.505651 2.565621 2.173465 1.670141 0.317271 3.409373 -0.783267 -1.903581 2.043601 3.174051 3.147049 -2.249007 -1.901979 -1.175794 1.607672 2.372157 2.368508 1.286014 -1.009107
wb_dma 0.585233 1.614358 0.763711 0.654511 0.275453 0.780525 -0.568213 -1.130658 -0.688107 2.440627 0.384463 0.506452 1.267714 0.374000 0.273940 0.320523 1.601422 -0.248133 -1.605124 0.976207
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.104375 -0.227923 -3.473662 -0.077937 -2.404868 -0.116440 3.489354 0.024329 -0.209644 0.377390 -0.091557 0.533373 0.077572 1.961533 2.759280 -0.433930 0.038231 1.830484 -1.139121 1.243286
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
assert_wb_dma_rf/input_wb_rf_adr -0.721583 0.894245 0.212105 -0.270056 -3.196736 -0.547984 0.692112 0.745083 -0.122871 -3.158667 -0.855765 -1.734658 -0.406318 -0.846953 1.346765 -1.481892 -2.775690 -1.662211 0.870716 -2.074585
wb_dma_ch_rf/always_6/if_1/if_1 0.100537 -0.505651 2.565621 2.173465 1.670141 0.317271 3.409373 -0.783267 -1.903581 2.043601 3.174051 3.147049 -2.249007 -1.901979 -1.175794 1.607672 2.372157 2.368508 1.286014 -1.009107
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_arb/wire_gnt -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.688895 0.172094 0.280044 -0.978420 1.529557 -2.545354 -0.035298 1.064384 2.803747 -0.950928 0.640809 -1.480269 -1.681533 -2.162552 -1.052451 2.283322 -0.974530 -0.843493 2.794467 -0.582198
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_rf/always_1/case_1/cond 2.319222 2.575814 -2.046679 -0.139245 1.247954 -1.194451 -0.723420 1.811916 1.184580 -5.163641 -1.681970 -0.306429 -0.277804 -1.861811 -1.996326 -1.646498 0.952459 0.316382 -0.909266 0.967103
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_wb_slv/assign_4/expr_1 -0.398726 -0.311255 3.232924 -2.029162 0.187119 0.782614 -0.684268 2.183715 -0.229156 -4.551555 0.063801 1.812795 -3.287199 -2.058064 -1.804035 0.298489 -2.313102 -0.738199 3.389623 2.495861
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.332266 -2.133013 -1.636752 -0.451296 0.452885 1.518452 1.472536 1.287490 0.907294 0.909682 -1.203140 -2.237984 -1.799346 2.040674 3.629100 0.845952 -1.360472 1.686062 0.559245 -2.212422
wb_dma_de/always_3/if_1/stmt_1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_sel/assign_104_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_rf/always_9/stmt_1 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_wb_if/input_mast_adr -2.028609 0.392309 0.406093 1.041490 -1.490062 2.636254 -0.389986 3.992525 -0.902263 -1.787894 0.778004 -1.221447 -0.099758 -1.199432 -1.241704 1.114576 -1.551260 0.469883 2.910009 2.327590
assert_wb_dma_ch_arb/input_req -0.923872 -0.064621 -2.438242 0.129349 -2.245147 -0.739862 0.151019 4.444438 0.099143 -2.287049 3.128622 1.001184 0.591032 -1.362057 1.289383 0.792612 -1.697577 2.423291 0.151446 3.546369
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_wb_if/input_wbm_data_i -1.631549 3.652983 3.778672 2.155208 -0.546202 -0.896434 -2.876618 4.484672 -1.533791 -0.270806 1.182002 -1.609935 0.479075 -4.128575 3.814285 1.216023 -1.165510 -2.734094 0.259016 -5.659455
wb_dma_de/wire_tsz_cnt_is_0_d 1.104375 -0.227923 -3.473662 -0.077937 -2.404868 -0.116440 3.489354 0.024329 -0.209644 0.377390 -0.091557 0.533373 0.077572 1.961533 2.759280 -0.433930 0.038231 1.830484 -1.139121 1.243286
wb_dma/wire_dma_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel_checker/input_ch_sel_r -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_ch_sel/assign_119_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_inc30r/input_in -1.883858 -2.079775 1.272158 4.186162 0.345381 2.779457 2.394164 -1.482623 -0.200673 -2.817181 1.404594 -1.249200 -1.575480 -2.346043 -3.957187 -2.262444 -0.624974 2.899967 1.801834 -2.832022
wb_dma_ch_pri_enc/inst_u15 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u14 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u17 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/wire_dma_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_pri_enc/inst_u11 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u10 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u13 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u12 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u19 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u18 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/assign_110_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_rf/inst_u30 -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.271866 -0.813728 1.198386 2.678463 0.757940 -0.965778 -0.629414 -1.632626 2.366626 -0.013140 1.647591 -3.068315 -2.060036 -1.968068 2.617622 0.397255 -2.563087 -0.238277 -0.141168 -4.935510
wb_dma_ch_pri_enc/wire_pri6_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_rf/assign_6_csr_we -0.646060 -2.654269 -2.715158 0.475609 0.244813 -3.976193 -1.899506 -0.956736 -0.865408 -0.227321 0.431962 2.845450 1.816459 -0.524356 3.189744 -0.105074 -0.555998 -1.997549 -2.814747 -1.846383
wb_dma_de/assign_82_rd_ack 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_sel/assign_96_valid -3.335906 0.300470 -1.214511 2.777024 -0.705114 -0.980187 0.000245 0.541914 1.304072 1.902466 5.574955 1.467105 4.016807 -2.167215 0.137226 5.134147 -0.920715 -1.609037 -2.695263 -2.359778
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/reg_next_ch 0.770002 -1.803716 -1.547369 0.591260 1.634117 -1.286826 1.635393 -1.706370 1.952846 3.322427 2.753505 0.314019 -0.211750 0.152228 2.375624 1.514705 0.602389 2.493869 -1.263468 -0.631831
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.537904 0.691185 -2.492188 -2.434932 -0.124660 0.147198 -0.360318 3.281926 1.386720 0.853596 -1.467625 -2.478110 0.209024 0.772913 5.054075 1.062190 -1.787158 0.231744 0.561831 1.006191
assert_wb_dma_ch_arb -0.923872 -0.064621 -2.438242 0.129349 -2.245147 -0.739862 0.151019 4.444438 0.099143 -2.287049 3.128622 1.001184 0.591032 -1.362057 1.289383 0.792612 -1.697577 2.423291 0.151446 3.546369
wb_dma/wire_csr -1.351124 -0.781645 -2.008362 -2.675530 2.120893 -0.570434 -1.795939 5.418534 -0.265859 2.443016 0.965048 2.844759 3.921171 2.001948 2.305589 0.417285 2.390911 2.773741 -3.343537 -0.721941
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_wb_if/input_mast_din -0.727953 0.469165 0.203511 -3.881974 1.663944 2.000825 1.571621 4.256291 0.487930 0.411591 -1.385800 -1.110289 -0.427375 0.189509 2.178350 1.403690 -0.315481 1.540082 1.706614 -1.216198
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_rf/reg_sw_pointer_r 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_ch_sel/assign_142_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_rf -0.477610 2.314650 0.456331 2.416923 -0.921669 0.958138 -0.351157 -1.762652 -0.490102 1.140618 2.668648 0.427775 3.116471 -1.503375 0.589231 -1.198379 0.643219 0.452065 -3.427847 -0.085749
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.134251 -0.641351 -2.412332 -2.329699 1.510808 0.001104 0.558424 0.244256 2.465592 -3.318197 0.136817 0.128237 1.003486 -0.509698 -3.619306 -1.406142 -0.154432 2.434226 -0.668660 1.846528
wb_dma_de/reg_chunk_cnt 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.594187 2.310847 -1.521569 -2.832279 -0.642582 0.592327 4.015637 3.179926 -0.221084 -0.374155 1.720448 2.645688 2.252721 0.194940 -0.096419 -1.446152 2.756928 5.631900 -3.244386 0.829211
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.116834 3.127075 -2.536704 -1.260258 -1.840538 1.545324 4.559732 3.807430 -1.171122 -0.239577 1.157057 2.548570 3.214921 -0.026503 -0.009015 -0.318042 2.723982 4.172682 -2.657549 1.962930
wb_dma/input_wb0m_data_i -1.631549 3.652983 3.778672 2.155208 -0.546202 -0.896434 -2.876618 4.484672 -1.533791 -0.270806 1.182002 -1.609935 0.479075 -4.128575 3.814285 1.216023 -1.165510 -2.734094 0.259016 -5.659455
wb_dma_de/always_15/stmt_1 -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma/wire_ch7_csr -0.566987 -0.192925 -0.665981 2.049857 0.378491 2.109274 0.307455 0.357113 -0.531600 3.147999 2.188427 0.515415 1.399407 1.028716 1.653597 0.960941 1.471658 2.899867 -2.831796 -0.063819
wb_dma/input_wb0_ack_i -0.887401 -2.298583 1.342348 -0.800842 1.395464 1.248213 1.211150 0.175054 -0.637053 2.976667 0.036068 -0.080860 -2.785360 2.192491 3.626685 4.110554 0.009298 0.792480 -1.205525 -5.608078
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641287 0.788405 0.297683 2.540413 -2.329774 1.125257 -1.362692 3.830185 -1.517580 -1.073375 2.773643 0.058208 0.161408 -1.913338 1.118175 1.309247 -1.673452 0.453659 1.153863 2.831050
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.392186 1.518070 -1.001455 -1.042765 -1.684400 -2.329138 -1.244872 5.781306 0.365310 -2.290194 1.653116 0.357058 0.379604 -1.737716 2.792988 0.489387 -1.677253 0.566434 0.301173 1.292465
wb_dma_ch_sel/assign_125_de_start 2.291537 2.070514 -1.497343 1.795824 -0.459614 -2.861470 1.698088 -0.590878 2.802785 2.507916 3.227185 -0.935211 -0.175730 -1.589808 2.381913 2.520145 0.279101 0.633254 -0.340641 1.345880
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.278969 -1.387854 -0.864314 -1.935759 -0.888487 -2.305289 0.464816 -2.300711 0.169178 -3.922040 0.684063 1.487299 0.358743 -2.779763 -2.223560 -2.079268 -2.242553 -1.029517 1.520903 1.752953
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma_ch_sel/input_dma_busy -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_inc30r -2.692740 -1.577730 0.855494 0.303553 0.050662 3.621533 2.345526 1.741479 -0.538737 -1.982489 1.776279 0.469507 0.265221 -0.891456 -5.178701 -1.064641 0.051197 4.036832 2.073727 1.051053
wb_dma_ch_sel/always_45/case_1 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/assign_117_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.063113 -0.816790 1.753965 1.290768 1.578188 0.064328 -0.623763 0.483392 2.034475 1.862918 0.835920 -3.611278 -2.844744 -0.660201 4.465755 0.777227 -1.974563 0.805830 1.138709 -4.171550
wb_dma/wire_ch3_adr0 -1.799437 -4.357169 0.242262 0.447503 0.742700 0.573839 -0.129251 -0.527621 -1.102526 -2.984561 1.139314 1.830196 -1.364076 -0.836096 -3.369362 -1.488814 -0.826100 2.156263 1.436879 0.261882
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/always_6/if_1/if_1/cond 0.864323 1.074713 -2.723581 -3.267752 0.409693 0.861600 0.160057 2.489326 2.636454 1.121753 0.334165 -2.201607 0.908311 0.356547 2.180514 1.601515 -1.165549 1.825212 0.948090 4.705216
wb_dma/wire_mast1_pt_out 0.464122 -0.931063 -0.138101 -1.447564 -0.484669 -1.432194 0.136006 1.339463 0.834005 -2.384172 -1.774793 -0.252949 -2.726026 0.422273 0.469578 0.533633 -1.984002 -1.824269 2.922896 0.744021
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_sel/always_48 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_sel/always_43 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_ch_sel/always_42 -1.351124 -0.781645 -2.008362 -2.675530 2.120893 -0.570434 -1.795939 5.418534 -0.265859 2.443016 0.965048 2.844759 3.921171 2.001948 2.305589 0.417285 2.390911 2.773741 -3.343537 -0.721941
wb_dma_ch_sel/always_40 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_ch_sel/always_47 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_sel/always_46 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_sel/always_45 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_ch_sel/always_44 -1.571086 -2.499764 1.761387 3.761029 1.163546 0.267151 -3.155465 -0.185828 -1.408496 -3.145586 1.306303 0.196186 -1.401752 -2.567991 -1.136418 -2.239215 -0.999726 0.907371 -0.136715 -2.572233
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_rf/input_ndnr -1.166474 -1.839393 -2.907135 1.385679 -1.275534 3.984509 2.742784 1.693062 -1.401432 0.680637 -0.052706 -0.734763 -0.529005 2.079862 3.693584 0.263499 -0.987034 3.304801 -0.556490 0.510557
wb_dma_de/always_4/if_1/stmt_1 0.033150 -1.141939 -4.513260 0.430443 -1.100633 -0.768987 0.743959 1.043522 1.882015 -0.333012 1.579113 -1.212780 0.730503 -0.230942 3.964472 1.025471 -2.204018 1.930544 -1.628559 0.839515
wb_dma_ch_pri_enc/wire_pri4_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_sel/assign_111_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_wb_slv/assign_2_pt_sel 1.560545 0.872801 2.147493 -6.005166 -0.855466 -0.237122 1.884099 4.696467 -1.516024 0.636052 -0.430410 2.301647 -2.284682 2.023813 1.167764 -1.182735 0.919035 2.292583 4.283362 3.734437
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.332655 0.091448 -1.771528 2.604746 0.797060 0.961824 0.654376 -1.264515 2.406262 2.601747 3.095002 -2.622475 0.431040 -2.160284 2.801878 1.744059 -1.378227 1.752911 0.125835 1.874815
wb_dma_ch_sel/assign_144_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_de/input_pointer -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -1.091217 -2.832112 1.685349 0.945137 1.438334 1.226689 -1.605406 2.640851 0.170133 1.932617 0.912969 -1.937800 -3.010252 0.962311 4.106306 1.237171 -1.363145 2.328356 0.997032 -3.015447
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.236684 -2.695207 0.253265 2.005079 2.903443 -1.102762 -0.768453 -2.657428 1.810536 0.537488 1.165673 -1.602738 -0.965890 -2.597350 2.131423 1.036699 -2.229951 -1.184325 0.088594 -5.292327
wb_dma_ch_rf/input_wb_rf_adr -4.217291 0.045577 2.288323 -1.881425 -4.038102 -2.926197 1.671111 1.702799 0.251623 3.898219 2.000902 -1.594925 4.813314 -1.779365 0.121259 -1.592349 -1.605066 -0.198258 2.156317 -3.052792
wb_dma_ch_sel/input_pointer0 -1.200972 -2.556700 -2.914514 1.948446 -1.487573 2.419622 3.788067 -0.166172 -1.179877 -1.590505 -0.858177 -0.601481 -1.126347 0.842940 1.986954 -0.771551 -1.562702 1.860128 0.136727 -2.019864
wb_dma_ch_sel/input_pointer1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma_ch_sel/input_pointer2 -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_ch_sel/input_pointer3 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma_de/reg_chunk_0 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_sel/reg_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma/assign_2_dma_req -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.182285 -2.392473 -1.016933 2.224475 -2.945581 -0.577404 3.231003 -1.143050 -1.503681 -2.615905 0.180619 1.477739 -1.847166 1.399053 -0.120579 -2.805188 -0.358124 1.827915 -0.617968 -2.435930
wb_dma_ch_rf/wire_ch_csr 0.320445 1.075197 0.507920 1.072755 0.480875 0.560532 -0.454652 -0.621717 -0.855219 2.187975 4.266123 2.729323 2.006006 -1.953940 -0.026762 0.603168 1.597665 2.464375 -2.205978 3.436721
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.890801 -0.671930 1.819585 1.566174 2.494040 2.089567 0.011564 2.984106 0.711079 -2.197573 0.720490 -2.039336 -0.028333 -3.369028 -2.469857 -0.778220 -0.845757 1.130857 3.429651 -2.825867
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_sel/assign_118_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_ch_rf/input_de_adr1_we -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_de/always_8/stmt_1/expr_1 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -3.298429 -0.953055 2.464122 1.114528 -0.888814 4.651245 0.176187 -1.809313 -4.789032 0.717703 1.392950 1.215551 1.673076 -2.081138 3.735921 -2.235253 -1.806714 -0.071066 -0.873855 -1.650530
wb_dma_de/always_2/if_1/stmt_1 -1.571086 -2.499764 1.761387 3.761029 1.163546 0.267151 -3.155465 -0.185828 -1.408496 -3.145586 1.306303 0.196186 -1.401752 -2.567991 -1.136418 -2.239215 -0.999726 0.907371 -0.136715 -2.572233
wb_dma_de/assign_65_done/expr_1 1.231430 -0.896188 -3.327423 -0.932491 -1.001810 -1.790479 2.559555 0.810457 1.091291 1.213453 0.496293 0.323114 -0.457392 1.569453 3.795523 1.039173 -0.226606 1.563925 -0.703102 0.319901
wb_dma_ch_sel/reg_de_start_r 0.986270 0.743748 -1.694671 2.238442 -0.923324 -1.137840 1.346504 -0.931295 2.301646 2.665860 4.305826 -0.821757 0.479030 -1.192642 2.906594 2.188875 -0.502287 2.042182 -1.582145 1.280338
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_wb_mast/assign_1 -1.199711 1.729414 1.831989 -1.558246 -1.523381 0.959425 4.793929 6.756859 -1.047229 1.379722 -0.028249 0.208496 -0.980255 0.061802 1.261265 3.606788 0.971843 0.079782 4.945001 -1.827470
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.777885 -4.105155 -3.798069 0.988339 1.237264 1.862328 3.711128 -1.693303 -1.318876 -1.197009 -1.988740 0.636810 -0.340109 -0.066968 0.882771 0.547902 -1.083813 0.036074 0.629066 -2.777542
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_rf/wire_pointer_s -1.631797 -2.015783 -0.118925 -1.289167 -0.427073 0.881143 0.395996 -0.155253 0.520840 -3.087327 -1.875433 -1.487904 -0.713581 0.473673 -1.240662 -1.389241 -2.253721 -0.913066 1.674025 -2.116300
wb_dma_ch_sel/reg_ndnr -1.166474 -1.839393 -2.907135 1.385679 -1.275534 3.984509 2.742784 1.693062 -1.401432 0.680637 -0.052706 -0.734763 -0.529005 2.079862 3.693584 0.263499 -0.987034 3.304801 -0.556490 0.510557
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_sel/reg_txsz 2.005206 1.585558 -2.446570 -0.270150 -2.321525 -0.366639 3.722242 -0.894914 1.239302 0.765686 -0.699431 -1.470622 -0.527663 1.707575 3.599715 -0.362756 -0.433127 0.775377 -1.190832 -0.584206
wb_dma_rf/always_1/case_1/stmt_10 -0.721583 0.894245 0.212105 -0.270056 -3.196736 -0.547984 0.692112 0.745083 -0.122871 -3.158667 -0.855765 -1.734658 -0.406318 -0.846953 1.346765 -1.481892 -2.775690 -1.662211 0.870716 -2.074585
wb_dma_ch_pri_enc/inst_u28 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u29 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_de_adr1 -0.593918 -0.656034 -1.638497 -0.050827 -1.489057 1.833142 3.015723 0.681050 -0.807864 -2.529227 -1.221559 -0.253656 -0.648297 0.143028 -0.979985 -0.945099 -0.942761 0.926375 1.725610 0.679747
wb_dma_ch_arb/always_2/block_1/case_1 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_de/always_18/stmt_1/expr_1 -1.996487 0.166412 1.384237 1.076350 -1.109286 4.029897 -0.289643 1.294300 0.976649 -1.036925 0.413956 -4.092783 -2.015750 -0.527639 -0.885172 4.098452 -3.195560 -0.623757 2.370288 -1.011316
wb_dma_ch_arb/always_1/if_1 -1.473248 -2.343806 -0.576939 4.697908 -1.680343 2.594706 2.816792 0.262093 -4.394237 1.302019 1.525089 2.754298 -0.483023 0.935355 1.697984 -0.942482 1.303180 2.549005 -0.312145 -0.046067
wb_dma_ch_pri_enc/inst_u20 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u21 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u22 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u23 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u24 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u25 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u26 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_pri_enc/inst_u27 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/wire_dma_busy 1.404014 -2.367020 -2.886955 -2.400905 0.482293 -1.760216 -0.125713 -6.299300 1.123082 -1.854116 0.078342 0.150586 0.346612 -2.277016 1.637391 -2.866347 -3.255668 -0.358915 -0.716472 2.343921
wb_dma_ch_sel/reg_ack_o -0.654668 -2.638396 0.673645 1.077899 3.400189 0.323129 -0.367600 -1.279573 1.235636 2.080053 0.384983 -2.114328 -1.706420 -1.109509 3.646853 0.295174 -1.417661 0.568746 0.833753 -4.467876
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_rf/reg_csr_r 0.149401 -2.042462 -2.500107 1.603875 1.149445 -5.856319 -1.273981 -0.033061 -0.094896 0.224180 1.190330 2.957198 0.870063 -1.467824 1.693882 2.173831 0.837760 -2.425360 -1.487247 -2.387742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.445243 -1.159348 -0.883670 1.060435 -0.216545 -1.762390 -2.361522 3.248037 0.553727 -1.941140 4.742555 1.425436 0.652524 -2.959257 0.684228 0.670803 -1.699391 2.506003 -0.785848 2.092525
assert_wb_dma_ch_sel -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_ch_sel/inst_ch2 -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_ch_sel/assign_122_valid -0.538706 -1.384945 -2.607435 1.383506 0.147680 -0.993756 -1.152605 0.783421 1.519248 0.230873 3.291912 -0.394102 0.887382 -1.574170 3.121964 1.091262 -1.762514 2.194512 -2.043041 0.587396
wb_dma_rf/wire_dma_abort -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_de/assign_67_dma_done_all/expr_1 -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
wb_dma_de/always_4/if_1/cond 1.216731 -0.408873 -3.670913 -0.249213 -1.964536 -3.382844 2.161565 0.679200 1.512234 -0.540400 1.803113 0.809712 0.073005 -0.102938 2.855695 0.656069 -0.895977 1.195664 -1.017122 0.810234
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.893428 0.742707 -0.955630 -0.959569 -0.113222 3.221540 4.670869 2.681312 0.235706 -0.918261 0.268294 -0.619180 0.288356 -0.824229 -2.222377 0.103844 0.294093 2.637578 3.503853 2.311150
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.546703 -0.791054 2.626208 1.411387 -2.632192 2.793759 1.495893 -1.525525 -4.654754 0.576919 1.562933 2.543242 1.150436 -0.137798 2.910172 -2.346231 -0.464060 0.080464 -1.828413 -3.059875
wb_dma_ch_sel/assign_156_req_p0 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
assert_wb_dma_ch_arb/input_advance -0.923872 -0.064621 -2.438242 0.129349 -2.245147 -0.739862 0.151019 4.444438 0.099143 -2.287049 3.128622 1.001184 0.591032 -1.362057 1.289383 0.792612 -1.697577 2.423291 0.151446 3.546369
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.441107 -1.881354 0.907937 1.510514 0.928242 -1.401357 -2.566754 1.088600 0.589828 -1.598689 2.511505 -0.062008 -0.858849 -2.695991 0.075075 0.570705 -1.926444 0.277263 0.660392 -1.111971
wb_dma_ch_rf/reg_ch_tot_sz_r 1.755709 2.505205 -3.983873 -2.073000 -0.623948 2.710621 2.098211 -1.332976 2.658309 0.149504 -1.501651 -3.962393 1.181174 0.439998 3.203281 -0.714931 -2.102874 1.257990 -0.979508 3.405910
wb_dma_ch_rf/wire_ch_adr0 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_ch_rf/wire_ch_adr1 -0.220373 2.410840 -1.009403 2.701575 -4.130910 1.075362 2.630463 0.628639 -0.968241 -3.188582 -1.404667 -2.344510 -0.551457 -1.474025 0.703089 -0.587503 -2.202896 -1.940721 1.683555 -0.663190
wb_dma/wire_ch0_adr0 -3.117003 -1.167079 2.389707 0.424086 2.514340 0.080559 -2.972815 3.613311 0.549321 -1.389868 3.009259 -0.263781 0.627247 -3.639801 -0.427666 0.601094 -1.122295 1.873264 -0.190134 -3.918379
wb_dma/wire_ch0_adr1 -1.025622 0.766700 -0.067477 1.672301 -2.171127 0.964840 -0.456166 1.874987 0.211565 -2.133239 0.491347 -2.122290 -0.681332 -1.611700 -0.193833 1.366084 -2.582310 -1.244301 2.380168 1.258195
wb_dma_ch_pri_enc/wire_pri24_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma/input_dma_rest_i -1.353391 -3.784374 -0.218961 -1.845462 3.623158 0.307458 1.466375 -1.044590 0.630208 -0.608191 -0.312191 0.485266 -1.035655 -1.127600 -1.320966 0.090713 -0.653352 0.893395 2.386306 -2.735023
wb_dma_inc30r/assign_1_out -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_sel/assign_133_req_p0 -1.038549 0.038639 -2.173729 4.509210 -4.004680 1.875284 -1.361829 0.551488 -2.306468 -0.533623 1.483044 -0.333131 1.224613 0.174435 3.122466 -0.563740 -1.892259 0.177802 -2.044010 2.619251
wb_dma_ch_rf/always_23 -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_inc30r/reg_out_r -0.584264 2.846225 -0.657487 1.379164 1.182769 2.923599 3.243507 2.392841 2.583019 -2.311558 0.162393 -3.463801 1.523022 -2.323213 -2.936644 -3.814033 0.139081 2.754155 2.795371 0.609519
wb_dma/wire_pointer2 -0.861315 -1.471521 0.903709 0.531950 0.663227 -1.105932 -0.105106 1.092560 0.476961 -1.215673 -0.478768 -0.974963 -1.710281 -0.672412 1.445955 -0.103596 -1.218393 -0.328481 0.679534 -4.965313
wb_dma/wire_pointer3 -1.531651 -4.990493 -1.625647 0.498682 2.579170 -0.139965 0.503384 -1.432016 0.161882 -0.330780 -0.611005 0.266831 -1.305163 0.116398 1.068750 0.536523 -1.170999 0.385471 0.256634 -3.917317
wb_dma/wire_pointer0 -1.200972 -2.556700 -2.914514 1.948446 -1.487573 2.419622 3.788067 -0.166172 -1.179877 -1.590505 -0.858177 -0.601481 -1.126347 0.842940 1.986954 -0.771551 -1.562702 1.860128 0.136727 -2.019864
wb_dma/wire_pointer1 -1.004092 -3.467777 -2.126952 1.264262 -0.094788 -0.141528 1.380486 0.610155 0.389344 -0.830999 0.625656 -0.605431 -1.722478 0.267291 2.991146 0.304186 -1.994105 1.777651 0.109724 -2.709980
wb_dma/wire_mast0_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_rf/always_26 0.517426 -1.234901 -1.765486 2.711275 0.346701 -1.285304 0.656035 -1.413379 1.029857 4.206026 3.729617 0.352183 0.236307 -0.458826 4.269399 2.645258 0.005313 1.370195 -1.599215 0.385987
wb_dma_de/always_23/block_1/case_1/block_5 1.413232 -0.242628 -2.252275 -4.065206 1.233213 -0.638167 3.126238 -0.278372 0.500487 -0.447564 0.524593 3.242485 0.388090 1.104973 -0.170025 0.359866 2.309222 4.538439 -4.665349 -0.581432
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.747073 -0.045822 -1.709244 3.020511 -1.467584 -0.394091 -1.394018 1.300735 0.388782 0.285081 3.456694 -0.614022 0.747203 -1.913755 3.385832 1.780084 -2.012261 0.853941 -1.488954 1.161322
wb_dma_ch_rf/wire_ch_am0_we -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma_ch_rf/always_25 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma/wire_dma_rest -1.353391 -3.784374 -0.218961 -1.845462 3.623158 0.307458 1.466375 -1.044590 0.630208 -0.608191 -0.312191 0.485266 -1.035655 -1.127600 -1.320966 0.090713 -0.653352 0.893395 2.386306 -2.735023
wb_dma_wb_mast/input_mast_adr -2.028609 0.392309 0.406093 1.041490 -1.490062 2.636254 -0.389986 3.992525 -0.902263 -1.787894 0.778004 -1.221447 -0.099758 -1.199432 -1.241704 1.114576 -1.551260 0.469883 2.910009 2.327590
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617547 -4.566158 -0.590709 2.453954 -0.511176 0.534220 0.063121 -0.813360 -0.442623 -2.103308 1.057383 0.153666 -1.790952 1.028936 0.357762 -2.141541 -1.445258 2.930401 -1.412913 -3.543560
wb_dma_ch_sel/always_44/case_1 -1.571086 -2.499764 1.761387 3.761029 1.163546 0.267151 -3.155465 -0.185828 -1.408496 -3.145586 1.306303 0.196186 -1.401752 -2.567991 -1.136418 -2.239215 -0.999726 0.907371 -0.136715 -2.572233
wb_dma/wire_ch0_am0 -1.839807 0.215847 0.360584 -3.059008 1.014274 -0.312129 -0.660373 3.787884 1.908453 -1.899932 1.927379 -0.120032 1.242541 -2.057053 -1.953032 1.435588 -0.999553 2.027842 -0.022971 -0.854582
wb_dma/wire_ch0_am1 -0.291743 -0.889946 -0.462965 -0.164559 1.304340 0.802742 2.471600 -0.313383 2.290571 -0.168472 1.704916 -1.274492 -0.686332 -1.634780 -2.496150 1.126009 -0.453284 2.006097 2.753275 1.112890
wb_dma_ch_rf/always_19/if_1 0.767832 0.322214 -2.513342 -2.660618 0.261930 -1.372344 -0.473855 0.414131 3.310950 -1.200842 -0.230047 -1.967996 1.024467 -0.514709 -0.153958 0.365298 -1.502528 0.273484 0.110999 1.656631
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.222410 -2.242872 1.245243 0.981555 1.986149 -0.467205 -3.421438 0.510386 0.323521 -2.775190 2.759963 1.061290 0.711551 -2.862492 -2.650343 -1.199117 -0.869458 1.987923 -1.649361 -1.748300
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.169581 0.838809 -3.727646 -0.322880 -1.250535 -0.013895 1.294222 1.256197 -1.183394 -1.984695 0.644903 3.470362 3.063314 -0.740592 -0.745068 6.719832 0.142993 -1.361100 -6.335138 -4.107496
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.880719 -0.745267 2.315819 -0.629508 0.395437 3.531760 0.261461 0.924629 1.143414 -1.102582 0.459052 -3.115863 -2.924194 -0.215500 -1.218251 3.692506 -2.559137 0.595935 1.789261 -3.038703
wb_dma_de/always_3/if_1 -0.719230 1.452191 -0.497378 1.152538 -1.450599 3.026829 3.971828 1.662133 -0.050018 -0.888283 0.336514 -1.703245 -0.228119 -1.667364 -1.819921 0.910508 -0.675379 0.671978 4.234057 2.541361
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_16_ch_adr1_we -0.527536 0.964235 -1.259363 2.559140 -3.433825 2.004861 2.428043 0.116162 -0.759546 -2.350391 -0.722258 -2.014572 -0.912500 -0.923832 0.064135 0.578091 -2.335392 -1.345294 2.285576 0.950246
wb_dma_wb_if/wire_wbm_data_o -0.096434 0.866881 2.252468 -3.422669 -0.797589 0.029474 0.213177 2.480036 -0.117312 -4.987555 0.698713 0.394712 -1.355680 -2.975278 -3.410141 -1.766907 -1.641149 0.988864 3.776311 1.736325
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_ch_sel/always_2/stmt_1/expr_1 -1.011186 -1.472563 -3.555813 1.100172 -2.456995 0.297147 1.425112 3.140055 -0.167322 -1.544461 2.835924 0.593640 0.035025 -0.415098 2.452204 0.895231 -2.046134 3.022856 -0.043694 2.976444
wb_dma_ch_sel/always_48/case_1/stmt_1 -2.338243 -2.959481 -1.218500 4.473551 0.229967 4.730557 1.491900 0.741515 -3.925014 1.719238 1.192037 1.229793 0.340297 0.015757 2.090305 -0.782754 0.478982 3.133369 0.341383 1.240791
wb_dma_ch_sel/always_48/case_1/stmt_2 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
assert_wb_dma_ch_arb/input_grant0 -0.923872 -0.064621 -2.438242 0.129349 -2.245147 -0.739862 0.151019 4.444438 0.099143 -2.287049 3.128622 1.001184 0.591032 -1.362057 1.289383 0.792612 -1.697577 2.423291 0.151446 3.546369
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_pri_enc/wire_pri18_out 0.558986 -2.456998 -2.054697 -0.179023 -0.881050 -2.745841 2.885599 -0.055014 0.594613 -1.024561 0.083649 0.905088 -1.969647 0.845418 1.972488 -0.162863 -0.713908 0.858787 0.396061 -2.470773
wb_dma_de/assign_6_adr0_cnt_next 0.134251 -0.641351 -2.412332 -2.329699 1.510808 0.001104 0.558424 0.244256 2.465592 -3.318197 0.136817 0.128237 1.003486 -0.509698 -3.619306 -1.406142 -0.154432 2.434226 -0.668660 1.846528
wb_dma_ch_rf/reg_ch_err -0.560142 -2.097723 -0.909538 2.677273 -1.382657 -2.008237 1.402402 0.996997 -0.967708 -0.155575 3.222081 2.173354 -1.238077 -0.626284 2.707216 0.498664 -0.487966 1.914715 -0.895995 -1.627409
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.733060 -3.320720 -3.529906 0.265006 -1.036300 0.005813 1.990299 0.897621 0.751720 -1.761090 0.932741 -0.327216 -1.216150 0.420827 1.838236 0.235340 -2.320235 2.428180 0.631993 0.425667
wb_dma_wb_slv/input_wb_addr_i 1.521204 4.006781 4.651868 0.536586 0.759526 -5.675138 -1.113734 4.568466 -0.930792 -1.172888 0.751042 3.698060 -1.335945 -3.499098 2.861594 -2.422593 1.464582 -2.228000 0.858180 -2.508987
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.873842 -0.495511 -0.923081 -2.251864 -1.041005 -3.021105 2.468801 1.040229 1.050049 -2.071808 -0.603224 0.907161 -1.256709 0.475426 -0.762548 -0.460312 -0.119038 0.040378 1.559443 -0.862272
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -0.062141 -1.091716 -3.530806 -0.672161 0.072133 1.318647 0.689991 1.466251 1.264625 1.418773 0.070053 -1.651011 0.483845 1.368313 3.933222 1.426608 -1.211932 2.073203 -0.960416 1.087690
