# UART-in-VHDL
UART communication written in VHDL for communicating over serial link with FPGA. This repository contains mandatory modules for UART communication e.g. RX module, TX module, baudrate generator, shift register, and top file all written in VHDL. This repository can be added as design sources in Vivado.
