
Loading design for application trce from file lcdram00_lcdram00.ncd.
Design name: toplcdram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 12 09:27:39 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcdram00_lcdram00.twr -gui -msgset C:/Users/ameri/Documentos/ESCOM/Arquitectura/Arquitectura-de-Computadoras-master/II/Practicas/lcd03/lcdkeyborrar/lcdram00/lcdram00/promote.xml lcdram00_lcdram00.ncd lcdram00_lcdram00.prf 
Design file:     lcdram00_lcdram00.ncd
Preference file: lcdram00_lcdram00.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;
            1498 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[16]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[15]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_19 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C19A.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C19A.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[4]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[3]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_25 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C17C.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[12]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[11]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_21 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C18C.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C18C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[20]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[19]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_17 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C19C.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C19C.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[0]  (to U0/soscout0 -)

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_27 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C17A.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17A.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[6]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[5]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_24 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C17D.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[18]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[17]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C19B.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C19B.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[10]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[9]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_22 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C18B.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C18B.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[2]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[1]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_26 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C17B.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17B.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 469.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[5]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[14]  (to U0/soscout0 -)
                   FF                        U0/OS01/sdiv[13]

   Delay:              10.770ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

     10.770ns physical path delay U0/OS01/SLICE_24 to U0/OS01/SLICE_20 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.257ns LSR_SET requirement (totaling 480.512ns) by 469.742ns

 Physical Path Details:

      Data path U0/OS01/SLICE_24 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C17D.CLK to     R14C17D.Q0 U0/OS01/SLICE_24 (from U0/soscout0)
ROUTE         2     1.598     R14C17D.Q0 to     R14C20B.A1 U0/OS01/sdiv[5]
CTOF_DEL    ---     0.452     R14C20B.A1 to     R14C20B.F1 SLICE_179
ROUTE         1     0.942     R14C20B.F1 to     R15C18A.D0 U0/OS01/un1_outdiv37_i_0_a4_3_5_4
CTOF_DEL    ---     0.452     R15C18A.D0 to     R15C18A.F0 SLICE_300
ROUTE         2     0.587     R15C18A.F0 to     R15C18C.A0 U0/OS01/N_258_5
CTOF_DEL    ---     0.452     R15C18C.A0 to     R15C18C.F0 SLICE_296
ROUTE         2     1.867     R15C18C.F0 to     R14C20A.B1 U0/OS01/N_262
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 SLICE_259
ROUTE         1     0.610     R14C20A.F1 to     R14C20A.B0 U0/OS01/un1_outdiv37_2_0_0
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 SLICE_259
ROUTE        11     2.497     R14C20A.F0 to    R14C18D.LSR U0/OS01/un1_outdiv37_2_0_0_RNI4M6D1 (to U0/soscout0)
                  --------
                   10.770   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C17D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R14C18D.CLK U0/soscout0
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   90.686MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "U0/soscout0" 2.080000    |             |             |
MHz ;                                   |    2.080 MHz|   90.686 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: U0/OS01/SLICE_182.Q0   Loads: 174
   No transfer within this clock domain is found

Clock Domain: U0/soscout0   Source: U0/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1498 paths, 1 nets, and 1433 connections (65.17% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 12 09:27:40 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcdram00_lcdram00.twr -gui -msgset C:/Users/ameri/Documentos/ESCOM/Arquitectura/Arquitectura-de-Computadoras-master/II/Practicas/lcd03/lcdkeyborrar/lcdram00/lcdram00/promote.xml lcdram00_lcdram00.ncd lcdram00_lcdram00.prf 
Design file:     lcdram00_lcdram00.ncd
Preference file: lcdram00_lcdram00.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;
            1498 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/outdiv  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/outdiv  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_182 to U0/OS01/SLICE_182 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_182 to U0/OS01/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19B.CLK to      R2C19B.Q0 U0/OS01/SLICE_182 (from U0/soscout0)
ROUTE       174     0.132      R2C19B.Q0 to      R2C19B.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19B.A0 to      R2C19B.F0 U0/OS01/SLICE_182
ROUTE         1     0.000      R2C19B.F0 to     R2C19B.DI0 U0/OS01/outdiv_0 (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[7]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[7]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_23 to U0/OS01/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_23 to U0/OS01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q0 U0/OS01/SLICE_23 (from U0/soscout0)
ROUTE         2     0.132     R14C18A.Q0 to     R14C18A.A0 U0/OS01/sdiv[7]
CTOF_DEL    ---     0.101     R14C18A.A0 to     R14C18A.F0 U0/OS01/SLICE_23
ROUTE         1     0.000     R14C18A.F0 to    R14C18A.DI0 U0/OS01/un1_sdiv_1[8] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[16]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[16]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_19 to U0/OS01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_19 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19A.CLK to     R14C19A.Q1 U0/OS01/SLICE_19 (from U0/soscout0)
ROUTE         3     0.132     R14C19A.Q1 to     R14C19A.A1 U0/OS01/sdiv[16]
CTOF_DEL    ---     0.101     R14C19A.A1 to     R14C19A.F1 U0/OS01/SLICE_19
ROUTE         1     0.000     R14C19A.F1 to    R14C19A.DI1 U0/OS01/un1_sdiv_1[17] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[15]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[15]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_19 to U0/OS01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_19 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19A.CLK to     R14C19A.Q0 U0/OS01/SLICE_19 (from U0/soscout0)
ROUTE         2     0.132     R14C19A.Q0 to     R14C19A.A0 U0/OS01/sdiv[15]
CTOF_DEL    ---     0.101     R14C19A.A0 to     R14C19A.F0 U0/OS01/SLICE_19
ROUTE         1     0.000     R14C19A.F0 to    R14C19A.DI0 U0/OS01/un1_sdiv_1[16] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[8]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[8]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_23 to U0/OS01/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_23 to U0/OS01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q1 U0/OS01/SLICE_23 (from U0/soscout0)
ROUTE         2     0.132     R14C18A.Q1 to     R14C18A.A1 U0/OS01/sdiv[8]
CTOF_DEL    ---     0.101     R14C18A.A1 to     R14C18A.F1 U0/OS01/SLICE_23
ROUTE         1     0.000     R14C18A.F1 to    R14C18A.DI1 U0/OS01/un1_sdiv_1[9] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C18A.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[2]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[2]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_26 to U0/OS01/SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_26 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17B.CLK to     R14C17B.Q1 U0/OS01/SLICE_26 (from U0/soscout0)
ROUTE         2     0.132     R14C17B.Q1 to     R14C17B.A1 U0/OS01/sdiv[2]
CTOF_DEL    ---     0.101     R14C17B.A1 to     R14C17B.F1 U0/OS01/SLICE_26
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 U0/OS01/un1_sdiv_1[3] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C17B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C17B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[17]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[17]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_18 to U0/OS01/SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_18 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19B.CLK to     R14C19B.Q0 U0/OS01/SLICE_18 (from U0/soscout0)
ROUTE         2     0.132     R14C19B.Q0 to     R14C19B.A0 U0/OS01/sdiv[17]
CTOF_DEL    ---     0.101     R14C19B.A0 to     R14C19B.F0 U0/OS01/SLICE_18
ROUTE         1     0.000     R14C19B.F0 to    R14C19B.DI0 U0/OS01/un1_sdiv_1[18] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[18]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[18]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_18 to U0/OS01/SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_18 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19B.CLK to     R14C19B.Q1 U0/OS01/SLICE_18 (from U0/soscout0)
ROUTE         3     0.132     R14C19B.Q1 to     R14C19B.A1 U0/OS01/sdiv[18]
CTOF_DEL    ---     0.101     R14C19B.A1 to     R14C19B.F1 U0/OS01/SLICE_18
ROUTE         1     0.000     R14C19B.F1 to    R14C19B.DI1 U0/OS01/un1_sdiv_1[19] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C19B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[4]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[4]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_25 to U0/OS01/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_25 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17C.CLK to     R14C17C.Q1 U0/OS01/SLICE_25 (from U0/soscout0)
ROUTE         2     0.132     R14C17C.Q1 to     R14C17C.A1 U0/OS01/sdiv[4]
CTOF_DEL    ---     0.101     R14C17C.A1 to     R14C17C.F1 U0/OS01/SLICE_25
ROUTE         1     0.000     R14C17C.F1 to    R14C17C.DI1 U0/OS01/un1_sdiv_1[5] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C17C.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C17C.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U0/OS01/sdiv[9]  (from U0/soscout0 -)
   Destination:    FF         Data in        U0/OS01/sdiv[9]  (to U0/soscout0 -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U0/OS01/SLICE_22 to U0/OS01/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U0/OS01/SLICE_22 to U0/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q0 U0/OS01/SLICE_22 (from U0/soscout0)
ROUTE         2     0.132     R14C18B.Q0 to     R14C18B.A0 U0/OS01/sdiv[9]
CTOF_DEL    ---     0.101     R14C18B.A0 to     R14C18B.F0 U0/OS01/SLICE_22
ROUTE         1     0.000     R14C18B.F0 to    R14C18B.DI0 U0/OS01/un1_sdiv_1[10] (to U0/soscout0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C18B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U0/OS00/OSCInst0 to U0/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R14C18B.CLK U0/soscout0
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "U0/soscout0" 2.080000    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: U0/OS01/SLICE_182.Q0   Loads: 174
   No transfer within this clock domain is found

Clock Domain: U0/soscout0   Source: U0/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "U0/soscout0" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1498 paths, 1 nets, and 1433 connections (65.17% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

