#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001eb2edc4080 .scope module, "control_unit" "control_unit" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 3 "alu_control";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "alu_src";
v000001eb2edf9ac0_0 .var "alu_control", 2 0;
v000001eb2edfa2e0_0 .var "alu_src", 0 0;
v000001eb2edfb000_0 .var "branch", 0 0;
v000001eb2edfb460_0 .var "mem_read", 0 0;
v000001eb2edf9e80_0 .var "mem_write", 0 0;
o000001eb2ee01d98 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001eb2edfa240_0 .net "opcode", 6 0, o000001eb2ee01d98;  0 drivers
E_000001eb2edf3240 .event anyedge, v000001eb2edfa240_0;
S_000001eb2edfdc20 .scope module, "tb_riscv_hw_signals" "tb_riscv_hw_signals" 3 2;
 .timescale 0 0;
v000001eb2ee5ba60_0 .var "clk", 0 0;
v000001eb2ee5d040_0 .var "data_in", 31 0;
v000001eb2ee5d400_0 .net "data_out", 31 0, v000001eb2ee5cb40_0;  1 drivers
v000001eb2ee5b740_0 .var/i "i", 31 0;
v000001eb2ee5b600_0 .var "instruction", 31 0;
v000001eb2ee5b6a0_0 .var/i "memfile", 31 0;
v000001eb2ee5b7e0_0 .net "pc", 31 0, v000001eb2ee5d2c0_0;  1 drivers
v000001eb2ee5b920_0 .var "reset", 0 0;
S_000001eb2edfddb0 .scope module, "uut" "datapath" 3 10, 4 1 0, S_000001eb2edfdc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 32 "pc";
v000001eb2edfad80_0 .net *"_ivl_102", 6 0, L_000001eb2ee5d610;  1 drivers
L_000001eb2ee80478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2edfb320_0 .net *"_ivl_105", 1 0, L_000001eb2ee80478;  1 drivers
v000001eb2edfb500_0 .net *"_ivl_12", 31 0, L_000001eb2ee5ea10;  1 drivers
v000001eb2edf9a20_0 .net *"_ivl_14", 6 0, L_000001eb2ee5edd0;  1 drivers
L_000001eb2ee80088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2edfa1a0_0 .net *"_ivl_17", 1 0, L_000001eb2ee80088;  1 drivers
v000001eb2edfa4c0_0 .net *"_ivl_18", 31 0, L_000001eb2ee5dd90;  1 drivers
L_000001eb2ee800d0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb2edf98e0_0 .net *"_ivl_21", 19 0, L_000001eb2ee800d0;  1 drivers
v000001eb2edfa560_0 .net *"_ivl_22", 31 0, L_000001eb2ee5e830;  1 drivers
v000001eb2edfb3c0_0 .net *"_ivl_26", 6 0, L_000001eb2ee5e330;  1 drivers
L_000001eb2ee80118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2edfac40_0 .net *"_ivl_29", 1 0, L_000001eb2ee80118;  1 drivers
v000001eb2edfa600_0 .net *"_ivl_32", 6 0, L_000001eb2ee5d890;  1 drivers
L_000001eb2ee80160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2edfae20_0 .net *"_ivl_35", 1 0, L_000001eb2ee80160;  1 drivers
v000001eb2edfb6e0_0 .net *"_ivl_38", 6 0, L_000001eb2ee5e8d0;  1 drivers
L_000001eb2ee801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2edf9980_0 .net *"_ivl_41", 1 0, L_000001eb2ee801a8;  1 drivers
v000001eb2edf9b60_0 .net *"_ivl_46", 6 0, L_000001eb2ee5e010;  1 drivers
L_000001eb2ee801f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2edf9ca0_0 .net *"_ivl_49", 1 0, L_000001eb2ee801f0;  1 drivers
v000001eb2ee5c5a0_0 .net *"_ivl_52", 6 0, L_000001eb2ee5e290;  1 drivers
L_000001eb2ee80238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5bec0_0 .net *"_ivl_55", 1 0, L_000001eb2ee80238;  1 drivers
v000001eb2ee5c460_0 .net *"_ivl_58", 6 0, L_000001eb2ee5f2d0;  1 drivers
L_000001eb2ee80280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5ca00_0 .net *"_ivl_61", 1 0, L_000001eb2ee80280;  1 drivers
v000001eb2ee5bf60_0 .net *"_ivl_64", 6 0, L_000001eb2ee5e790;  1 drivers
L_000001eb2ee802c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5c500_0 .net *"_ivl_67", 1 0, L_000001eb2ee802c8;  1 drivers
v000001eb2ee5c0a0_0 .net *"_ivl_70", 6 0, L_000001eb2ee5e150;  1 drivers
L_000001eb2ee80310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5c140_0 .net *"_ivl_73", 1 0, L_000001eb2ee80310;  1 drivers
v000001eb2ee5d0e0_0 .net *"_ivl_74", 31 0, L_000001eb2ee5db10;  1 drivers
v000001eb2ee5caa0_0 .net *"_ivl_76", 6 0, L_000001eb2ee5e5b0;  1 drivers
L_000001eb2ee80358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5bb00_0 .net *"_ivl_79", 1 0, L_000001eb2ee80358;  1 drivers
v000001eb2ee5d180_0 .net *"_ivl_84", 6 0, L_000001eb2ee5e470;  1 drivers
L_000001eb2ee803a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5c000_0 .net *"_ivl_87", 1 0, L_000001eb2ee803a0;  1 drivers
L_000001eb2ee803e8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5c780_0 .net/2u *"_ivl_88", 19 0, L_000001eb2ee803e8;  1 drivers
v000001eb2ee5cd20_0 .net *"_ivl_91", 11 0, L_000001eb2ee5f410;  1 drivers
v000001eb2ee5c280_0 .net *"_ivl_96", 6 0, L_000001eb2ee5d930;  1 drivers
L_000001eb2ee80430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb2ee5c640_0 .net *"_ivl_99", 1 0, L_000001eb2ee80430;  1 drivers
v000001eb2ee5c6e0_0 .net "add_sub_result", 31 0, L_000001eb2ee5efb0;  1 drivers
v000001eb2ee5c1e0_0 .net "and_result", 31 0, L_000001eb2edbf730;  1 drivers
v000001eb2ee5cdc0_0 .net "beq_branch", 0 0, L_000001eb2ee5e510;  1 drivers
v000001eb2ee5ce60_0 .net "clk", 0 0, v000001eb2ee5ba60_0;  1 drivers
v000001eb2ee5c320_0 .net "data_in", 31 0, v000001eb2ee5d040_0;  1 drivers
v000001eb2ee5cb40_0 .var "data_out", 31 0;
v000001eb2ee5d220_0 .var/i "i", 31 0;
v000001eb2ee5c960_0 .net "imm", 11 0, L_000001eb2ee5d750;  1 drivers
v000001eb2ee5bba0_0 .net "instruction", 31 0, v000001eb2ee5b600_0;  1 drivers
v000001eb2ee5b880_0 .net "lb_result", 31 0, L_000001eb2edbf2d0;  1 drivers
v000001eb2ee5c3c0 .array "memory", 4095 0, 31 0;
v000001eb2ee5cbe0_0 .net "opcode", 6 0, L_000001eb2ee5b9c0;  1 drivers
v000001eb2ee5bd80_0 .net "or_result", 31 0, L_000001eb2edbfab0;  1 drivers
v000001eb2ee5cc80_0 .net "ori_result", 31 0, L_000001eb2edbfa40;  1 drivers
v000001eb2ee5d2c0_0 .var "pc", 31 0;
v000001eb2ee5d360_0 .net "rd", 4 0, L_000001eb2ee5e3d0;  1 drivers
v000001eb2ee5bc40 .array "registers", 31 0, 31 0;
v000001eb2ee5cfa0_0 .net "reset", 0 0, v000001eb2ee5b920_0;  1 drivers
v000001eb2ee5c820_0 .net "rs1", 4 0, L_000001eb2ee5bce0;  1 drivers
v000001eb2ee5c8c0_0 .net "rs2", 4 0, L_000001eb2ee5be20;  1 drivers
v000001eb2ee5d4a0_0 .net "sb_result", 31 0, L_000001eb2edbfc00;  1 drivers
v000001eb2ee5cf00_0 .net "srl_result", 31 0, L_000001eb2ee5f370;  1 drivers
E_000001eb2edf35c0 .event posedge, v000001eb2ee5cfa0_0, v000001eb2ee5ce60_0;
L_000001eb2ee5b9c0 .part v000001eb2ee5b600_0, 0, 7;
L_000001eb2ee5bce0 .part v000001eb2ee5b600_0, 15, 5;
L_000001eb2ee5be20 .part v000001eb2ee5b600_0, 20, 5;
L_000001eb2ee5e3d0 .part v000001eb2ee5b600_0, 7, 5;
L_000001eb2ee5d750 .part v000001eb2ee5b600_0, 20, 12;
L_000001eb2ee5f0f0 .array/port v000001eb2ee5c3c0, L_000001eb2ee5e830;
L_000001eb2ee5ea10 .array/port v000001eb2ee5bc40, L_000001eb2ee5edd0;
L_000001eb2ee5edd0 .concat [ 5 2 0 0], L_000001eb2ee5bce0, L_000001eb2ee80088;
L_000001eb2ee5dd90 .concat [ 12 20 0 0], L_000001eb2ee5d750, L_000001eb2ee800d0;
L_000001eb2ee5e830 .arith/sum 32, L_000001eb2ee5ea10, L_000001eb2ee5dd90;
L_000001eb2ee5ee70 .array/port v000001eb2ee5bc40, L_000001eb2ee5e330;
L_000001eb2ee5e330 .concat [ 5 2 0 0], L_000001eb2ee5be20, L_000001eb2ee80118;
L_000001eb2ee5de30 .array/port v000001eb2ee5bc40, L_000001eb2ee5d890;
L_000001eb2ee5d890 .concat [ 5 2 0 0], L_000001eb2ee5bce0, L_000001eb2ee80160;
L_000001eb2ee5ef10 .array/port v000001eb2ee5bc40, L_000001eb2ee5e8d0;
L_000001eb2ee5e8d0 .concat [ 5 2 0 0], L_000001eb2ee5be20, L_000001eb2ee801a8;
L_000001eb2ee5d7f0 .part v000001eb2ee5b600_0, 30, 1;
L_000001eb2ee5f190 .array/port v000001eb2ee5bc40, L_000001eb2ee5e010;
L_000001eb2ee5e010 .concat [ 5 2 0 0], L_000001eb2ee5bce0, L_000001eb2ee801f0;
L_000001eb2ee5ed30 .array/port v000001eb2ee5bc40, L_000001eb2ee5e290;
L_000001eb2ee5e290 .concat [ 5 2 0 0], L_000001eb2ee5be20, L_000001eb2ee80238;
L_000001eb2ee5f050 .array/port v000001eb2ee5bc40, L_000001eb2ee5f2d0;
L_000001eb2ee5f2d0 .concat [ 5 2 0 0], L_000001eb2ee5bce0, L_000001eb2ee80280;
L_000001eb2ee5e0b0 .array/port v000001eb2ee5bc40, L_000001eb2ee5e790;
L_000001eb2ee5e790 .concat [ 5 2 0 0], L_000001eb2ee5be20, L_000001eb2ee802c8;
L_000001eb2ee5df70 .array/port v000001eb2ee5bc40, L_000001eb2ee5e150;
L_000001eb2ee5e150 .concat [ 5 2 0 0], L_000001eb2ee5bce0, L_000001eb2ee80310;
L_000001eb2ee5db10 .array/port v000001eb2ee5bc40, L_000001eb2ee5e5b0;
L_000001eb2ee5e5b0 .concat [ 5 2 0 0], L_000001eb2ee5be20, L_000001eb2ee80358;
L_000001eb2ee5dc50 .part L_000001eb2ee5db10, 0, 5;
L_000001eb2ee5e1f0 .array/port v000001eb2ee5bc40, L_000001eb2ee5e470;
L_000001eb2ee5e470 .concat [ 5 2 0 0], L_000001eb2ee5bce0, L_000001eb2ee803a0;
L_000001eb2ee5f410 .part v000001eb2ee5b600_0, 20, 12;
L_000001eb2ee5e970 .concat [ 12 20 0 0], L_000001eb2ee5f410, L_000001eb2ee803e8;
L_000001eb2ee5f4b0 .array/port v000001eb2ee5bc40, L_000001eb2ee5d930;
L_000001eb2ee5d930 .concat [ 5 2 0 0], L_000001eb2ee5bce0, L_000001eb2ee80430;
L_000001eb2ee5e650 .array/port v000001eb2ee5bc40, L_000001eb2ee5d610;
L_000001eb2ee5d610 .concat [ 5 2 0 0], L_000001eb2ee5be20, L_000001eb2ee80478;
S_000001eb2ee01440 .scope module, "add_sub_inst" "add_sub_operation" 4 41, 5 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "add_sub_flag";
    .port_info 3 /OUTPUT 32 "result";
v000001eb2edfaba0_0 .net *"_ivl_0", 31 0, L_000001eb2ee5f230;  1 drivers
v000001eb2edfa7e0_0 .net *"_ivl_2", 31 0, L_000001eb2ee5eab0;  1 drivers
v000001eb2edf9de0_0 .net "a", 31 0, L_000001eb2ee5de30;  1 drivers
v000001eb2edfa880_0 .net "add_sub_flag", 0 0, L_000001eb2ee5d7f0;  1 drivers
v000001eb2edfb640_0 .net "b", 31 0, L_000001eb2ee5ef10;  1 drivers
v000001eb2edfa380_0 .net "result", 31 0, L_000001eb2ee5efb0;  alias, 1 drivers
L_000001eb2ee5f230 .arith/sum 32, L_000001eb2ee5de30, L_000001eb2ee5ef10;
L_000001eb2ee5eab0 .arith/sub 32, L_000001eb2ee5de30, L_000001eb2ee5ef10;
L_000001eb2ee5efb0 .functor MUXZ 32, L_000001eb2ee5eab0, L_000001eb2ee5f230, L_000001eb2ee5d7f0, C4<>;
S_000001eb2ee015d0 .scope module, "and_inst" "and_operation" 4 47, 6 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_000001eb2edbf730 .functor AND 32, L_000001eb2ee5f190, L_000001eb2ee5ed30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001eb2edfa9c0_0 .net "a", 31 0, L_000001eb2ee5f190;  1 drivers
v000001eb2edfa740_0 .net "b", 31 0, L_000001eb2ee5ed30;  1 drivers
v000001eb2edfa420_0 .net "result", 31 0, L_000001eb2edbf730;  alias, 1 drivers
S_000001eb2edeaec0 .scope module, "beq_inst" "beq_operation" 4 67, 7 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "branch";
v000001eb2edfb5a0_0 .net "a", 31 0, L_000001eb2ee5f4b0;  1 drivers
v000001eb2edfaec0_0 .net "b", 31 0, L_000001eb2ee5e650;  1 drivers
v000001eb2edface0_0 .net "branch", 0 0, L_000001eb2ee5e510;  alias, 1 drivers
L_000001eb2ee5e510 .cmp/eq 32, L_000001eb2ee5f4b0, L_000001eb2ee5e650;
S_000001eb2edeb050 .scope module, "lb_inst" "lb_operation" 4 33, 8 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_data";
    .port_info 1 /OUTPUT 32 "result";
L_000001eb2edbf2d0 .functor BUFZ 32, L_000001eb2ee5f0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2edf9840_0 .net "mem_data", 31 0, L_000001eb2ee5f0f0;  1 drivers
v000001eb2edfa6a0_0 .net "result", 31 0, L_000001eb2edbf2d0;  alias, 1 drivers
S_000001eb2edea990 .scope module, "or_inst" "or_operation" 4 52, 9 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_000001eb2edbfab0 .functor OR 32, L_000001eb2ee5f050, L_000001eb2ee5e0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2edfaf60_0 .net "a", 31 0, L_000001eb2ee5f050;  1 drivers
v000001eb2edf9c00_0 .net "b", 31 0, L_000001eb2ee5e0b0;  1 drivers
v000001eb2edfb140_0 .net "result", 31 0, L_000001eb2edbfab0;  alias, 1 drivers
S_000001eb2edeab20 .scope module, "ori_inst" "ori_operation" 4 62, 10 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "result";
L_000001eb2edbfa40 .functor OR 32, L_000001eb2ee5e1f0, L_000001eb2ee5e970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2edfa920_0 .net "a", 31 0, L_000001eb2ee5e1f0;  1 drivers
v000001eb2edfab00_0 .net "imm", 31 0, L_000001eb2ee5e970;  1 drivers
v000001eb2edf9f20_0 .net "result", 31 0, L_000001eb2edbfa40;  alias, 1 drivers
S_000001eb2edea460 .scope module, "sb_inst" "sb_operation" 4 37, 11 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data";
    .port_info 1 /OUTPUT 32 "mem_data_out";
L_000001eb2edbfc00 .functor BUFZ 32, L_000001eb2ee5ee70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb2edf9fc0_0 .net "mem_data_out", 31 0, L_000001eb2edbfc00;  alias, 1 drivers
v000001eb2edfa060_0 .net "reg_data", 31 0, L_000001eb2ee5ee70;  1 drivers
S_000001eb2edea5f0 .scope module, "srl_inst" "srl_operation" 4 57, 12 2 0, S_000001eb2edfddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /OUTPUT 32 "result";
v000001eb2edfa100_0 .net "a", 31 0, L_000001eb2ee5df70;  1 drivers
v000001eb2edfb280_0 .net "result", 31 0, L_000001eb2ee5f370;  alias, 1 drivers
v000001eb2edfaa60_0 .net "shamt", 4 0, L_000001eb2ee5dc50;  1 drivers
L_000001eb2ee5f370 .shift/r 32, L_000001eb2ee5df70, L_000001eb2ee5dc50;
    .scope S_000001eb2edc4080;
T_0 ;
    %wait E_000001eb2edf3240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edf9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfa2e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001eb2edf9ac0_0, 0, 3;
    %load/vec4 v000001eb2edfa240_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001eb2edf9ac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edf9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfa2e0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001eb2edf9ac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2edfb460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edf9e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2edfa2e0_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001eb2edf9ac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2edf9e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2edfa2e0_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001eb2edf9ac0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edf9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfa2e0_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001eb2edf9ac0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2edfb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfb460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edf9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2edfa2e0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eb2edfddb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ee5d220_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001eb2ee5d220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001eb2ee5d220_0;
    %store/vec4a v000001eb2ee5bc40, 4, 0;
    %load/vec4 v000001eb2ee5d220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb2ee5d220_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ee5d220_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001eb2ee5d220_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001eb2ee5d220_0;
    %store/vec4a v000001eb2ee5c3c0, 4, 0;
    %load/vec4 v000001eb2ee5d220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb2ee5d220_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .thread T_1;
    .scope S_000001eb2edfddb0;
T_2 ;
    %wait E_000001eb2edf35c0;
    %load/vec4 v000001eb2ee5cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001eb2ee5cbe0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %load/vec4 v000001eb2ee5d2c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v000001eb2ee5b880_0;
    %load/vec4 v000001eb2ee5d360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5bc40, 0, 4;
    %load/vec4 v000001eb2ee5b880_0;
    %assign/vec4 v000001eb2ee5cb40_0, 0;
    %load/vec4 v000001eb2ee5d2c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v000001eb2ee5d4a0_0;
    %load/vec4 v000001eb2ee5c820_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001eb2ee5bc40, 4;
    %load/vec4 v000001eb2ee5c960_0;
    %pad/u 32;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5c3c0, 0, 4;
    %load/vec4 v000001eb2ee5d2c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v000001eb2ee5bba0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001eb2ee5d360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5bc40, 0, 4;
    %jmp T_2.14;
T_2.9 ;
    %load/vec4 v000001eb2ee5c6e0_0;
    %load/vec4 v000001eb2ee5d360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5bc40, 0, 4;
    %jmp T_2.14;
T_2.10 ;
    %load/vec4 v000001eb2ee5c1e0_0;
    %load/vec4 v000001eb2ee5d360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5bc40, 0, 4;
    %jmp T_2.14;
T_2.11 ;
    %load/vec4 v000001eb2ee5bd80_0;
    %load/vec4 v000001eb2ee5d360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5bc40, 0, 4;
    %jmp T_2.14;
T_2.12 ;
    %load/vec4 v000001eb2ee5cf00_0;
    %load/vec4 v000001eb2ee5d360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5bc40, 0, 4;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %load/vec4 v000001eb2ee5d2c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v000001eb2ee5cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000001eb2ee5d2c0_0;
    %load/vec4 v000001eb2ee5c960_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001eb2ee5d2c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
T_2.16 ;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v000001eb2ee5cc80_0;
    %load/vec4 v000001eb2ee5d360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb2ee5bc40, 0, 4;
    %load/vec4 v000001eb2ee5d2c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001eb2ee5d2c0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001eb2edfdc20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ee5ba60_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001eb2ee5ba60_0;
    %inv;
    %store/vec4 v000001eb2ee5ba60_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001eb2edfdc20;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb2ee5b920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ee5d040_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb2ee5b920_0, 0, 1;
    %pushi/vec4 32963, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4260259, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1080197683, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 9728947, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 7726345, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 15128115, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8635363, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8421411, 0, 32;
    %store/vec4 v000001eb2ee5b600_0, 0, 32;
    %delay 10, 0;
    %vpi_call 3 44 "$display", "\012Conte\303\272do dos registradores:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ee5b740_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001eb2ee5b740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_call 3 46 "$display", "Register [%0d]: %08X", v000001eb2ee5b740_0, &A<v000001eb2ee5bc40, v000001eb2ee5b740_0 > {0 0 0};
    %load/vec4 v000001eb2ee5b740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb2ee5b740_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 3 47 "$display", "Mem\303\263ria[32] = %08X", &A<v000001eb2ee5c3c0, 32> {0 0 0};
    %vpi_call 3 50 "$display", "Exportando mem\303\263ria para estado.memoria.txt..." {0 0 0};
    %vpi_func 3 51 "$fopen" 32, "../bin/estado.memoria.txt", "w" {0 0 0};
    %store/vec4 v000001eb2ee5b6a0_0, 0, 32;
    %vpi_call 3 52 "$fdisplay", v000001eb2ee5b6a0_0, "// endere\303\247o: valor (hexadecimal)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb2ee5b740_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001eb2ee5b740_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %vpi_call 3 54 "$fdisplay", v000001eb2ee5b6a0_0, "%08x: %08x", v000001eb2ee5b740_0, &A<v000001eb2ee5c3c0, v000001eb2ee5b740_0 > {0 0 0};
    %load/vec4 v000001eb2ee5b740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb2ee5b740_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 3 55 "$fclose", v000001eb2ee5b6a0_0 {0 0 0};
    %vpi_call 3 56 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "riscv_datapath/src/control_unit.v";
    "riscv_datapath/testbench/tb_riscv_hw_signals.v";
    "riscv_datapath/src/datapath.v";
    "riscv_datapath/src/add_sub.v";
    "riscv_datapath/src/and.v";
    "riscv_datapath/src/beq.v";
    "riscv_datapath/src/lb.v";
    "riscv_datapath/src/or.v";
    "riscv_datapath/src/ori.v";
    "riscv_datapath/src/sb.v";
    "riscv_datapath/src/srl.v";
