{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677797312686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677797312687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 17:48:32 2023 " "Processing started: Thu Mar 02 17:48:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677797312687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677797312687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677797312687 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677797312971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBus " "Found entity 1: bidirectionalBus" {  } { { "bidirectionalBus.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313014 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMUX busMUX.v " "Entity \"busMUX\" obtained from \"busMUX.v\" instead of from Quartus II megafunction library" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1677797313017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUX " "Found entity 1: busMUX" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncoder " "Found entity 1: busEncoder" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file busencodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncodertb " "Found entity 1: busEncodertb" {  } { { "busEncodertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncodertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtb.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUXtb " "Found entity 1: busMUXtb" {  } { { "busMUXtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUXtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 3 3 " "Found 3 design units, including 3 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313026 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16 " "Found entity 2: cla_16" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313026 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_4 " "Found entity 3: cla_4" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_and_32bit " "Found entity 1: log_and_32bit" {  } { { "log_and_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_or_32bit " "Found entity 1: log_or_32bit" {  } { { "log_or_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbustb.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbustb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBustb " "Found entity 1: bidirectionalBustb" {  } { { "bidirectionalBustb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBustb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipliertb " "Found entity 1: multipliertb" {  } { { "multipliertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multipliertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisiontb.v 1 1 " "Found 1 design units, including 1 entities, in source file divisiontb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisiontb " "Found entity 1: divisiontb" {  } { { "divisiontb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/divisiontb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313059 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(45) " "Verilog HDL information at datapath_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677797313062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313074 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2to1 " "Found entity 2: mux2to1" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addertb " "Found entity 1: addertb" {  } { { "addertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/addertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRtb " "Found entity 1: MDRtb" {  } { { "MDRtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDRtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtb " "Found entity 1: ALUtb" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797313083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797313083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IncPC ALUtb.v(9) " "Verilog HDL Implicit Net warning at ALUtb.v(9): created implicit net for \"IncPC\"" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797313083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677797313130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busEncoder busEncoder:enc " "Elaborating entity \"busEncoder\" for hierarchy \"busEncoder:enc\"" {  } { { "datapath.v" "enc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313167 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement warning at busEncoder.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1677797313168 "|datapath|busEncoder:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMUX busMUX:mux " "Elaborating entity \"busMUX\" for hierarchy \"busMUX:mux\"" {  } { { "datapath.v" "mux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:R0 " "Elaborating entity \"Register\" for hierarchy \"Register:R0\"" {  } { { "datapath.v" "R0" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr_reg " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr_reg\"" {  } { { "datapath.v" "mdr_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 MDR:mdr_reg\|mux2to1:MDMux " "Elaborating entity \"mux2to1\" for hierarchy \"MDR:mdr_reg\|mux2to1:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:logic_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:logic_unit\"" {  } { { "datapath.v" "logic_unit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:logic_unit\|adder:add_instance " "Elaborating entity \"adder\" for hierarchy \"ALU:logic_unit\|adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16 ALU:logic_unit\|adder:add_instance\|cla_16:instance1 " "Elaborating entity \"cla_16\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1 " "Elaborating entity \"cla_4\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU:logic_unit\|sub:sub_instance " "Elaborating entity \"sub\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:logic_unit\|sub:sub_instance\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\|negate:negate_instance\"" {  } { { "sub.v" "negate_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_and_32bit ALU:logic_unit\|log_and_32bit:land_instance " "Elaborating entity \"log_and_32bit\" for hierarchy \"ALU:logic_unit\|log_and_32bit:land_instance\"" {  } { { "ALU.v" "land_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_or_32bit ALU:logic_unit\|log_or_32bit:lor_instance " "Elaborating entity \"log_or_32bit\" for hierarchy \"ALU:logic_unit\|log_or_32bit:lor_instance\"" {  } { { "ALU.v" "lor_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:logic_unit\|shift_right:shr_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:logic_unit\|shift_right:shr_instance\"" {  } { { "ALU.v" "shr_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:logic_unit\|shift_left:shl_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:logic_unit\|shift_left:shl_instance\"" {  } { { "ALU.v" "shl_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:logic_unit\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:logic_unit\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:logic_unit\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:logic_unit\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:logic_unit\|multiplier:mul_instance " "Elaborating entity \"multiplier\" for hierarchy \"ALU:logic_unit\|multiplier:mul_instance\"" {  } { { "ALU.v" "mul_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313420 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(23) " "Verilog HDL Case Statement warning at multiplier.v(23): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677797313423 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(24) " "Verilog HDL assignment warning at multiplier.v(24): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677797313423 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(25) " "Verilog HDL Case Statement warning at multiplier.v(25): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677797313423 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 multiplier.v(26) " "Verilog HDL assignment warning at multiplier.v(26): truncated value with size 34 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677797313423 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(27) " "Verilog HDL Case Statement warning at multiplier.v(27): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677797313423 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(28) " "Verilog HDL assignment warning at multiplier.v(28): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677797313423 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(23) " "Verilog HDL assignment warning at multiplier.v(23): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677797313424 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(25) " "Verilog HDL assignment warning at multiplier.v(25): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677797313424 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(27) " "Verilog HDL assignment warning at multiplier.v(27): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677797313424 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 multiplier.v(34) " "Verilog HDL assignment warning at multiplier.v(34): truncated value with size 66 to match size of target (64)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677797313425 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division ALU:logic_unit\|division:div_instance " "Elaborating entity \"division\" for hierarchy \"ALU:logic_unit\|division:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 ALU:logic_unit\|not_32:not_instance " "Elaborating entity \"not_32\" for hierarchy \"ALU:logic_unit\|not_32:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797313528 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add3\"" {  } { { "division.v" "Add3" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add5\"" {  } { { "division.v" "Add5" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add7\"" {  } { { "division.v" "Add7" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add9\"" {  } { { "division.v" "Add9" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add11\"" {  } { { "division.v" "Add11" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add13\"" {  } { { "division.v" "Add13" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add15\"" {  } { { "division.v" "Add15" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add17\"" {  } { { "division.v" "Add17" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add19\"" {  } { { "division.v" "Add19" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add21\"" {  } { { "division.v" "Add21" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add23\"" {  } { { "division.v" "Add23" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add25\"" {  } { { "division.v" "Add25" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add27\"" {  } { { "division.v" "Add27" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add29\"" {  } { { "division.v" "Add29" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add31\"" {  } { { "division.v" "Add31" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add33\"" {  } { { "division.v" "Add33" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add35\"" {  } { { "division.v" "Add35" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add37\"" {  } { { "division.v" "Add37" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add39\"" {  } { { "division.v" "Add39" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add41\"" {  } { { "division.v" "Add41" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add43\"" {  } { { "division.v" "Add43" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add45\"" {  } { { "division.v" "Add45" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add47\"" {  } { { "division.v" "Add47" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add49\"" {  } { { "division.v" "Add49" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add51\"" {  } { { "division.v" "Add51" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add53\"" {  } { { "division.v" "Add53" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add55\"" {  } { { "division.v" "Add55" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add57\"" {  } { { "division.v" "Add57" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add59\"" {  } { { "division.v" "Add59" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:logic_unit\|division:div_instance\|Add61 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:logic_unit\|division:div_instance\|Add61\"" {  } { { "division.v" "Add61" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317323 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677797317323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3\"" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797317375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3 " "Instantiated megafunction \"ALU:logic_unit\|division:div_instance\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797317375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797317375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797317375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677797317375 ""}  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677797317375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677797317427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677797317427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677797320451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677797327363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677797327718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797327718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797328055 "|datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797328055 "|datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AND " "No output dependent on input pin \"AND\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797328055 "|datapath|AND"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677797328055 "|datapath|IncPC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677797328055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7619 " "Implemented 7619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "86 " "Implemented 86 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677797328056 ""} { "Info" "ICUT_CUT_TM_OPINS" "805 " "Implemented 805 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677797328056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6728 " "Implemented 6728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677797328056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677797328056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677797328088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 17:48:48 2023 " "Processing ended: Thu Mar 02 17:48:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677797328088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677797328088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677797328088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677797328088 ""}
