`begin_keywords "1800-2012"
module cr_dual_rank_synchronizer ( clk, rst_n, din, dout );
parameter WIDTH = 1 ;
parameter RESET_VAL = 0 ;
input wire logic clk ;
input wire logic rst_n ;
input wire logic din ;
output wire logic dout ;
endmodule
`end_keywords
/**portGenericDumpBegin WIDTH RESET_VAL clk rst_n din dout portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
