Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Apr 21 00:39:53 2023
| Host              : PC-ALESSANDRO running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file tb_wrapper_timing_summary_routed.rpt -pb tb_wrapper_timing_summary_routed.pb -rpx tb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : tb_wrapper
| Device            : xcku025-ffva1156
| Speed File        : -1  PRODUCTION 1.25 12-04-2018
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.437        0.000                      0                24951        0.019        0.000                      0                24951        2.000        0.000                       0                  8419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                 ------------       ----------      --------------
clk_100MHz                                            {0.000 5.000}      10.000          100.000         
  clk_out1_tb_clk_wiz_0                               {0.000 5.000}      10.000          100.000         
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_tb_clk_wiz_0                                     2.437        0.000                      0                24663        0.019        0.000                      0                24663        3.914        0.000                       0                  8131  
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.843        0.000                      0                  241        0.021        0.000                      0                  241       15.988        0.000                       0                   246  
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.492        0.000                      0                   47        0.055        0.000                      0                   47       16.391        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                            From Clock                                            To Clock                                            
----------                                            ----------                                            --------                                            
(none)                                                                                                      clk_out1_tb_clk_wiz_0                                 
(none)                                                clk_out1_tb_clk_wiz_0                                 clk_out1_tb_clk_wiz_0                                 
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_tb_clk_wiz_0                                 
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_tb_clk_wiz_0                                 
(none)                                                                                                      tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                clk_out1_tb_clk_wiz_0                                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                      tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                clk_out1_tb_clk_wiz_0                                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_tb_clk_wiz_0                         
(none)                                        clk_out1_tb_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  clk_out1_tb_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.963ns (45.543%)  route 3.543ns (54.457%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 14.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.696ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.550    10.176    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X87Y129        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146    10.322 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_9__3/O
                         net (fo=5, routed)           0.438    10.760    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/channel_descr_done_we0
    SLICE_X85Y124        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.051    10.811 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/mem_reg_i_5__3/O
                         net (fo=1, routed)           0.552    11.363    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/WEBWE[2]
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.172    14.523    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/ap_clk
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
                         clock pessimism              0.045    14.567    
                         clock uncertainty           -0.074    14.493    
    RAMB18_X8Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[2])
                                                     -0.693    13.800    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 2.965ns (45.799%)  route 3.509ns (54.201%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 14.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.696ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.550    10.176    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X87Y129        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146    10.322 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_9__3/O
                         net (fo=5, routed)           0.440    10.762    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/channel_descr_done_we0
    SLICE_X85Y124        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    10.815 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/mem_reg_i_4__2/O
                         net (fo=1, routed)           0.516    11.331    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/WEBWE[3]
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.172    14.523    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/ap_clk
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
                         clock pessimism              0.045    14.567    
                         clock uncertainty           -0.074    14.493    
    RAMB18_X8Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[3])
                                                     -0.693    13.800    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.870ns (45.076%)  route 3.497ns (54.924%))
  Logic Levels:           9  (CARRY8=5 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.696ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.180     9.806    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X88Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.053     9.859 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3/O
                         net (fo=6, routed)           0.791    10.650    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3_n_0
    SLICE_X84Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.051    10.701 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_4__3/O
                         net (fo=1, routed)           0.523    11.224    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg_0[2]
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.188    14.539    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/ap_clk
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKBWRCLK
                         clock pessimism              0.044    14.583    
                         clock uncertainty           -0.074    14.509    
    RAMB18_X8Y49         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_WEBWE[2])
                                                     -0.693    13.816    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 2.872ns (45.122%)  route 3.493ns (54.878%))
  Logic Levels:           9  (CARRY8=5 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.696ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.180     9.806    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X88Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.053     9.859 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3/O
                         net (fo=6, routed)           0.794    10.653    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3_n_0
    SLICE_X84Y126        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.053    10.706 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_3__2/O
                         net (fo=1, routed)           0.516    11.222    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg_0[3]
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.188    14.539    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/ap_clk
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKBWRCLK
                         clock pessimism              0.044    14.583    
                         clock uncertainty           -0.074    14.509    
    RAMB18_X8Y49         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_WEBWE[3])
                                                     -0.693    13.816    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 2.963ns (46.713%)  route 3.380ns (53.287%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 14.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.696ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.550    10.176    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X87Y129        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146    10.322 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_9__3/O
                         net (fo=5, routed)           0.454    10.776    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/channel_descr_done_we0
    SLICE_X85Y124        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.051    10.827 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/mem_reg_i_6__4/O
                         net (fo=1, routed)           0.373    11.200    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/WEBWE[1]
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.172    14.523    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/ap_clk
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
                         clock pessimism              0.045    14.567    
                         clock uncertainty           -0.074    14.493    
    RAMB18_X8Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[1])
                                                     -0.693    13.800    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.962ns (46.756%)  route 3.373ns (53.244%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 14.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.696ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.550    10.176    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X87Y129        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146    10.322 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_9__3/O
                         net (fo=5, routed)           0.453    10.775    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/channel_descr_done_we0
    SLICE_X85Y124        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.050    10.825 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_13_1_fu_96/flow_control_loop_pipe_sequential_init_U/mem_reg_i_7__4/O
                         net (fo=1, routed)           0.367    11.192    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/WEBWE[0]
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.172    14.523    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/ap_clk
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
                         clock pessimism              0.045    14.567    
                         clock uncertainty           -0.074    14.493    
    RAMB18_X8Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.693    13.800    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 2.909ns (45.862%)  route 3.434ns (54.138%))
  Logic Levels:           9  (CARRY8=5 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.696ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.180     9.806    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X88Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.053     9.859 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3/O
                         net (fo=6, routed)           0.792    10.651    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3_n_0
    SLICE_X84Y126        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.090    10.741 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_5__5/O
                         net (fo=1, routed)           0.459    11.200    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg_0[1]
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.188    14.539    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/ap_clk
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKBWRCLK
                         clock pessimism              0.044    14.583    
                         clock uncertainty           -0.074    14.509    
    RAMB18_X8Y49         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_WEBWE[1])
                                                     -0.693    13.816    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 2.906ns (46.259%)  route 3.376ns (53.741%))
  Logic Levels:           9  (CARRY8=5 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.696ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.180     9.806    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X88Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.053     9.859 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3/O
                         net (fo=6, routed)           0.791    10.650    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3_n_0
    SLICE_X84Y126        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087    10.737 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_6__3/O
                         net (fo=1, routed)           0.402    11.139    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg_0[0]
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.188    14.539    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/ap_clk
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKBWRCLK
                         clock pessimism              0.044    14.583    
                         clock uncertainty           -0.074    14.509    
    RAMB18_X8Y49         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_WEBWE[0])
                                                     -0.693    13.816    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.906ns (46.518%)  route 3.341ns (53.482%))
  Logic Levels:           9  (CARRY8=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.696ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.180     9.806    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X88Y130        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.053     9.859 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3/O
                         net (fo=6, routed)           0.473    10.332    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_7__3_n_0
    SLICE_X86Y129        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087    10.419 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_1__4/O
                         net (fo=1, routed)           0.685    11.104    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/channel_descr_error_ce0
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.188    14.539    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/ap_clk
    RAMB18_X8Y49         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKBWRCLK
                         clock pessimism              0.044    14.583    
                         clock uncertainty           -0.074    14.509    
    RAMB18_X8Y49         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ENBWREN)
                                                     -0.535    13.974    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 3.059ns (47.909%)  route 3.326ns (52.091%))
  Logic Levels:           9  (CARRY8=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 14.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.756ns, distribution 1.854ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.696ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.610     4.857    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/ap_clk
    RAMB36_X9Y25         RAMB36E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.561     6.418 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/DOUTBDOUT[3]
                         net (fo=4, routed)           0.568     6.986    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_1[3]
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.429     7.415 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53/CO[7]
                         net (fo=1, routed)           0.030     7.445    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_53_n_0
    SLICE_X89Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     7.473 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52/CO[7]
                         net (fo=1, routed)           0.030     7.503    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_52_n_0
    SLICE_X89Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.122     7.625 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg_i_51/O[0]
                         net (fo=2, routed)           0.645     8.270    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109_channel_descr_transfered_data_d0[16]
    SLICE_X87Y128        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     8.416 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln1019_fu_267_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.416    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0_0[5]
    SLICE_X87Y128        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     8.728 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry/CO[7]
                         net (fo=1, routed)           0.030     8.758    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry_n_0
    SLICE_X87Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.117     8.875 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2_carry__0/CO[2]
                         net (fo=2, routed)           0.700     9.575    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/icmp_ln1019_fu_267_p2
    SLICE_X89Y131        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.051     9.626 f  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3/O
                         net (fo=3, routed)           0.550    10.176    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/n_remaining_channels_fu_92[7]_i_3_n_0
    SLICE_X87Y129        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146    10.322 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_9__3/O
                         net (fo=5, routed)           0.453    10.775    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/channel_descr_done_we0
    SLICE_X85Y124        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.147    10.922 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/mem_reg_i_3__3/O
                         net (fo=1, routed)           0.320    11.242    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/DINBDIN[1]
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.172    14.523    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/ap_clk
    RAMB18_X8Y48         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
                         clock pessimism              0.045    14.567    
                         clock uncertainty           -0.074    14.493    
    RAMB18_X8Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[8])
                                                     -0.366    14.127    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.309ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X94Y146        FDRE                                         r  tb_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.254 r  tb_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/Q
                         net (fo=1, routed)           0.094     2.348    tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIG0
    SLICE_X94Y148        RAMD32                                       r  tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.140     2.289    tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X94Y148        RAMD32                                       r  tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/CLK
                         clock pessimism             -0.025     2.264    
    SLICE_X94Y148        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.065     2.329    tb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.959ns (routing 0.278ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.309ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.959     2.207    tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X91Y138        FDRE                                         r  tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y138        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.255 r  tb_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i_reg[1036]/Q
                         net (fo=1, routed)           0.142     2.397    tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIA1
    SLICE_X94Y138        RAMD32                                       r  tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.153     2.302    tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X94Y138        RAMD32                                       r  tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/CLK
                         clock pessimism              0.013     2.315    
    SLICE_X94Y138        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.062     2.377    tb_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/mer_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.063ns (38.889%)  route 0.099ns (61.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.940ns (routing 0.278ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.309ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.940     2.188    tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X93Y119        FDRE                                         r  tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/mer_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.236 r  tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/mer_int_reg[0]/Q
                         net (fo=4, routed)           0.087     2.323    tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/mer_int_reg[0]_0
    SLICE_X95Y119        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     2.338 r  tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_sample_en_i_1/O
                         net (fo=4, routed)           0.012     2.350    tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i
    SLICE_X95Y119        FDRE                                         r  tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.110     2.259    tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X95Y119        FDRE                                         r  tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_sample_en_reg/C
                         clock pessimism              0.014     2.273    
    SLICE_X95Y119        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.329    tb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_sample_en_reg
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.122ns (25.000%)  route 0.366ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      2.203ns (routing 0.696ns, distribution 1.507ns)
  Clock Net Delay (Destination): 2.545ns (routing 0.756ns, distribution 1.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.203     4.554    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/ap_clk
    SLICE_X98Y133        FDRE                                         r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.122     4.676 r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/Q
                         net (fo=2, routed)           0.366     5.042    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[12]
    SLICE_X100Y135       SRL16E                                       r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.545     4.792    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X100Y135       SRL16E                                       r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/CLK
                         clock pessimism             -0.045     4.747    
    SLICE_X100Y135       SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.274     5.021    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15
  -------------------------------------------------------------------
                         required time                         -5.021    
                         arrival time                           5.042    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.961ns (routing 0.278ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.309ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.961     2.209    tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X93Y141        FDRE                                         r  tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.258 r  tb_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1036]/Q
                         net (fo=1, routed)           0.138     2.396    tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIA1
    SLICE_X94Y142        RAMD32                                       r  tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.149     2.298    tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X94Y142        RAMD32                                       r  tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/CLK
                         clock pessimism              0.013     2.311    
    SLICE_X94Y142        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.062     2.373    tb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Net Delay (Source):      0.909ns (routing 0.278ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.309ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.909     2.157    tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X84Y153        FDRE                                         r  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.206 r  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.136     2.342    tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIG1
    SLICE_X82Y152        RAMD32                                       r  tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.096     2.245    tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X82Y152        RAMD32                                       r  tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG_D1/CLK
                         clock pessimism              0.012     2.257    
    SLICE_X82Y152        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     2.319    tb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.953ns (routing 0.278ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.309ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.953     2.201    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_clk
    SLICE_X88Y123        FDSE                                         r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.250 f  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rstate_reg[1]/Q
                         net (fo=18, routed)          0.081     2.331    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/rstate[1]
    SLICE_X90Y123        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     2.362 r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len_read_i_1/O
                         net (fo=1, routed)           0.016     2.378    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len_read0
    SLICE_X90Y123        FDRE                                         r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.137     2.286    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/ap_clk
    SLICE_X90Y123        FDRE                                         r  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len_read_reg/C
                         clock pessimism              0.013     2.299    
    SLICE_X90Y123        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.355    tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len_read_reg
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.valid_payld_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.964ns (routing 0.278ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.309ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.964     2.212    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X94Y170        FDRE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.261 f  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o_reg[1]/Q
                         net (fo=15, routed)          0.082     2.343    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/Q[0]
    SLICE_X93Y170        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.030     2.373 r  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.valid_payld_o_i_1/O
                         net (fo=1, routed)           0.015     2.388    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o1
    SLICE_X93Y170        FDRE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.valid_payld_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.146     2.295    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X93Y170        FDRE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.valid_payld_o_reg/C
                         clock pessimism              0.013     2.308    
    SLICE_X93Y170        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.364    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.valid_payld_o_reg
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Net Delay (Source):      0.909ns (routing 0.278ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.309ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.909     2.157    tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X81Y143        FDRE                                         r  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y143        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.206 r  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[35]/Q
                         net (fo=2, routed)           0.110     2.316    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_axi_rdata[13]
    SLICE_X79Y143        FDRE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.076     2.225    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X79Y143        FDRE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1072]/C
                         clock pessimism              0.012     2.237    
    SLICE_X79Y143        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.292    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/add_ln1541_reg_404_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.964ns (routing 0.278ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.309ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.964     2.212    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/ap_clk
    SLICE_X91Y129        FDRE                                         r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/add_ln1541_reg_404_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.261 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_25_2_fu_109/add_ln1541_reg_404_reg[3]/Q
                         net (fo=1, routed)           0.205     2.466    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/in[3]
    SLICE_X94Y129        SRL16E                                       r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.159     2.308    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X94Y129        SRL16E                                       r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4/CLK
                         clock pessimism              0.013     2.321    
    SLICE_X94Y129        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     2.441    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tb_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            2.174         10.000      7.826      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB36_X9Y26  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            2.174         10.000      7.826      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB36_X9Y24  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_enable/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB18_X8Y49  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            2.174         10.000      7.826      RAMB18_X8Y49  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB36_X8Y25  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB36_X9Y25  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X9Y26  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X9Y26  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X9Y58  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X9Y26  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X9Y26  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X8Y48  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.843ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.665ns  (logic 0.400ns (24.024%)  route 1.265ns (75.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 40.213 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.212ns (routing 1.988ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.837    26.429    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y94        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.171    26.600 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.046    26.646    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.212    40.213    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              1.244    41.457    
                         clock uncertainty           -0.035    41.421    
    SLICE_X100Y94        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    41.488    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.488    
                         arrival time                         -26.646    
  -------------------------------------------------------------------
                         slack                                 14.843    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.663ns  (logic 0.399ns (23.993%)  route 1.264ns (76.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 40.213 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.212ns (routing 1.988ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.835    26.427    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y94        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.170    26.597 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.047    26.644    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.212    40.213    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              1.244    41.457    
                         clock uncertainty           -0.035    41.421    
    SLICE_X100Y94        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    41.487    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.487    
                         arrival time                         -26.644    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.872ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.632ns  (logic 0.378ns (23.162%)  route 1.254ns (76.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 40.213 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.212ns (routing 1.988ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.837    26.429    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y94        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.149    26.578 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.035    26.613    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.212    40.213    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              1.244    41.457    
                         clock uncertainty           -0.035    41.421    
    SLICE_X100Y94        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.063    41.484    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.484    
                         arrival time                         -26.613    
  -------------------------------------------------------------------
                         slack                                 14.872    

Slack (MET) :             14.874ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.630ns  (logic 0.375ns (23.006%)  route 1.255ns (76.994%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 40.213 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.212ns (routing 1.988ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.835    26.427    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y94        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.146    26.573 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.038    26.611    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.212    40.213    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y94        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              1.244    41.457    
                         clock uncertainty           -0.035    41.421    
    SLICE_X100Y94        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.063    41.484    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.484    
                         arrival time                         -26.611    
  -------------------------------------------------------------------
                         slack                                 14.874    

Slack (MET) :             14.977ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.528ns  (logic 0.422ns (27.618%)  route 1.106ns (72.382%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.877ns = ( 40.210 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.209ns (routing 1.988ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.678    26.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y92        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.193    26.463 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.046    26.509    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X100Y92        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.209    40.210    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y92        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              1.244    41.454    
                         clock uncertainty           -0.035    41.418    
    SLICE_X100Y92        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    41.485    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                         -26.509    
  -------------------------------------------------------------------
                         slack                                 14.977    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.495ns  (logic 0.400ns (26.756%)  route 1.095ns (73.244%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.877ns = ( 40.210 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.209ns (routing 1.988ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.678    26.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y92        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.171    26.441 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.035    26.476    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X100Y92        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.209    40.210    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y92        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              1.244    41.454    
                         clock uncertainty           -0.035    41.418    
    SLICE_X100Y92        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.063    41.481    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                         -26.476    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.072ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.513ns  (logic 0.375ns (24.785%)  route 1.138ns (75.215%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.880ns = ( 40.213 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.212ns (routing 1.988ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.721    26.313    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X99Y92         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    26.459 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.035    26.494    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X99Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.212    40.213    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              1.325    41.538    
                         clock uncertainty           -0.035    41.502    
    SLICE_X99Y92         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.063    41.565    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.565    
                         arrival time                         -26.494    
  -------------------------------------------------------------------
                         slack                                 15.072    

Slack (MET) :             15.097ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.543ns (38.320%)  route 0.874ns (61.680%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns = ( 23.574 - 16.667 ) 
    Source Clock Delay      (SCD):    8.296ns
    Clock Pessimism Removal (CPR):    1.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.633ns (routing 2.163ns, distribution 1.470ns)
  Clock Net Delay (Destination): 3.240ns (routing 1.988ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.633     8.296    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X98Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     8.435 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.477     8.912    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X98Y117        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.239     9.151 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.078     9.229    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X98Y117        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.165     9.394 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.319     9.713    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    20.165    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    20.335 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.240    23.575    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              1.324    24.899    
                         clock uncertainty           -0.035    24.864    
    SLICE_X98Y116        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.054    24.810    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         24.810    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 15.097    

Slack (MET) :             15.244ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.352ns  (logic 0.318ns (23.521%)  route 1.034ns (76.479%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 40.224 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.223ns (routing 1.988ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.382    25.503    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y114        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.089    25.592 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.622    26.214    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X99Y94         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.089    26.303 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.030    26.333    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X99Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.223    40.224    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              1.324    41.548    
                         clock uncertainty           -0.035    41.513    
    SLICE_X99Y94         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.063    41.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.576    
                         arrival time                         -26.333    
  -------------------------------------------------------------------
                         slack                                 15.244    

Slack (MET) :             15.492ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.916ns  (logic 0.365ns (39.847%)  route 0.551ns (60.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.902ns = ( 40.235 - 33.333 ) 
    Source Clock Delay      (SCD):    8.314ns = ( 24.981 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.651ns (routing 2.163ns, distribution 1.488ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.988ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.651    24.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    25.121 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.297    25.418    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X100Y115       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.225    25.643 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.254    25.897    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.234    40.235    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism              1.243    41.478    
                         clock uncertainty           -0.035    41.443    
    SLICE_X100Y115       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.055    41.388    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                         -25.897    
  -------------------------------------------------------------------
                         slack                                 15.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Net Delay (Source):      1.511ns (routing 0.976ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.750ns (routing 1.081ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.511     3.500    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y166        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y166        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.549 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.179     3.728    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X100Y166       SRL16E                                       r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.750     4.452    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       SRL16E                                       r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.865     3.587    
    SLICE_X100Y166       SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.120     3.707    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Net Delay (Source):      1.484ns (routing 0.976ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.484     3.473    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X94Y97         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     3.626 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     3.626    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X94Y97         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X94Y97         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.926     3.482    
    SLICE_X94Y97         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     3.602    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Net Delay (Source):      1.478ns (routing 0.976ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.699ns (routing 1.081ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.478     3.467    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X100Y97        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y97        SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     3.620 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     3.620    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X100Y97        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.699     4.401    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X100Y97        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.925     3.476    
    SLICE_X100Y97        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     3.596    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.862ns
  Clock Net Delay (Source):      1.480ns (routing 0.976ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.688ns (routing 1.081ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.480     3.469    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.518 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.110     3.628    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X92Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.688     4.390    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                         clock pessimism             -0.862     3.528    
    SLICE_X92Y88         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.584    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.094ns (63.946%)  route 0.053ns (36.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.433ns
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.904ns
  Clock Net Delay (Source):      1.498ns (routing 0.976ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.731ns (routing 1.081ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.498     3.487    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.536 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/Q
                         net (fo=2, routed)           0.037     3.573    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg_n_0_[13]
    SLICE_X99Y115        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     3.618 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[13]_i_1/O
                         net (fo=1, routed)           0.016     3.634    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[13]
    SLICE_X99Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.731     4.433    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
                         clock pessimism             -0.904     3.529    
    SLICE_X99Y115        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.585    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.479ns (routing 0.976ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.700ns (routing 1.081ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.479     3.468    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.517 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/Q
                         net (fo=9, routed)           0.035     3.552    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sel0[0]
    SLICE_X99Y94         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     3.567 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.012     3.579    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X99Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.700     4.402    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism             -0.929     3.473    
    SLICE_X99Y94         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.529    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.529    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.931ns
  Clock Net Delay (Source):      1.490ns (routing 0.976ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.712ns (routing 1.081ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.490     3.479    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y116       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y116       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.528 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/Q
                         net (fo=3, routed)           0.037     3.565    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
    SLICE_X100Y116       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.015     3.580 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.012     3.592    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X100Y116       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.712     4.414    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y116       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.931     3.483    
    SLICE_X100Y116       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     3.539    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Net Delay (Source):      1.515ns (routing 0.976ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.736ns (routing 1.081ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.515     3.504    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y166       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.552 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.131     3.683    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X99Y166        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.736     4.438    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y166        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.865     3.573    
    SLICE_X99Y166        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     3.629    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Net Delay (Source):      1.494ns (routing 0.976ns, distribution 0.518ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.081ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.494     3.483    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.531 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/Q
                         net (fo=3, routed)           0.036     3.567    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/out[2]
    SLICE_X99Y116        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     3.582 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.016     3.598    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.720     4.422    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
                         clock pessimism             -0.935     3.487    
    SLICE_X99Y116        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.543    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.935ns
  Clock Net Delay (Source):      1.496ns (routing 0.976ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.723ns (routing 1.081ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.496     3.485    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.534 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.038     3.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.587 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.015     3.602    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.723     4.425    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                         clock pessimism             -0.935     3.490    
    SLICE_X99Y116        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.587         33.333      31.746     BUFGCTRL_X0Y17  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y91   tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X100Y91   tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y166  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X100Y114  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.492ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.896ns  (logic 0.463ns (15.988%)  route 2.433ns (84.012%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.222ns = ( 39.555 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.743ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.263    27.122    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X96Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.023    39.555    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              1.148    40.703    
                         clock uncertainty           -0.035    40.667    
    SLICE_X96Y87         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.054    40.613    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.613    
                         arrival time                         -27.122    
  -------------------------------------------------------------------
                         slack                                 13.492    

Slack (MET) :             13.638ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.757ns  (logic 0.463ns (16.794%)  route 2.294ns (83.206%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 39.563 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.031ns (routing 1.743ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.124    26.983    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.031    39.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              1.147    40.710    
                         clock uncertainty           -0.035    40.675    
    SLICE_X95Y88         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    40.620    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                         -26.983    
  -------------------------------------------------------------------
                         slack                                 13.638    

Slack (MET) :             13.639ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.755ns  (logic 0.463ns (16.806%)  route 2.292ns (83.194%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 39.562 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.030ns (routing 1.743ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.122    26.981    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.030    39.562    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              1.147    40.709    
                         clock uncertainty           -0.035    40.674    
    SLICE_X94Y88         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.055    40.619    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                         -26.981    
  -------------------------------------------------------------------
                         slack                                 13.639    

Slack (MET) :             13.819ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.567ns  (logic 0.463ns (18.037%)  route 2.104ns (81.963%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns = ( 39.554 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.022ns (routing 1.743ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.934    26.793    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.022    39.554    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              1.148    40.702    
                         clock uncertainty           -0.035    40.666    
    SLICE_X93Y88         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    40.611    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -26.793    
  -------------------------------------------------------------------
                         slack                                 13.819    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.537ns  (logic 0.463ns (18.250%)  route 2.074ns (81.750%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.217ns = ( 39.550 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.018ns (routing 1.743ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.904    26.763    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.018    39.550    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              1.148    40.698    
                         clock uncertainty           -0.035    40.662    
    SLICE_X92Y89         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.054    40.608    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                         -26.763    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.460ns  (logic 0.463ns (18.821%)  route 1.997ns (81.179%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 39.552 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.020ns (routing 1.743ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.345    25.625    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.235    25.860 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.826    26.686    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.020    39.552    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              1.148    40.700    
                         clock uncertainty           -0.035    40.664    
    SLICE_X98Y88         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.058    40.606    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.606    
                         arrival time                         -26.686    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.456ns  (logic 0.463ns (18.852%)  route 1.993ns (81.148%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 39.552 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.020ns (routing 1.743ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.345    25.625    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.235    25.860 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.822    26.682    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.020    39.552    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              1.148    40.700    
                         clock uncertainty           -0.035    40.664    
    SLICE_X98Y88         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    40.609    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.609    
                         arrival time                         -26.682    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.947ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.441ns  (logic 0.463ns (18.968%)  route 1.978ns (81.032%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 39.559 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.027ns (routing 1.743ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.808    26.667    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.027    39.559    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              1.148    40.707    
                         clock uncertainty           -0.035    40.671    
    SLICE_X92Y87         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.058    40.613    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         40.613    
                         arrival time                         -26.667    
  -------------------------------------------------------------------
                         slack                                 13.947    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.444ns  (logic 0.463ns (18.944%)  route 1.981ns (81.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 39.564 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.032ns (routing 1.743ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.811    26.670    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.032    39.564    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              1.147    40.711    
                         clock uncertainty           -0.035    40.676    
    SLICE_X93Y87         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    40.621    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.621    
                         arrival time                         -26.670    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             13.954ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.437ns  (logic 0.463ns (18.999%)  route 1.974ns (81.001%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 39.559 - 33.333 ) 
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.027ns (routing 1.743ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.235    25.859 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.804    26.663    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.027    39.559    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              1.148    40.707    
                         clock uncertainty           -0.035    40.671    
    SLICE_X92Y87         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    40.616    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         40.616    
                         arrival time                         -26.663    
  -------------------------------------------------------------------
                         slack                                 13.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.886ns
  Clock Net Delay (Source):      1.398ns (routing 0.841ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.934ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.398     3.118    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.166 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.036     3.202    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X99Y117        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     3.217 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.016     3.233    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.612     4.008    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.886     3.122    
    SLICE_X99Y117        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.178    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.647%)  route 0.246ns (72.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 20.677 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.934ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    20.120    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.615    20.678    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.812    19.865    
    SLICE_X99Y117        FDRE (Hold_AFF_SLICEL_C_CE)
                                                      0.000    19.865    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.865    
                         arrival time                          20.119    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.340ns  (logic 0.094ns (27.647%)  route 0.246ns (72.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 20.677 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.934ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    20.120    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.615    20.678    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.812    19.865    
    SLICE_X99Y117        FDRE (Hold_BFF_SLICEL_C_CE)
                                                      0.000    19.865    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.865    
                         arrival time                          20.119    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.342ns  (logic 0.094ns (27.485%)  route 0.248ns (72.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 20.677 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.934ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.173    20.122    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.615    20.678    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.812    19.865    
    SLICE_X99Y117        FDRE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.001    19.864    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.864    
                         arrival time                          20.122    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.389ns  (logic 0.094ns (24.164%)  route 0.295ns (75.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 20.676 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.934ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.220    20.169    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.614    20.677    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.812    19.864    
    SLICE_X100Y117       FDRE (Hold_EFF_SLICEM_C_CE)
                                                      0.000    19.864    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.864    
                         arrival time                          20.168    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.389ns  (logic 0.094ns (24.164%)  route 0.295ns (75.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 20.676 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.934ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.220    20.169    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.614    20.677    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.812    19.864    
    SLICE_X100Y117       FDRE (Hold_FFF_SLICEM_C_CE)
                                                      0.000    19.864    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.864    
                         arrival time                          20.168    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.390ns  (logic 0.094ns (24.103%)  route 0.296ns (75.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 20.676 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.934ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.221    20.170    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.614    20.677    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.812    19.864    
    SLICE_X100Y117       FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.002    19.862    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.862    
                         arrival time                          20.170    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.390ns  (logic 0.094ns (24.103%)  route 0.296ns (75.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 20.676 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.934ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.221    20.170    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.614    20.677    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.812    19.864    
    SLICE_X100Y117       FDRE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.002    19.862    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.862    
                         arrival time                          20.170    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.379ns  (logic 0.094ns (24.802%)  route 0.285ns (75.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 20.665 - 16.667 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.848ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.934ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.075    19.904    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    19.949 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.210    20.159    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.602    20.665    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.848    19.817    
    SLICE_X97Y116        FDRE (Hold_EFF_SLICEL_C_CE)
                                                      0.000    19.817    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.817    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.120ns (28.504%)  route 0.301ns (71.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 20.663 - 16.667 ) 
    Source Clock Delay      (SCD):    3.114ns = ( 19.781 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Net Delay (Source):      1.394ns (routing 0.841ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.934ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    19.781    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X98Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    19.830 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.151    19.981    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X98Y114        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071    20.052 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.150    20.202    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X98Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.601    20.664    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X98Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.879    19.785    
    SLICE_X98Y114        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056    19.841    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -19.840    
                         arrival time                          20.201    
  -------------------------------------------------------------------
                         slack                                  0.361    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.587         33.333      31.746     BUFGCE_X0Y49   tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         33.333      32.783     SLICE_X97Y117  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y114  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X97Y115  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 0.972ns (18.328%)  route 4.333ns (81.672%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.159ns (routing 0.696ns, distribution 1.463ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD9                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.757     0.757 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.862    reset_IBUF_inst/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.911 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.840     4.751    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X97Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.166     4.917 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.388     5.305    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.159     4.510    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 0.856ns (20.717%)  route 3.274ns (79.283%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.107ns (routing 0.696ns, distribution 1.411ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.807     0.807 r  uart_rtl_0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.912    uart_rtl_0_rxd_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.961 r  uart_rtl_0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.169     4.130    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X79Y113        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.107     4.458    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y113        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.422ns (25.156%)  route 1.255ns (74.844%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.040ns (routing 0.309ns, distribution 0.731ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.407     0.407 r  uart_rtl_0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.432    uart_rtl_0_rxd_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.447 r  uart_rtl_0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.230     1.677    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X79Y113        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.040     2.189    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y113        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.426ns (19.941%)  route 1.711ns (80.059%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.087ns (routing 0.309ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD9                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    reset_IBUF_inst/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.539     1.937    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X97Y117        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.053     1.990 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.147     2.137    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.087     2.236    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 0.228ns (6.061%)  route 3.534ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    4.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 0.756ns, distribution 1.799ns)
  Clock Net Delay (Destination): 2.208ns (routing 0.696ns, distribution 1.512ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.555     4.802    tb_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X95Y127        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.941 f  tb_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=322, routed)         3.221     8.162    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X99Y164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.089     8.251 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.313     8.564    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X99Y164        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.208     4.559    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X99Y164        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.138ns (4.859%)  route 2.702ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.696ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.702     7.599    tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X77Y148        FDCE                                         f  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.109     4.460    tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X77Y148        FDCE                                         r  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.138ns (4.859%)  route 2.702ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.696ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.702     7.599    tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X77Y148        FDCE                                         f  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.109     4.460    tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X77Y148        FDCE                                         r  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.138ns (4.859%)  route 2.702ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.696ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.702     7.599    tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X77Y148        FDCE                                         f  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.109     4.460    tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X77Y148        FDCE                                         r  tb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 0.138ns (4.971%)  route 2.638ns (95.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.696ns, distribution 1.419ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.638     7.535    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X76Y151        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.115     4.466    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X76Y151        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 0.138ns (4.971%)  route 2.638ns (95.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.696ns, distribution 1.419ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.638     7.535    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X76Y151        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.115     4.466    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X76Y151        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 0.138ns (4.971%)  route 2.638ns (95.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.696ns, distribution 1.419ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.638     7.535    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X76Y151        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.115     4.466    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X76Y151        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.138ns (5.223%)  route 2.504ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.696ns, distribution 1.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.504     7.401    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X76Y156        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.122     4.473    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X76Y156        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.138ns (5.223%)  route 2.504ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.696ns, distribution 1.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.504     7.401    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X76Y156        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.122     4.473    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X76Y156        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.138ns (5.223%)  route 2.504ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.756ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.696ns, distribution 1.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.512     4.759    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.897 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          2.504     7.401    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X76Y156        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.122     4.473    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X76Y156        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/rst_clk_wiz_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.063ns (29.577%)  route 0.150ns (70.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.929ns (routing 0.278ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.309ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.929     2.177    tb_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X97Y118        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y118        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.225 r  tb_i/rst_clk_wiz_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.033     2.258    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X97Y118        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.273 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.117     2.390    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X97Y118        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.095     2.244    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X97Y118        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.309ns, distribution 0.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.166     2.419    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X96Y165        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.142     2.291    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X96Y165        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.309ns, distribution 0.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.166     2.419    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X96Y165        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.142     2.291    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X96Y165        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.309ns, distribution 0.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.166     2.419    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X96Y165        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.142     2.291    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X96Y165        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.309ns, distribution 0.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.242     2.495    tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X97Y162        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.127     2.276    tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X97Y162        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.309ns, distribution 0.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.242     2.495    tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X97Y162        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.127     2.276    tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X97Y162        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.309ns, distribution 0.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.242     2.495    tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X97Y162        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.127     2.276    tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X97Y162        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.048ns (13.370%)  route 0.311ns (86.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.309ns, distribution 0.822ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.311     2.564    tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X91Y162        FDCE                                         f  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.131     2.280    tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X91Y162        FDCE                                         r  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.048ns (13.370%)  route 0.311ns (86.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.309ns, distribution 0.822ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.311     2.564    tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X91Y162        FDCE                                         f  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.131     2.280    tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X91Y162        FDCE                                         r  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.048ns (13.370%)  route 0.311ns (86.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.957ns (routing 0.278ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.309ns, distribution 0.822ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.957     2.205    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X98Y165        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.253 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.311     2.564    tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X91Y162        FDCE                                         f  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.131     2.280    tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X91Y162        FDCE                                         r  tb_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.401ns (49.840%)  route 1.410ns (50.160%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    8.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.641ns (routing 2.163ns, distribution 1.478ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.696ns, distribution 1.458ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.641     8.304    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X100Y106       SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       SRLC16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.970 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     9.661    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_20
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     9.973 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107    10.080    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129    10.209 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.434    10.643    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X98Y94         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147    10.790 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.145    10.935    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X98Y94         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.147    11.082 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.033    11.115    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.154     4.505    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 1.419ns (51.302%)  route 1.347ns (48.699%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    8.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.641ns (routing 2.163ns, distribution 1.478ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.696ns, distribution 1.458ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.641     8.304    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X100Y106       SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       SRLC16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.970 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     9.661    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_20
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     9.973 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107    10.080    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129    10.209 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.434    10.643    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X98Y94         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147    10.790 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.078    10.868    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X98Y94         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.165    11.033 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.037    11.070    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.154     4.505    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.521ns  (logic 1.254ns (49.742%)  route 1.267ns (50.258%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    8.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.641ns (routing 2.163ns, distribution 1.478ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.696ns, distribution 1.455ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.641     8.304    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X100Y106       SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       SRLC16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.970 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     9.661    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_20
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     9.973 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107    10.080    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129    10.209 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.434    10.643    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X98Y94         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.147    10.790 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_pc_brk_i_1/O
                         net (fo=1, routed)           0.035    10.825    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_3
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.151     4.502    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.963ns  (logic 1.107ns (56.393%)  route 0.856ns (43.607%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -3.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns
    Source Clock Delay      (SCD):    8.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.641ns (routing 2.163ns, distribution 1.478ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.696ns, distribution 1.478ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.641     8.304    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X100Y106       SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       SRLC16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.970 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     9.661    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_20
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.312     9.973 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107    10.080    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129    10.209 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.058    10.267    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_1
    SLICE_X96Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.174     4.525    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X96Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.691ns (36.952%)  route 1.179ns (63.048%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -3.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    8.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.644ns (routing 2.163ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.696ns, distribution 1.467ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.644     8.307    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X90Y91         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y91         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     8.445 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           0.451     8.896    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X90Y91         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.253     9.149 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.679     9.828    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[30]
    SLICE_X95Y89         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218    10.046 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__137/O
                         net (fo=1, routed)           0.000    10.046    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/I1163_out
    SLICE_X95Y89         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082    10.128 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.049    10.177    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/of_instr_ii_41
    SLICE_X95Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.163     4.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X95Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][33]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.794ns  (logic 0.604ns (33.668%)  route 1.190ns (66.332%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns
    Source Clock Delay      (SCD):    8.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.644ns (routing 2.163ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.696ns, distribution 1.481ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.644     8.307    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X90Y91         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y91         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     8.444 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.311     8.755    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X90Y91         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.244     8.999 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.569     9.568    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_0
    SLICE_X94Y91         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.223     9.791 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][33]_srl3_i_1/O
                         net (fo=1, routed)           0.310    10.101    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X94Y91         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][33]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.177     4.528    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X94Y91         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][33]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.710ns  (logic 1.115ns (65.205%)  route 0.595ns (34.795%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns
    Source Clock Delay      (SCD):    8.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.626ns (routing 2.163ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.170ns (routing 0.696ns, distribution 1.474ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.626     8.289    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X94Y96         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         SRLC16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.955 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.481     9.436    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X95Y98         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.449     9.885 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=3, routed)           0.114     9.999    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_0
    SLICE_X95Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.170     4.521    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X95Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.669ns  (logic 0.379ns (22.708%)  route 1.290ns (77.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    8.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.641ns (routing 2.163ns, distribution 1.478ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.696ns, distribution 1.468ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.641     8.304    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X89Y91         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     8.443 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.308     8.751    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X89Y91         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.240     8.991 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.982     9.973    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[30]
    SLICE_X94Y89         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.164     4.515    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X94Y89         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][3]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.648ns  (logic 0.628ns (38.107%)  route 1.020ns (61.893%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns
    Source Clock Delay      (SCD):    8.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.645ns (routing 2.163ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.696ns, distribution 1.446ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.645     8.308    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X90Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     8.446 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.498     8.944    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X90Y88         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.243     9.187 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.477     9.664    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/in[0]
    SLICE_X93Y89         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.166     9.830 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native_i_1__50/O
                         net (fo=1, routed)           0.000     9.830    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/I0141_out
    SLICE_X93Y89         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.081     9.911 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.045     9.956    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X93Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.142     4.493    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X93Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.645ns  (logic 0.602ns (36.596%)  route 1.043ns (63.404%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    8.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.636ns (routing 2.163ns, distribution 1.473ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.696ns, distribution 1.468ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.636     8.299    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     8.436 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.391     8.827    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X90Y88         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     8.973 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.603     9.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/in[0]
    SLICE_X95Y92         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.238     9.814 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native_i_1__66/O
                         net (fo=1, routed)           0.000     9.814    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7/I077_out
    SLICE_X95Y92         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.081     9.895 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.049     9.944    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X95Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.164     4.515    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X95Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.465ns (routing 0.976ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.309ns, distribution 0.773ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.465     3.454    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.502 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.120     3.622    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X99Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.082     2.231    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X99Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        -1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.473ns (routing 0.976ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.309ns, distribution 0.756ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.473     3.462    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.511 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.161     3.672    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X99Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.065     2.214    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X99Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.467ns (routing 0.976ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.309ns, distribution 0.784ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.467     3.456    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X97Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.504 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.172     3.676    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X97Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.093     2.242    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X97Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.106%)  route 0.173ns (53.894%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.474ns (routing 0.976ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.309ns, distribution 0.776ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.474     3.463    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.512 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.087     3.599    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y90         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     3.644 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.073     3.717    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[11]
    SLICE_X91Y92         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     3.747 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__108/O
                         net (fo=1, routed)           0.000     3.747    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7/I147_out
    SLICE_X91Y92         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.024     3.771 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013     3.784    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/of_instr_ii_12
    SLICE_X91Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.085     2.234    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Clk
    SLICE_X91Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.147ns (45.511%)  route 0.176ns (54.489%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.482ns (routing 0.976ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.309ns, distribution 0.783ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.482     3.471    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.520 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.035     3.555    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y88         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045     3.600 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.128     3.728    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[14]
    SLICE_X92Y91         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     3.758 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__111/O
                         net (fo=1, routed)           0.000     3.758    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7/I159_out
    SLICE_X92Y91         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.023     3.781 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013     3.794    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/of_instr_ii_15
    SLICE_X92Y91         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.092     2.241    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Clk
    SLICE_X92Y91         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.131ns (37.006%)  route 0.223ns (62.994%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.474ns (routing 0.976ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.309ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.474     3.463    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.511 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.070     3.581    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y88         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.045     3.626 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.140     3.766    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[12]
    SLICE_X92Y92         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     3.781 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__109/O
                         net (fo=1, routed)           0.000     3.781    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/I151_out
    SLICE_X92Y92         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.023     3.804 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013     3.817    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_instr_ii_13
    SLICE_X92Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.078     2.227    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X92Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.094ns (26.705%)  route 0.258ns (73.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.482ns (routing 0.976ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.309ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.482     3.471    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.520 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.035     3.555    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y88         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045     3.600 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.223     3.823    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[15]
    SLICE_X94Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.091     2.240    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X94Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.093ns (25.135%)  route 0.277ns (74.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.474ns (routing 0.976ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.309ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.474     3.463    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.511 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.070     3.581    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y88         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.045     3.626 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.207     3.833    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[13]
    SLICE_X94Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.091     2.240    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X94Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.094ns (25.134%)  route 0.280ns (74.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.474ns (routing 0.976ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.309ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.474     3.463    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.512 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.087     3.599    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y90         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     3.644 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.193     3.837    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[12]
    SLICE_X94Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.091     2.240    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X94Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.169ns (41.219%)  route 0.241ns (58.780%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.472ns (routing 0.976ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.309ns, distribution 0.767ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.472     3.461    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.509 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.121     3.630    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X91Y91         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.045     3.675 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.110     3.785    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[20]
    SLICE_X92Y92         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.052     3.837 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__117/O
                         net (fo=1, routed)           0.000     3.837    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7/I183_out
    SLICE_X92Y92         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.024     3.861 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.010     3.871    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/of_instr_ii_21
    SLICE_X92Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.076     2.225    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Clk
    SLICE_X92Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.688ns  (logic 0.228ns (33.140%)  route 0.460ns (66.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    7.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.416ns (routing 1.894ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.696ns, distribution 1.463ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.416     7.539    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.139     7.678 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.072     7.750    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X97Y117        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     7.839 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.388     8.227    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.159     4.510    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.385ns  (logic 1.036ns (43.438%)  route 1.349ns (56.562%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.391ns (routing 1.894ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.696ns, distribution 1.458ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.391     7.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.654 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.630     8.284    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.473     8.757 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     8.864    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     8.993 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.434     9.427    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X98Y94         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     9.574 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.145     9.719    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X98Y94         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.147     9.866 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.033     9.899    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.154     4.505    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.340ns  (logic 1.054ns (45.043%)  route 1.286ns (54.957%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.391ns (routing 1.894ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.696ns, distribution 1.458ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.391     7.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.654 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.630     8.284    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.473     8.757 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     8.864    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     8.993 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.434     9.427    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X98Y94         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     9.574 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.078     9.652    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X98Y94         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.165     9.817 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.037     9.854    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.154     4.505    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.095ns  (logic 0.889ns (42.434%)  route 1.206ns (57.566%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.391ns (routing 1.894ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.696ns, distribution 1.455ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.391     7.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.654 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.630     8.284    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.473     8.757 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     8.864    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     8.993 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.434     9.427    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X98Y94         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.147     9.574 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_pc_brk_i_1/O
                         net (fo=1, routed)           0.035     9.609    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_3
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.151     4.502    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.955ns  (logic 0.433ns (22.148%)  route 1.522ns (77.852%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    7.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.393ns (routing 1.894ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.696ns, distribution 1.459ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.393     7.516    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     7.655 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.635     8.290    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3_0
    SLICE_X94Y96         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.150     8.440 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5/O
                         net (fo=1, routed)           0.072     8.512    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5_n_0
    SLICE_X94Y96         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.089     8.601 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3/O
                         net (fo=1, routed)           0.170     8.771    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X94Y94         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     8.826 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=2, routed)           0.645     9.471    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X98Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.155     4.506    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.742ns (48.276%)  route 0.795ns (51.724%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.391ns (routing 1.894ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.696ns, distribution 1.478ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.391     7.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.654 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.630     8.284    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X96Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.473     8.757 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     8.864    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X96Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     8.993 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.058     9.051    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_1
    SLICE_X96Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.174     4.525    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X96Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.458ns  (logic 0.633ns (43.416%)  route 0.825ns (56.584%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -2.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.391ns (routing 1.894ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.170ns (routing 0.696ns, distribution 1.474ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.391     7.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.654 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.711     8.365    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X95Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.493     8.858 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=3, routed)           0.114     8.972    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_0
    SLICE_X95Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.170     4.521    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X95Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.979ns  (logic 0.433ns (44.229%)  route 0.546ns (55.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.391ns (routing 1.894ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.696ns, distribution 1.476ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.391     7.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.654 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.428     8.082    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Armed
    SLICE_X97Y89         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.146     8.228 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.083     8.311    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_1
    SLICE_X97Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.147     8.458 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.035     8.493    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X97Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.172     4.523    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X97Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.433ns (44.274%)  route 0.545ns (55.726%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.391ns (routing 1.894ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.696ns, distribution 1.476ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.391     7.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.654 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.428     8.082    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Armed
    SLICE_X97Y89         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.146     8.228 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.083     8.311    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core_n_163
    SLICE_X97Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     8.458 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.034     8.492    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg_1
    SLICE_X97Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.172     4.523    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X97Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.758ns  (logic 0.284ns (37.467%)  route 0.474ns (62.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns
    Source Clock Delay      (SCD):    7.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.416ns (routing 1.894ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.696ns, distribution 1.471ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.416     7.539    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y117        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     7.676 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=1, routed)           0.161     7.837    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X97Y118        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.147     7.984 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.313     8.297    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X97Y118        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.167     4.518    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X97Y118        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.078ns (30.469%)  route 0.178ns (69.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.309ns, distribution 0.778ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393     3.113    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     3.161 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.031     3.192    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X97Y117        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     3.222 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.147     3.369    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.087     2.236    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X97Y117        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.376ns (routing 0.841ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.309ns, distribution 0.764ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.376     3.096    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.145 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     3.241    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Q[0]
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.073     2.222    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.378ns (routing 0.841ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.309ns, distribution 0.770ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.378     3.098    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.147 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.120     3.267    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X95Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.079     2.228    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X95Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.379ns (routing 0.841ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.309ns, distribution 0.759ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.379     3.099    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y87         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.148 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.120     3.268    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X93Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.068     2.217    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X93Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.378ns (routing 0.841ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.309ns, distribution 0.767ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.378     3.098    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y87         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.147 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.143     3.290    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X96Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.076     2.225    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X96Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.376ns (routing 0.841ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.309ns, distribution 0.764ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.376     3.096    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.144 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.149     3.293    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Q[0]
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.073     2.222    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.049ns (20.502%)  route 0.190ns (79.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    3.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.380ns (routing 0.841ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.309ns, distribution 0.771ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.380     3.100    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y88         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.149 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.190     3.339    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X94Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.080     2.229    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X94Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.111ns (45.868%)  route 0.131ns (54.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.379ns (routing 0.841ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.309ns, distribution 0.785ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.379     3.099    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.147 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.115     3.262    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X95Y87         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.063     3.325 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.016     3.341    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X95Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.094     2.243    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X95Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.113ns (41.852%)  route 0.157ns (58.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.379ns (routing 0.841ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.309ns, distribution 0.785ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.379     3.099    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.148 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.143     3.291    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X95Y87         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.064     3.355 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.014     3.369    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X95Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.094     2.243    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X95Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.049ns (17.563%)  route 0.230ns (82.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.379ns (routing 0.841ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.309ns, distribution 0.784ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.379     3.099    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.148 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.230     3.378    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X94Y84         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.093     2.242    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X94Y84         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.643ns  (logic 0.426ns (16.118%)  route 2.217ns (83.882%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.232ns (routing 1.988ns, distribution 1.244ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          1.826     1.826    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X99Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     2.027 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.356     2.383    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X100Y115       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.225     2.608 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.035     2.643    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.232     6.900    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 0.424ns (16.091%)  route 2.211ns (83.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.232ns (routing 1.988ns, distribution 1.244ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          1.826     1.826    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X99Y115        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     2.027 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.351     2.378    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X100Y115       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.223     2.601 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.034     2.635    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.232     6.900    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDPE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.568ns  (logic 0.000ns (0.000%)  route 2.568ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.266ns (routing 1.988ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.568     2.568    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X100Y166       FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.266     6.934    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y166       FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.000ns (0.000%)  route 0.442ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.700ns (routing 1.081ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.442     0.442    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X100Y96        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.700     4.402    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y96        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.000ns (0.000%)  route 0.447ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 1.081ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.447     0.447    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.711     4.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.000ns (0.000%)  route 0.449ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 1.081ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.449     0.449    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.711     4.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.000ns (0.000%)  route 0.449ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 1.081ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.449     0.449    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.711     4.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.000ns (0.000%)  route 0.454ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.702ns (routing 1.081ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.454     0.454    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X99Y107        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.702     4.404    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y107        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.000ns (0.000%)  route 0.483ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.483     0.483    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.000ns (0.000%)  route 0.483ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.483     0.483    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.000ns (0.000%)  route 0.483ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.483     0.483    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.000ns (0.000%)  route 0.483ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.483     0.483    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.000ns (0.000%)  route 0.502ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.703ns (routing 1.081ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.502     0.502    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.703     4.405    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.484ns  (logic 1.204ns (48.470%)  route 1.280ns (51.530%))
  Logic Levels:           4  (CARRY8=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.874ns
    Source Clock Delay      (SCD):    4.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.469ns (routing 0.756ns, distribution 1.713ns)
  Clock Net Delay (Destination): 3.206ns (routing 1.988ns, distribution 1.218ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.469     4.716    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X97Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     4.854 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           0.622     5.476    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_3[24]
    SLICE_X98Y98         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.237     5.713 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     5.713    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X98Y98         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.428     6.141 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     6.248    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X98Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.161     6.409 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.505     6.914    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg_reg[25]_0
    SLICE_X98Y93         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.240     7.154 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.046     7.200    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X98Y93         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.206     6.874    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y93         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.139ns (6.616%)  route 1.962ns (93.384%))
  Logic Levels:           0  
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.476ns (routing 0.756ns, distribution 1.720ns)
  Clock Net Delay (Destination): 3.208ns (routing 1.988ns, distribution 1.220ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.476     4.723    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X97Y118        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y118        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     4.862 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=963, routed)         1.962     6.824    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X99Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.208     6.876    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.138ns (16.707%)  route 0.688ns (83.293%))
  Logic Levels:           0  
  Clock Path Skew:        2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.486ns (routing 0.756ns, distribution 1.730ns)
  Clock Net Delay (Destination): 3.225ns (routing 1.988ns, distribution 1.237ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.486     4.733    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     4.871 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.688     5.559    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[18]
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.225     6.893    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.139ns (18.241%)  route 0.623ns (81.759%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.485ns (routing 0.756ns, distribution 1.729ns)
  Clock Net Delay (Destination): 3.226ns (routing 1.988ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.485     4.732    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y107        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.871 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.623     5.494    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[26]
    SLICE_X99Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.226     6.894    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.139ns (18.886%)  route 0.597ns (81.114%))
  Logic Levels:           0  
  Clock Path Skew:        2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.493ns (routing 0.756ns, distribution 1.737ns)
  Clock Net Delay (Destination): 3.226ns (routing 1.988ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.493     4.740    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X99Y107        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     4.879 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.597     5.476    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[27]
    SLICE_X99Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.226     6.894    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.139ns (19.120%)  route 0.588ns (80.880%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.486ns (routing 0.756ns, distribution 1.730ns)
  Clock Net Delay (Destination): 3.221ns (routing 1.988ns, distribution 1.233ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.486     4.733    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.872 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.588     5.460    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[10]
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.221     6.889    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.140ns (20.057%)  route 0.558ns (79.943%))
  Logic Levels:           0  
  Clock Path Skew:        2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.493ns (routing 0.756ns, distribution 1.737ns)
  Clock Net Delay (Destination): 3.231ns (routing 1.988ns, distribution 1.243ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.493     4.740    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X99Y107        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     4.880 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.558     5.438    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[31]
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.231     6.899    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y106       FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.691ns  (logic 0.139ns (20.116%)  route 0.552ns (79.884%))
  Logic Levels:           0  
  Clock Path Skew:        2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.878ns
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.496ns (routing 0.756ns, distribution 1.740ns)
  Clock Net Delay (Destination): 3.210ns (routing 1.988ns, distribution 1.222ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.496     4.743    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X94Y93         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     4.882 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.552     5.434    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X97Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.210     6.878    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X97Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.139ns (19.886%)  route 0.560ns (80.114%))
  Logic Levels:           0  
  Clock Path Skew:        2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns
    Source Clock Delay      (SCD):    4.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.487ns (routing 0.756ns, distribution 1.731ns)
  Clock Net Delay (Destination): 3.221ns (routing 1.988ns, distribution 1.233ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.487     4.734    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y110        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.873 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.560     5.433    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[3]
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.221     6.889    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.138ns (20.117%)  route 0.548ns (79.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.904ns
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.495ns (routing 0.756ns, distribution 1.739ns)
  Clock Net Delay (Destination): 3.236ns (routing 1.988ns, distribution 1.248ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.495     4.742    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X99Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     4.880 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.548     5.428    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[16]
    SLICE_X99Y111        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.236     6.904    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y111        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.929ns (routing 0.278ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.702ns (routing 1.081ns, distribution 0.621ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.929     2.177    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y111        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.225 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.094     2.319    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[1]
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.702     4.404    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.922ns (routing 0.278ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.694ns (routing 1.081ns, distribution 0.613ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.922     2.170    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X97Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y88         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.218 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=2, routed)           0.103     2.321    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X99Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.694     4.396    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X99Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.907ns (routing 0.278ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.694ns (routing 1.081ns, distribution 0.613ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.907     2.155    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X99Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.204 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.118     2.322    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X99Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.694     4.396    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X99Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.049ns (34.507%)  route 0.093ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        2.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.405ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.933ns (routing 0.278ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.703ns (routing 1.081ns, distribution 0.622ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.933     2.181    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X99Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y108        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.230 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.093     2.323    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[22]
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.703     4.405    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.048ns (29.091%)  route 0.117ns (70.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.910ns (routing 0.278ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.690ns (routing 1.081ns, distribution 0.609ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.910     2.158    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.206 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.117     2.323    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Q[0]
    SLICE_X99Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.690     4.392    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X99Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.933ns (routing 0.278ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.702ns (routing 1.081ns, distribution 0.621ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.933     2.181    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.229 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.097     2.326    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[5]
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.702     4.404    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y112        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.928ns (routing 0.278ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.081ns, distribution 0.630ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.928     2.176    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y111        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.224 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.108     2.332    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[12]
    SLICE_X99Y111        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.711     4.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y111        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.910ns (routing 0.278ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.690ns (routing 1.081ns, distribution 0.609ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.910     2.158    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.206 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]/Q
                         net (fo=1, routed)           0.127     2.333    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Q[0]
    SLICE_X99Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.690     4.392    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Dbg_Clk
    SLICE_X99Y90         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.405ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.934ns (routing 0.278ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.703ns (routing 1.081ns, distribution 0.622ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.934     2.182    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.231 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.108     2.339    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[0]
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.703     4.405    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        2.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.387ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.915ns (routing 0.278ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.685ns (routing 1.081ns, distribution 0.604ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.915     2.163    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.211 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.143     2.354    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X99Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.685     4.387    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.444ns (30.046%)  route 3.362ns (69.954%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.232ns (routing 1.988ns, distribution 1.244ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.263    25.887 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.776    26.663    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Instr_Insert_Reg_En
    SLICE_X99Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    26.901 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.472    27.373    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X99Y110        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218    27.591 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.553    28.144    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X99Y115        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.272    28.416 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.356    28.772    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X100Y115       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.225    28.997 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.035    29.032    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.232     6.900    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.798ns  (logic 1.442ns (30.054%)  route 3.356ns (69.946%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.232ns (routing 1.988ns, distribution 1.244ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.263    25.887 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.776    26.663    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Instr_Insert_Reg_En
    SLICE_X99Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    26.901 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.472    27.373    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X99Y110        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218    27.591 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.553    28.144    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X99Y115        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.272    28.416 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.351    28.767    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X100Y115       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.223    28.990 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.034    29.024    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.232     6.900    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y115       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.093ns (27.975%)  route 2.814ns (72.025%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.913ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.245ns (routing 1.988ns, distribution 1.257ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139    24.365 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.826    25.191    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X98Y116        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    25.280 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=9, routed)           0.344    25.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[7]
    SLICE_X98Y115        LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.263    25.887 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.776    26.663    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Instr_Insert_Reg_En
    SLICE_X99Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    26.901 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.472    27.373    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X99Y110        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218    27.591 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.359    27.950    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X99Y116        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146    28.096 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.037    28.133    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.245     6.913    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.013ns  (logic 0.752ns (24.959%)  route 2.261ns (75.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.224ns (routing 1.988ns, distribution 1.236ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.264    24.629    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    24.868 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.478    25.346    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[4]
    SLICE_X98Y116        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    25.462 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.240    25.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X98Y115        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.258    25.959 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.279    27.238    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc[0]
    SLICE_X94Y96         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.224     6.892    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X94Y96         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.939ns  (logic 0.752ns (25.587%)  route 2.187ns (74.413%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.229ns (routing 1.988ns, distribution 1.241ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.264    24.629    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    24.868 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.478    25.346    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[4]
    SLICE_X98Y116        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    25.462 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.240    25.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X98Y115        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.258    25.959 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.205    27.164    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc[0]
    SLICE_X94Y100        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.229     6.897    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X94Y100        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.938ns  (logic 0.752ns (25.596%)  route 2.186ns (74.404%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.226ns (routing 1.988ns, distribution 1.238ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.264    24.629    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    24.868 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.478    25.346    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[4]
    SLICE_X98Y116        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    25.462 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.240    25.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X98Y115        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.258    25.959 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.204    27.163    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]
    SLICE_X94Y97         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.226     6.894    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X94Y97         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.938ns  (logic 0.752ns (25.596%)  route 2.186ns (74.404%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.226ns (routing 1.988ns, distribution 1.238ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.264    24.629    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    24.868 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.478    25.346    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[4]
    SLICE_X98Y116        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    25.462 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.240    25.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X98Y115        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.258    25.959 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.204    27.163    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc[0]
    SLICE_X94Y97         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.226     6.894    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X94Y97         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.779ns  (logic 0.752ns (27.060%)  route 2.027ns (72.940%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.227ns (routing 1.988ns, distribution 1.239ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.264    24.629    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    24.868 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.478    25.346    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[4]
    SLICE_X98Y116        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    25.462 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.240    25.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X98Y115        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.258    25.959 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.045    27.004    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc[0]
    SLICE_X94Y98         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.227     6.895    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X94Y98         SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.758ns  (logic 0.729ns (26.432%)  route 2.029ns (73.568%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.887ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.219ns (routing 1.988ns, distribution 1.231ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.264    24.629    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    24.868 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.478    25.346    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[4]
    SLICE_X98Y116        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    25.462 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.240    25.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En_2_sn_1
    SLICE_X98Y115        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.235    25.937 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1__0/O
                         net (fo=8, routed)           1.047    26.984    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc[0]
    SLICE_X100Y100       SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.219     6.887    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X100Y100       SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 0.729ns (27.283%)  route 1.943ns (72.717%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns
    Source Clock Delay      (SCD):    7.559ns = ( 24.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.436ns (routing 1.894ns, distribution 1.542ns)
  Clock Net Delay (Destination): 3.217ns (routing 1.988ns, distribution 1.229ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.436    24.226    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140    24.365 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.264    24.629    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    24.868 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.478    25.346    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[4]
    SLICE_X98Y116        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.116    25.462 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.240    25.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En_2_sn_1
    SLICE_X98Y115        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.235    25.937 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1__0/O
                         net (fo=8, routed)           0.961    26.898    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc[0]
    SLICE_X100Y98        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.217     6.885    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X100Y98        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.112ns (54.902%)  route 0.092ns (45.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.841ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.723ns (routing 1.081ns, distribution 0.642ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.398     3.118    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.166 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.077     3.243    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X99Y116        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.307 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.015     3.322    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.723     4.425    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.104ns (44.828%)  route 0.128ns (55.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.713ns (routing 1.081ns, distribution 0.632ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    19.829 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.117    19.946    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X98Y117        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.055    20.001 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.011    20.012    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X98Y117        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.713     4.415    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X98Y117        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.708%))
  Logic Levels:           0  
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 21.089 - 16.667 ) 
    Source Clock Delay      (SCD):    3.114ns = ( 19.781 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.841ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.081ns, distribution 0.639ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    19.781    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X98Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    19.830 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.205    20.035    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633    19.299    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069    19.368 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.720    21.088    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X98Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.063ns (23.333%)  route 0.207ns (76.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    19.828 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.033    19.861    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X97Y115        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015    19.876 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.174    20.050    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.063ns (23.333%)  route 0.207ns (76.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    19.828 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.033    19.861    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X97Y115        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015    19.876 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.174    20.050    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.383ns  (logic 0.042ns (1.242%)  route 3.341ns (98.758%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        4.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 1.081ns, distribution 0.632ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403    19.790    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y117        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015    19.805 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.245    20.050    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X98Y117        FDPE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.713     4.415    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X98Y117        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.063ns (23.162%)  route 0.209ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    19.828 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.033    19.861    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X97Y115        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015    19.876 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.176    20.052    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.063ns (23.162%)  route 0.209ns (76.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.113ns = ( 19.779 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.841ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.081ns, distribution 0.625ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.393    19.780    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    19.828 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.033    19.861    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X97Y115        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015    19.876 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.176    20.052    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.706     4.408    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.091%)  route 0.129ns (46.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    3.120ns = ( 19.787 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.400ns (routing 0.841ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.723ns (routing 1.081ns, distribution 0.642ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.400    19.787    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    19.836 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.074    19.910    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X99Y116        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.045    19.955 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.039    19.993    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X99Y116        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.052    20.045 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.016    20.062    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.723     4.425    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.095ns (28.964%)  route 0.233ns (71.037%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    3.114ns = ( 19.781 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.841ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.726ns (routing 1.081ns, distribution 0.645ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.394    19.781    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X98Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    19.830 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.080    19.910    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X98Y116        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031    19.941 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=6, routed)           0.139    20.080    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Dbg_Reg_En[4]
    SLICE_X98Y115        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.015    20.095 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Serial_Dbg_Intf.unchanged_i_1/O
                         net (fo=1, routed)           0.014    20.109    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X98Y115        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.726     4.428    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y115        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.147ns (7.328%)  route 1.859ns (92.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.042ns (routing 1.743ns, distribution 1.299ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.127     1.127    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X97Y117        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.147     1.274 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.732     2.006    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X97Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.042     6.241    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.147ns (7.636%)  route 1.778ns (92.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.743ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.127     1.127    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X97Y117        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.147     1.274 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.651     1.925    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.051     6.250    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.147ns (7.636%)  route 1.778ns (92.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.743ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.127     1.127    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X97Y117        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.147     1.274 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.651     1.925    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.051     6.250    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.147ns (7.636%)  route 1.778ns (92.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.743ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.127     1.127    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X97Y117        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.147     1.274 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.651     1.925    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.051     6.250    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.090ns (5.158%)  route 1.655ns (94.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.743ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.105     1.105    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     1.195 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.550     1.745    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.051    22.917    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.090ns (5.158%)  route 1.655ns (94.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.743ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.105     1.105    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     1.195 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.550     1.745    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.051    22.917    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.742ns  (logic 0.090ns (5.166%)  route 1.652ns (94.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.743ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.105     1.105    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     1.195 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.547     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.051    22.917    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.742ns  (logic 0.090ns (5.166%)  route 1.652ns (94.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.051ns (routing 1.743ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.105     1.105    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     1.195 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.547     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.051    22.917    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.697ns  (logic 0.117ns (6.895%)  route 1.580ns (93.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.044ns (routing 1.743ns, distribution 1.301ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.105     1.105    tb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X97Y116        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.117     1.222 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.475     1.697    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.044     6.243    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.697ns  (logic 0.117ns (6.895%)  route 1.580ns (93.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.044ns (routing 1.743ns, distribution 1.301ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.105     1.105    tb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X97Y116        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.117     1.222 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.475     1.697    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.044     6.243    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.000ns (0.000%)  route 0.489ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.605ns (routing 0.934ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.489     0.489    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.605     4.001    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.000ns (0.000%)  route 0.489ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.605ns (routing 0.934ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.489     0.489    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.605     4.001    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.000ns (0.000%)  route 0.489ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.605ns (routing 0.934ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.489     0.489    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.605     4.001    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.000ns (0.000%)  route 0.489ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.605ns (routing 0.934ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.489     0.489    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.605     4.001    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.934ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.514     0.514    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y115        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.602    20.665    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.934ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.514     0.514    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y115        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.602    20.665    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.934ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.514     0.514    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y115        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.602    20.665    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.000ns (0.000%)  route 0.514ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.602ns (routing 0.934ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.514     0.514    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X97Y115        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.602    20.665    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y115        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.030ns (4.498%)  route 0.637ns (95.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.615ns (routing 0.934ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.466     0.466    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     0.496 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171     0.667    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.615    20.678    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.030ns (4.498%)  route 0.637ns (95.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.615ns (routing 0.934ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.466     0.466    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X97Y116        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     0.496 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171     0.667    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.615    20.678    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.743ns  (logic 0.138ns (18.573%)  route 0.605ns (81.427%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.496ns (routing 0.756ns, distribution 1.740ns)
  Clock Net Delay (Destination): 3.030ns (routing 1.743ns, distribution 1.287ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.496     4.743    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X95Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     4.881 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=7, routed)           0.605     5.486    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X94Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.030     6.229    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.697ns  (logic 0.139ns (19.943%)  route 0.558ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.454ns (routing 0.756ns, distribution 1.698ns)
  Clock Net Delay (Destination): 3.020ns (routing 1.743ns, distribution 1.277ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.454     4.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.840 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.558     5.398    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X98Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.020     6.219    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.697ns  (logic 0.139ns (19.943%)  route 0.558ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.454ns (routing 0.756ns, distribution 1.698ns)
  Clock Net Delay (Destination): 3.020ns (routing 1.743ns, distribution 1.277ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.454     4.701    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.840 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.558     5.398    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X98Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.020     6.219    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.138ns (23.550%)  route 0.448ns (76.451%))
  Logic Levels:           0  
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.231ns
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.484ns (routing 0.756ns, distribution 1.728ns)
  Clock Net Delay (Destination): 3.032ns (routing 1.743ns, distribution 1.289ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.484     4.731    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X94Y84         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.869 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=8, routed)           0.448     5.317    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X93Y87         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.032     6.231    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.554ns  (logic 0.139ns (25.090%)  route 0.415ns (74.910%))
  Logic Levels:           0  
  Clock Path Skew:        1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.222ns
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.492ns (routing 0.756ns, distribution 1.736ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.743ns, distribution 1.280ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.492     4.739    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X96Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.878 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.415     5.293    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X96Y87         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.023     6.222    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.139ns (28.778%)  route 0.344ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.492ns (routing 0.756ns, distribution 1.736ns)
  Clock Net Delay (Destination): 3.031ns (routing 1.743ns, distribution 1.288ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.492     4.739    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X96Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y88         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     4.878 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.344     5.222    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X95Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.031     6.230    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.923ns (routing 0.278ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.934ns, distribution 0.656ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.923     2.171    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X96Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y88         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.220 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.139     2.359    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X95Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.590     3.986    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.923ns (routing 0.278ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.934ns, distribution 0.651ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.923     2.171    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X96Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.220 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.166     2.386    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X96Y87         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.585     3.981    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.925ns (routing 0.278ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.934ns, distribution 0.657ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.925     2.173    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X94Y84         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.221 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=8, routed)           0.181     2.402    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X93Y87         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.591     3.987    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.049ns (17.690%)  route 0.228ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.914ns (routing 0.278ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.934ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.914     2.162    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.211 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.228     2.439    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X98Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.582     3.978    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.049ns (17.690%)  route 0.228ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.914ns (routing 0.278ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.934ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.914     2.162    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X98Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.211 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.228     2.439    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X98Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.582     3.978    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.048ns (16.382%)  route 0.245ns (83.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.988ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.925ns (routing 0.278ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.934ns, distribution 0.658ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.925     2.173    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X95Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.221 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=7, routed)           0.245     2.466    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X94Y88         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.592     3.988    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.465ns  (logic 0.555ns (22.515%)  route 1.910ns (77.485%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.222ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.743ns, distribution 1.280ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.263    10.782    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X96Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.023     6.222    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 0.555ns (23.861%)  route 1.771ns (76.139%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.031ns (routing 1.743ns, distribution 1.288ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.124    10.643    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.031     6.230    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.324ns  (logic 0.555ns (23.881%)  route 1.769ns (76.119%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.030ns (routing 1.743ns, distribution 1.287ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.122    10.641    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.030     6.229    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.136ns  (logic 0.555ns (25.983%)  route 1.581ns (74.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.221ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.022ns (routing 1.743ns, distribution 1.279ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.934    10.453    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.022     6.221    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.106ns  (logic 0.555ns (26.353%)  route 1.551ns (73.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.217ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.018ns (routing 1.743ns, distribution 1.275ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.904    10.423    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.018     6.217    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.558ns (27.461%)  route 1.474ns (72.539%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.020ns (routing 1.743ns, distribution 1.277ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.172     9.433    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.090     9.523 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.826    10.349    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.020     6.219    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.028ns  (logic 0.558ns (27.515%)  route 1.470ns (72.485%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.020ns (routing 1.743ns, distribution 1.277ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.172     9.433    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.090     9.523 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.822    10.345    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.020     6.219    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.013ns  (logic 0.555ns (27.571%)  route 1.458ns (72.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.231ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.032ns (routing 1.743ns, distribution 1.289ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.811    10.330    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.032     6.231    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.555ns (27.612%)  route 1.455ns (72.388%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.027ns (routing 1.743ns, distribution 1.284ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.808    10.327    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.027     6.226    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.555ns (27.667%)  route 1.451ns (72.333%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    8.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.654ns (routing 2.163ns, distribution 1.491ns)
  Clock Net Delay (Destination): 3.027ns (routing 1.743ns, distribution 1.284ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.654     8.317    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X99Y116        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     8.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.090     8.546    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X99Y116        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     8.636 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.386     9.022    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X98Y116        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.261 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.171     9.432    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X98Y115        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.087     9.519 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.804    10.323    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.027     6.226    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.049ns (31.410%)  route 0.107ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.472ns (routing 0.976ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.934ns, distribution 0.648ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.472     3.461    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.510 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.107     3.617    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.582     3.978    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.049ns (28.161%)  route 0.125ns (71.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.472ns (routing 0.976ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.934ns, distribution 0.648ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.472     3.461    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X98Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y88         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.510 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.125     3.635    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.582     3.978    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.001ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.487ns (routing 0.976ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.934ns, distribution 0.671ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.487     3.476    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y114        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     3.524 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.120     3.644    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.605     4.001    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.012ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.976ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.934ns, distribution 0.682ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.490     3.479    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X98Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     3.527 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.118     3.645    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.616     4.012    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y117       FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.976ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.934ns, distribution 0.678ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.490     3.479    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X98Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.527 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.120     3.647    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.612     4.008    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.976ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.934ns, distribution 0.655ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.482     3.471    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.520 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.130     3.650    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.589     3.985    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X92Y87         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    3.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.474ns (routing 0.976ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.934ns, distribution 0.657ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.474     3.463    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y88         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.511 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.140     3.651    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.591     3.987    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y87         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.049ns (28.324%)  route 0.124ns (71.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.999ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.976ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.934ns, distribution 0.669ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.490     3.479    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X98Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.528 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.124     3.652    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X97Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.603     3.999    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.077%)  route 0.160ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.988ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.472ns (routing 0.976ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.934ns, distribution 0.658ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.472     3.461    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X92Y89         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     3.509 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.160     3.669    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.592     3.988    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y88         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.976ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.934ns, distribution 0.678ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.490     3.479    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X98Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     3.527 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.143     3.670    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.612     4.008    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y117        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.239ns  (logic 1.604ns (30.619%)  route 3.635ns (69.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.546ns (routing 0.756ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.546     4.793    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X90Y121        FDSE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     4.930 r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.635     8.565    uart_rtl_0_txd_OBUF
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.467    10.032 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.032    uart_rtl_0_txd
    AL8                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 0.632ns (29.629%)  route 1.502ns (70.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.963ns (routing 0.278ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        0.963     2.211    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X90Y121        FDSE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.259 r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.502     3.761    uart_rtl_0_txd_OBUF
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.584     4.345 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.345    uart_rtl_0_txd
    AL8                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.237ns (8.470%)  route 2.561ns (91.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.216ns (routing 0.696ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 f  tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           2.528     2.528    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X97Y120        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.237     2.765 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.033     2.798    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X97Y120        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        2.216     4.567    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X97Y120        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.071ns (5.887%)  route 1.135ns (94.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.133ns (routing 0.309ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 f  tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           1.120     1.120    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X97Y120        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     1.191 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.015     1.206    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X97Y120        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8145, routed)        1.133     2.282    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X97Y120        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





