static int\r\nF_1 ( T_1 * V_1 , T_2 * T_3 V_2 , T_4 * V_3 , void * T_5 V_2 )\r\n{\r\nT_6 * V_4 ;\r\nT_4 * V_5 ;\r\nT_7 type ;\r\nT_7 V_6 ;\r\nT_8 V_7 ;\r\nT_9 V_8 ;\r\nV_8 = F_2 ( V_1 , 0 ) ;\r\ntype = F_3 ( V_1 , 0 ) ;\r\nif ( type != 0x08 )\r\n{\r\nF_4 ( V_9 ) ;\r\n}\r\nV_6 = F_3 ( V_1 , 1 ) ;\r\nif ( V_6 != 3 )\r\n{\r\nF_4 ( V_9 ) ;\r\n}\r\nV_7 = F_5 ( V_1 , 2 ) ;\r\nif ( V_3 )\r\n{\r\nV_4 =\r\nF_6 ( V_3 , V_10 , V_1 , 0 , - 1 ,\r\nL_1 ) ;\r\nV_5 = F_7 ( V_4 , V_11 ) ;\r\nF_8 ( V_5 , V_12 , V_1 , 2 , 3 , V_13 ) ;\r\nswitch ( V_7 )\r\n{\r\ncase V_14 :\r\nF_9 ( V_4 , L_2 ) ;\r\nF_10 ( V_1 , V_5 , V_8 ) ;\r\nbreak;\r\ndefault:\r\nF_9 ( V_4 , L_3 ) ;\r\nF_8 ( V_5 , V_15 , V_1 ,\r\n0 , - 1 , V_16 ) ;\r\nbreak;\r\n}\r\n}\r\nreturn F_11 ( V_1 ) ;\r\n}\r\nstatic void\r\nF_10 ( T_1 * V_1 , T_4 * V_3 , T_9 V_8 )\r\n{\r\nint V_17 = 5 ;\r\nT_7 type , V_6 ;\r\nT_4 * V_18 ;\r\nint V_19 ;\r\nwhile ( V_17 < V_8 )\r\n{\r\ntype = F_3 ( V_1 , V_17 ++ ) ;\r\nV_6 = F_3 ( V_1 , V_17 ++ ) ;\r\nswitch ( type )\r\n{\r\ncase V_20 :\r\nF_8 ( V_3 , V_21 , V_1 ,\r\nV_17 , V_6 , V_13 ) ;\r\nbreak;\r\ncase V_22 :\r\nV_18 =\r\nF_12 ( V_3 , V_1 , V_17 , V_6 , V_23 , NULL , L_4 ) ;\r\nV_19 = V_17 + V_6 ;\r\nwhile ( V_17 < V_19 )\r\n{\r\ntype = F_3 ( V_1 , V_17 ++ ) ;\r\nV_6 = F_3 ( V_1 , V_17 ++ ) ;\r\nswitch ( type )\r\n{\r\ncase V_24 :\r\nif ( V_6 != 1 )\r\nF_4 ( V_9 ) ;\r\nF_8 ( V_18 ,\r\nV_25 , V_1 ,\r\nV_17 , V_6 , V_13 ) ;\r\nbreak;\r\ncase V_26 :\r\nif ( V_6 != 4 )\r\nF_4 ( V_9 ) ;\r\nF_8 ( V_18 ,\r\nV_27 , V_1 ,\r\nV_17 , V_6 , V_13 ) ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_9 ) ;\r\n}\r\nV_17 += V_6 ;\r\n}\r\nbreak;\r\ncase V_28 :\r\nF_8 ( V_3 , V_29 , V_1 ,\r\nV_17 , V_6 , V_30 | V_16 ) ;\r\n}\r\nV_17 += V_6 ;\r\n}\r\n}\r\nvoid\r\nF_13 ( void )\r\n{\r\nstatic T_10 V_31 [] = {\r\n{ & V_12 ,\r\n{ L_5 , L_6 ,\r\nV_32 , V_33 , F_14 ( V_34 ) , 0x0 ,\r\nL_7 , V_35 }\r\n} ,\r\n{ & V_15 ,\r\n{ L_1 , L_8 ,\r\nV_36 , V_37 , NULL , 0x0 ,\r\nL_9 , V_35 }\r\n} ,\r\n{ & V_21 ,\r\n{ L_10 , L_11 ,\r\nV_38 , V_39 , NULL , 0x0 ,\r\nNULL , V_35 }\r\n} ,\r\n#if 0\r\n{&hf_docsis_vsif_cisco_ipprec,\r\n{"IP Precedence Encodings", "docsis_vsif.cisco.ipprec",\r\nFT_BYTES, BASE_NONE, NULL, 0x0,\r\nNULL, HFILL}\r\n},\r\n#endif\r\n{ & V_25 ,\r\n{ L_12 , L_13 ,\r\nV_38 , V_39 , NULL , 0x0 ,\r\nNULL , V_35 }\r\n} ,\r\n{ & V_27 ,\r\n{ L_14 , L_15 ,\r\nV_38 , V_39 , NULL , 0x0 ,\r\nNULL , V_35 }\r\n} ,\r\n{ & V_29 ,\r\n{ L_16 , L_17 ,\r\nV_40 , V_37 , NULL , 0x0 ,\r\nNULL , V_35 }\r\n} ,\r\n} ;\r\nstatic T_9 * V_41 [] = {\r\n& V_11 ,\r\n& V_23 ,\r\n} ;\r\nV_10 =\r\nF_15 ( L_18 ,\r\nL_19 , L_20 ) ;\r\nF_16 ( V_10 , V_31 , F_17 ( V_31 ) ) ;\r\nF_18 ( V_41 , F_17 ( V_41 ) ) ;\r\nF_19 ( L_20 , F_1 , V_10 ) ;\r\n}\r\nvoid\r\nF_20 ( void )\r\n{\r\n#if 0\r\ndissector_handle_t docsis_vsif_handle;\r\ndocsis_vsif_handle = find_dissector ("docsis_vsif");\r\ndissector_add_uint ("docsis", 0xFD, docsis_vsif_handle);\r\n#endif\r\n}
