<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="9669pt" height="684pt"
 viewBox="0.00 0.00 9669.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 9665,-680 9665,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 9641,-8 9641,-8 9647,-8 9653,-14 9653,-20 9653,-20 9653,-656 9653,-656 9653,-662 9647,-668 9641,-668 9641,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="4830.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="4830.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls00.dram system.mem_ctrls01.dram system.mem_ctrls02.dram system.mem_ctrls03.dram system.mem_ctrls04.dram system.mem_ctrls05.dram system.mem_ctrls06.dram system.mem_ctrls07.dram system.mem_ctrls08.dram system.mem_ctrls09.dram system.mem_ctrls10.dram system.mem_ctrls11.dram system.mem_ctrls12.dram system.mem_ctrls13.dram system.mem_ctrls14.dram system.mem_ctrls15.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 9633,-16 9633,-16 9639,-16 9645,-22 9645,-28 9645,-28 9645,-610 9645,-610 9645,-616 9639,-622 9633,-622 9633,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="4830.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="4830.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8715,-24C8715,-24 9625,-24 9625,-24 9631,-24 9637,-30 9637,-36 9637,-36 9637,-380 9637,-380 9637,-386 9631,-392 9625,-392 9625,-392 8715,-392 8715,-392 8709,-392 8703,-386 8703,-380 8703,-380 8703,-36 8703,-36 8703,-30 8709,-24 8715,-24"/>
<text text-anchor="middle" x="9170" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="9170" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9263,-147C9263,-147 9617,-147 9617,-147 9623,-147 9629,-153 9629,-159 9629,-159 9629,-334 9629,-334 9629,-340 9623,-346 9617,-346 9617,-346 9263,-346 9263,-346 9257,-346 9251,-340 9251,-334 9251,-334 9251,-159 9251,-159 9251,-153 9257,-147 9263,-147"/>
<text text-anchor="middle" x="9440" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9440" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9271,-155C9271,-155 9424,-155 9424,-155 9430,-155 9436,-161 9436,-167 9436,-167 9436,-288 9436,-288 9436,-294 9430,-300 9424,-300 9424,-300 9271,-300 9271,-300 9265,-300 9259,-294 9259,-288 9259,-288 9259,-167 9259,-167 9259,-161 9265,-155 9271,-155"/>
<text text-anchor="middle" x="9347.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9347.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9279,-163C9279,-163 9416,-163 9416,-163 9422,-163 9428,-169 9428,-175 9428,-175 9428,-242 9428,-242 9428,-248 9422,-254 9416,-254 9416,-254 9279,-254 9279,-254 9273,-254 9267,-248 9267,-242 9267,-242 9267,-175 9267,-175 9267,-169 9273,-163 9279,-163"/>
<text text-anchor="middle" x="9347.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9347.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9456,-155C9456,-155 9609,-155 9609,-155 9615,-155 9621,-161 9621,-167 9621,-167 9621,-288 9621,-288 9621,-294 9615,-300 9609,-300 9609,-300 9456,-300 9456,-300 9450,-300 9444,-294 9444,-288 9444,-288 9444,-167 9444,-167 9444,-161 9450,-155 9456,-155"/>
<text text-anchor="middle" x="9532.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9532.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9464,-163C9464,-163 9601,-163 9601,-163 9607,-163 9613,-169 9613,-175 9613,-175 9613,-242 9613,-242 9613,-248 9607,-254 9601,-254 9601,-254 9464,-254 9464,-254 9458,-254 9452,-248 9452,-242 9452,-242 9452,-175 9452,-175 9452,-169 9458,-163 9464,-163"/>
<text text-anchor="middle" x="9532.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9532.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8925,-32C8925,-32 9095,-32 9095,-32 9101,-32 9107,-38 9107,-44 9107,-44 9107,-111 9107,-111 9107,-117 9101,-123 9095,-123 9095,-123 8925,-123 8925,-123 8919,-123 8913,-117 8913,-111 8913,-111 8913,-44 8913,-44 8913,-38 8919,-32 8925,-32"/>
<text text-anchor="middle" x="9010" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9010" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8723,-32C8723,-32 8893,-32 8893,-32 8899,-32 8905,-38 8905,-44 8905,-44 8905,-111 8905,-111 8905,-117 8899,-123 8893,-123 8893,-123 8723,-123 8723,-123 8717,-123 8711,-117 8711,-111 8711,-111 8711,-44 8711,-44 8711,-38 8717,-32 8723,-32"/>
<text text-anchor="middle" x="8808" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="8808" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9138,-32C9138,-32 9308,-32 9308,-32 9314,-32 9320,-38 9320,-44 9320,-44 9320,-111 9320,-111 9320,-117 9314,-123 9308,-123 9308,-123 9138,-123 9138,-123 9132,-123 9126,-117 9126,-111 9126,-111 9126,-44 9126,-44 9126,-38 9132,-32 9138,-32"/>
<text text-anchor="middle" x="9223" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9223" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9345,-32C9345,-32 9515,-32 9515,-32 9521,-32 9527,-38 9527,-44 9527,-44 9527,-111 9527,-111 9527,-117 9521,-123 9515,-123 9515,-123 9345,-123 9345,-123 9339,-123 9333,-117 9333,-111 9333,-111 9333,-44 9333,-44 9333,-38 9339,-32 9345,-32"/>
<text text-anchor="middle" x="9430" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="9430" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M8941,-163C8941,-163 9231,-163 9231,-163 9237,-163 9243,-169 9243,-175 9243,-175 9243,-242 9243,-242 9243,-248 9237,-254 9231,-254 9231,-254 8941,-254 8941,-254 8935,-254 8929,-248 8929,-242 8929,-242 8929,-175 8929,-175 8929,-169 8935,-163 8941,-163"/>
<text text-anchor="middle" x="9086" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="9086" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6831,-24C6831,-24 7741,-24 7741,-24 7747,-24 7753,-30 7753,-36 7753,-36 7753,-380 7753,-380 7753,-386 7747,-392 7741,-392 7741,-392 6831,-392 6831,-392 6825,-392 6819,-386 6819,-380 6819,-380 6819,-36 6819,-36 6819,-30 6825,-24 6831,-24"/>
<text text-anchor="middle" x="7286" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="7286" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7379,-147C7379,-147 7733,-147 7733,-147 7739,-147 7745,-153 7745,-159 7745,-159 7745,-334 7745,-334 7745,-340 7739,-346 7733,-346 7733,-346 7379,-346 7379,-346 7373,-346 7367,-340 7367,-334 7367,-334 7367,-159 7367,-159 7367,-153 7373,-147 7379,-147"/>
<text text-anchor="middle" x="7556" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7556" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7387,-155C7387,-155 7540,-155 7540,-155 7546,-155 7552,-161 7552,-167 7552,-167 7552,-288 7552,-288 7552,-294 7546,-300 7540,-300 7540,-300 7387,-300 7387,-300 7381,-300 7375,-294 7375,-288 7375,-288 7375,-167 7375,-167 7375,-161 7381,-155 7387,-155"/>
<text text-anchor="middle" x="7463.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7463.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7395,-163C7395,-163 7532,-163 7532,-163 7538,-163 7544,-169 7544,-175 7544,-175 7544,-242 7544,-242 7544,-248 7538,-254 7532,-254 7532,-254 7395,-254 7395,-254 7389,-254 7383,-248 7383,-242 7383,-242 7383,-175 7383,-175 7383,-169 7389,-163 7395,-163"/>
<text text-anchor="middle" x="7463.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7463.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7572,-155C7572,-155 7725,-155 7725,-155 7731,-155 7737,-161 7737,-167 7737,-167 7737,-288 7737,-288 7737,-294 7731,-300 7725,-300 7725,-300 7572,-300 7572,-300 7566,-300 7560,-294 7560,-288 7560,-288 7560,-167 7560,-167 7560,-161 7566,-155 7572,-155"/>
<text text-anchor="middle" x="7648.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7648.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7580,-163C7580,-163 7717,-163 7717,-163 7723,-163 7729,-169 7729,-175 7729,-175 7729,-242 7729,-242 7729,-248 7723,-254 7717,-254 7717,-254 7580,-254 7580,-254 7574,-254 7568,-248 7568,-242 7568,-242 7568,-175 7568,-175 7568,-169 7574,-163 7580,-163"/>
<text text-anchor="middle" x="7648.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7648.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7041,-32C7041,-32 7211,-32 7211,-32 7217,-32 7223,-38 7223,-44 7223,-44 7223,-111 7223,-111 7223,-117 7217,-123 7211,-123 7211,-123 7041,-123 7041,-123 7035,-123 7029,-117 7029,-111 7029,-111 7029,-44 7029,-44 7029,-38 7035,-32 7041,-32"/>
<text text-anchor="middle" x="7126" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7126" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6839,-32C6839,-32 7009,-32 7009,-32 7015,-32 7021,-38 7021,-44 7021,-44 7021,-111 7021,-111 7021,-117 7015,-123 7009,-123 7009,-123 6839,-123 6839,-123 6833,-123 6827,-117 6827,-111 6827,-111 6827,-44 6827,-44 6827,-38 6833,-32 6839,-32"/>
<text text-anchor="middle" x="6924" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6924" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7254,-32C7254,-32 7424,-32 7424,-32 7430,-32 7436,-38 7436,-44 7436,-44 7436,-111 7436,-111 7436,-117 7430,-123 7424,-123 7424,-123 7254,-123 7254,-123 7248,-123 7242,-117 7242,-111 7242,-111 7242,-44 7242,-44 7242,-38 7248,-32 7254,-32"/>
<text text-anchor="middle" x="7339" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7339" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7461,-32C7461,-32 7631,-32 7631,-32 7637,-32 7643,-38 7643,-44 7643,-44 7643,-111 7643,-111 7643,-117 7637,-123 7631,-123 7631,-123 7461,-123 7461,-123 7455,-123 7449,-117 7449,-111 7449,-111 7449,-44 7449,-44 7449,-38 7455,-32 7461,-32"/>
<text text-anchor="middle" x="7546" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7546" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7057,-163C7057,-163 7347,-163 7347,-163 7353,-163 7359,-169 7359,-175 7359,-175 7359,-242 7359,-242 7359,-248 7353,-254 7347,-254 7347,-254 7057,-254 7057,-254 7051,-254 7045,-248 7045,-242 7045,-242 7045,-175 7045,-175 7045,-169 7051,-163 7057,-163"/>
<text text-anchor="middle" x="7202" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7202" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7773,-24C7773,-24 8683,-24 8683,-24 8689,-24 8695,-30 8695,-36 8695,-36 8695,-380 8695,-380 8695,-386 8689,-392 8683,-392 8683,-392 7773,-392 7773,-392 7767,-392 7761,-386 7761,-380 7761,-380 7761,-36 7761,-36 7761,-30 7767,-24 7773,-24"/>
<text text-anchor="middle" x="8228" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="8228" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M8321,-147C8321,-147 8675,-147 8675,-147 8681,-147 8687,-153 8687,-159 8687,-159 8687,-334 8687,-334 8687,-340 8681,-346 8675,-346 8675,-346 8321,-346 8321,-346 8315,-346 8309,-340 8309,-334 8309,-334 8309,-159 8309,-159 8309,-153 8315,-147 8321,-147"/>
<text text-anchor="middle" x="8498" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8498" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8329,-155C8329,-155 8482,-155 8482,-155 8488,-155 8494,-161 8494,-167 8494,-167 8494,-288 8494,-288 8494,-294 8488,-300 8482,-300 8482,-300 8329,-300 8329,-300 8323,-300 8317,-294 8317,-288 8317,-288 8317,-167 8317,-167 8317,-161 8323,-155 8329,-155"/>
<text text-anchor="middle" x="8405.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8405.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8337,-163C8337,-163 8474,-163 8474,-163 8480,-163 8486,-169 8486,-175 8486,-175 8486,-242 8486,-242 8486,-248 8480,-254 8474,-254 8474,-254 8337,-254 8337,-254 8331,-254 8325,-248 8325,-242 8325,-242 8325,-175 8325,-175 8325,-169 8331,-163 8337,-163"/>
<text text-anchor="middle" x="8405.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8405.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8514,-155C8514,-155 8667,-155 8667,-155 8673,-155 8679,-161 8679,-167 8679,-167 8679,-288 8679,-288 8679,-294 8673,-300 8667,-300 8667,-300 8514,-300 8514,-300 8508,-300 8502,-294 8502,-288 8502,-288 8502,-167 8502,-167 8502,-161 8508,-155 8514,-155"/>
<text text-anchor="middle" x="8590.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8590.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8522,-163C8522,-163 8659,-163 8659,-163 8665,-163 8671,-169 8671,-175 8671,-175 8671,-242 8671,-242 8671,-248 8665,-254 8659,-254 8659,-254 8522,-254 8522,-254 8516,-254 8510,-248 8510,-242 8510,-242 8510,-175 8510,-175 8510,-169 8516,-163 8522,-163"/>
<text text-anchor="middle" x="8590.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8590.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7983,-32C7983,-32 8153,-32 8153,-32 8159,-32 8165,-38 8165,-44 8165,-44 8165,-111 8165,-111 8165,-117 8159,-123 8153,-123 8153,-123 7983,-123 7983,-123 7977,-123 7971,-117 7971,-111 7971,-111 7971,-44 7971,-44 7971,-38 7977,-32 7983,-32"/>
<text text-anchor="middle" x="8068" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="8068" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7781,-32C7781,-32 7951,-32 7951,-32 7957,-32 7963,-38 7963,-44 7963,-44 7963,-111 7963,-111 7963,-117 7957,-123 7951,-123 7951,-123 7781,-123 7781,-123 7775,-123 7769,-117 7769,-111 7769,-111 7769,-44 7769,-44 7769,-38 7775,-32 7781,-32"/>
<text text-anchor="middle" x="7866" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7866" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8196,-32C8196,-32 8366,-32 8366,-32 8372,-32 8378,-38 8378,-44 8378,-44 8378,-111 8378,-111 8378,-117 8372,-123 8366,-123 8366,-123 8196,-123 8196,-123 8190,-123 8184,-117 8184,-111 8184,-111 8184,-44 8184,-44 8184,-38 8190,-32 8196,-32"/>
<text text-anchor="middle" x="8281" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="8281" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8403,-32C8403,-32 8573,-32 8573,-32 8579,-32 8585,-38 8585,-44 8585,-44 8585,-111 8585,-111 8585,-117 8579,-123 8573,-123 8573,-123 8403,-123 8403,-123 8397,-123 8391,-117 8391,-111 8391,-111 8391,-44 8391,-44 8391,-38 8397,-32 8403,-32"/>
<text text-anchor="middle" x="8488" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="8488" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7999,-163C7999,-163 8289,-163 8289,-163 8295,-163 8301,-169 8301,-175 8301,-175 8301,-242 8301,-242 8301,-248 8295,-254 8289,-254 8289,-254 7999,-254 7999,-254 7993,-254 7987,-248 7987,-242 7987,-242 7987,-175 7987,-175 7987,-169 7993,-163 7999,-163"/>
<text text-anchor="middle" x="8144" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8144" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M372,-24C372,-24 1282,-24 1282,-24 1288,-24 1294,-30 1294,-36 1294,-36 1294,-380 1294,-380 1294,-386 1288,-392 1282,-392 1282,-392 372,-392 372,-392 366,-392 360,-386 360,-380 360,-380 360,-36 360,-36 360,-30 366,-24 372,-24"/>
<text text-anchor="middle" x="827" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="827" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M920,-147C920,-147 1274,-147 1274,-147 1280,-147 1286,-153 1286,-159 1286,-159 1286,-334 1286,-334 1286,-340 1280,-346 1274,-346 1274,-346 920,-346 920,-346 914,-346 908,-340 908,-334 908,-334 908,-159 908,-159 908,-153 914,-147 920,-147"/>
<text text-anchor="middle" x="1097" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1097" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M928,-155C928,-155 1081,-155 1081,-155 1087,-155 1093,-161 1093,-167 1093,-167 1093,-288 1093,-288 1093,-294 1087,-300 1081,-300 1081,-300 928,-300 928,-300 922,-300 916,-294 916,-288 916,-288 916,-167 916,-167 916,-161 922,-155 928,-155"/>
<text text-anchor="middle" x="1004.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1004.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M936,-163C936,-163 1073,-163 1073,-163 1079,-163 1085,-169 1085,-175 1085,-175 1085,-242 1085,-242 1085,-248 1079,-254 1073,-254 1073,-254 936,-254 936,-254 930,-254 924,-248 924,-242 924,-242 924,-175 924,-175 924,-169 930,-163 936,-163"/>
<text text-anchor="middle" x="1004.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1004.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1113,-155C1113,-155 1266,-155 1266,-155 1272,-155 1278,-161 1278,-167 1278,-167 1278,-288 1278,-288 1278,-294 1272,-300 1266,-300 1266,-300 1113,-300 1113,-300 1107,-300 1101,-294 1101,-288 1101,-288 1101,-167 1101,-167 1101,-161 1107,-155 1113,-155"/>
<text text-anchor="middle" x="1189.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1189.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1121,-163C1121,-163 1258,-163 1258,-163 1264,-163 1270,-169 1270,-175 1270,-175 1270,-242 1270,-242 1270,-248 1264,-254 1258,-254 1258,-254 1121,-254 1121,-254 1115,-254 1109,-248 1109,-242 1109,-242 1109,-175 1109,-175 1109,-169 1115,-163 1121,-163"/>
<text text-anchor="middle" x="1189.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1189.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M643,-32C643,-32 813,-32 813,-32 819,-32 825,-38 825,-44 825,-44 825,-111 825,-111 825,-117 819,-123 813,-123 813,-123 643,-123 643,-123 637,-123 631,-117 631,-111 631,-111 631,-44 631,-44 631,-38 637,-32 643,-32"/>
<text text-anchor="middle" x="728" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="728" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M412,-32C412,-32 582,-32 582,-32 588,-32 594,-38 594,-44 594,-44 594,-111 594,-111 594,-117 588,-123 582,-123 582,-123 412,-123 412,-123 406,-123 400,-117 400,-111 400,-111 400,-44 400,-44 400,-38 406,-32 412,-32"/>
<text text-anchor="middle" x="497" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="497" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M902,-32C902,-32 1072,-32 1072,-32 1078,-32 1084,-38 1084,-44 1084,-44 1084,-111 1084,-111 1084,-117 1078,-123 1072,-123 1072,-123 902,-123 902,-123 896,-123 890,-117 890,-111 890,-111 890,-44 890,-44 890,-38 896,-32 902,-32"/>
<text text-anchor="middle" x="987" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="987" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1104,-32C1104,-32 1274,-32 1274,-32 1280,-32 1286,-38 1286,-44 1286,-44 1286,-111 1286,-111 1286,-117 1280,-123 1274,-123 1274,-123 1104,-123 1104,-123 1098,-123 1092,-117 1092,-111 1092,-111 1092,-44 1092,-44 1092,-38 1098,-32 1104,-32"/>
<text text-anchor="middle" x="1189" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1189" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M598,-163C598,-163 888,-163 888,-163 894,-163 900,-169 900,-175 900,-175 900,-242 900,-242 900,-248 894,-254 888,-254 888,-254 598,-254 598,-254 592,-254 586,-248 586,-242 586,-242 586,-175 586,-175 586,-169 592,-163 598,-163"/>
<text text-anchor="middle" x="743" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="743" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1314,-24C1314,-24 2224,-24 2224,-24 2230,-24 2236,-30 2236,-36 2236,-36 2236,-380 2236,-380 2236,-386 2230,-392 2224,-392 2224,-392 1314,-392 1314,-392 1308,-392 1302,-386 1302,-380 1302,-380 1302,-36 1302,-36 1302,-30 1308,-24 1314,-24"/>
<text text-anchor="middle" x="1769" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1769" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1862,-147C1862,-147 2216,-147 2216,-147 2222,-147 2228,-153 2228,-159 2228,-159 2228,-334 2228,-334 2228,-340 2222,-346 2216,-346 2216,-346 1862,-346 1862,-346 1856,-346 1850,-340 1850,-334 1850,-334 1850,-159 1850,-159 1850,-153 1856,-147 1862,-147"/>
<text text-anchor="middle" x="2039" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2039" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1870,-155C1870,-155 2023,-155 2023,-155 2029,-155 2035,-161 2035,-167 2035,-167 2035,-288 2035,-288 2035,-294 2029,-300 2023,-300 2023,-300 1870,-300 1870,-300 1864,-300 1858,-294 1858,-288 1858,-288 1858,-167 1858,-167 1858,-161 1864,-155 1870,-155"/>
<text text-anchor="middle" x="1946.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1946.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1878,-163C1878,-163 2015,-163 2015,-163 2021,-163 2027,-169 2027,-175 2027,-175 2027,-242 2027,-242 2027,-248 2021,-254 2015,-254 2015,-254 1878,-254 1878,-254 1872,-254 1866,-248 1866,-242 1866,-242 1866,-175 1866,-175 1866,-169 1872,-163 1878,-163"/>
<text text-anchor="middle" x="1946.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1946.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2055,-155C2055,-155 2208,-155 2208,-155 2214,-155 2220,-161 2220,-167 2220,-167 2220,-288 2220,-288 2220,-294 2214,-300 2208,-300 2208,-300 2055,-300 2055,-300 2049,-300 2043,-294 2043,-288 2043,-288 2043,-167 2043,-167 2043,-161 2049,-155 2055,-155"/>
<text text-anchor="middle" x="2131.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2131.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2063,-163C2063,-163 2200,-163 2200,-163 2206,-163 2212,-169 2212,-175 2212,-175 2212,-242 2212,-242 2212,-248 2206,-254 2200,-254 2200,-254 2063,-254 2063,-254 2057,-254 2051,-248 2051,-242 2051,-242 2051,-175 2051,-175 2051,-169 2057,-163 2063,-163"/>
<text text-anchor="middle" x="2131.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2131.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1585,-32C1585,-32 1755,-32 1755,-32 1761,-32 1767,-38 1767,-44 1767,-44 1767,-111 1767,-111 1767,-117 1761,-123 1755,-123 1755,-123 1585,-123 1585,-123 1579,-123 1573,-117 1573,-111 1573,-111 1573,-44 1573,-44 1573,-38 1579,-32 1585,-32"/>
<text text-anchor="middle" x="1670" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1670" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1354,-32C1354,-32 1524,-32 1524,-32 1530,-32 1536,-38 1536,-44 1536,-44 1536,-111 1536,-111 1536,-117 1530,-123 1524,-123 1524,-123 1354,-123 1354,-123 1348,-123 1342,-117 1342,-111 1342,-111 1342,-44 1342,-44 1342,-38 1348,-32 1354,-32"/>
<text text-anchor="middle" x="1439" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1439" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1844,-32C1844,-32 2014,-32 2014,-32 2020,-32 2026,-38 2026,-44 2026,-44 2026,-111 2026,-111 2026,-117 2020,-123 2014,-123 2014,-123 1844,-123 1844,-123 1838,-123 1832,-117 1832,-111 1832,-111 1832,-44 1832,-44 1832,-38 1838,-32 1844,-32"/>
<text text-anchor="middle" x="1929" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1929" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2046,-32C2046,-32 2216,-32 2216,-32 2222,-32 2228,-38 2228,-44 2228,-44 2228,-111 2228,-111 2228,-117 2222,-123 2216,-123 2216,-123 2046,-123 2046,-123 2040,-123 2034,-117 2034,-111 2034,-111 2034,-44 2034,-44 2034,-38 2040,-32 2046,-32"/>
<text text-anchor="middle" x="2131" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2131" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1540,-163C1540,-163 1830,-163 1830,-163 1836,-163 1842,-169 1842,-175 1842,-175 1842,-242 1842,-242 1842,-248 1836,-254 1830,-254 1830,-254 1540,-254 1540,-254 1534,-254 1528,-248 1528,-242 1528,-242 1528,-175 1528,-175 1528,-169 1534,-163 1540,-163"/>
<text text-anchor="middle" x="1685" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1685" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2256,-24C2256,-24 3166,-24 3166,-24 3172,-24 3178,-30 3178,-36 3178,-36 3178,-380 3178,-380 3178,-386 3172,-392 3166,-392 3166,-392 2256,-392 2256,-392 2250,-392 2244,-386 2244,-380 2244,-380 2244,-36 2244,-36 2244,-30 2250,-24 2256,-24"/>
<text text-anchor="middle" x="2711" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2711" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2804,-147C2804,-147 3158,-147 3158,-147 3164,-147 3170,-153 3170,-159 3170,-159 3170,-334 3170,-334 3170,-340 3164,-346 3158,-346 3158,-346 2804,-346 2804,-346 2798,-346 2792,-340 2792,-334 2792,-334 2792,-159 2792,-159 2792,-153 2798,-147 2804,-147"/>
<text text-anchor="middle" x="2981" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2981" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2812,-155C2812,-155 2965,-155 2965,-155 2971,-155 2977,-161 2977,-167 2977,-167 2977,-288 2977,-288 2977,-294 2971,-300 2965,-300 2965,-300 2812,-300 2812,-300 2806,-300 2800,-294 2800,-288 2800,-288 2800,-167 2800,-167 2800,-161 2806,-155 2812,-155"/>
<text text-anchor="middle" x="2888.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2888.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2820,-163C2820,-163 2957,-163 2957,-163 2963,-163 2969,-169 2969,-175 2969,-175 2969,-242 2969,-242 2969,-248 2963,-254 2957,-254 2957,-254 2820,-254 2820,-254 2814,-254 2808,-248 2808,-242 2808,-242 2808,-175 2808,-175 2808,-169 2814,-163 2820,-163"/>
<text text-anchor="middle" x="2888.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2888.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2997,-155C2997,-155 3150,-155 3150,-155 3156,-155 3162,-161 3162,-167 3162,-167 3162,-288 3162,-288 3162,-294 3156,-300 3150,-300 3150,-300 2997,-300 2997,-300 2991,-300 2985,-294 2985,-288 2985,-288 2985,-167 2985,-167 2985,-161 2991,-155 2997,-155"/>
<text text-anchor="middle" x="3073.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3073.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3005,-163C3005,-163 3142,-163 3142,-163 3148,-163 3154,-169 3154,-175 3154,-175 3154,-242 3154,-242 3154,-248 3148,-254 3142,-254 3142,-254 3005,-254 3005,-254 2999,-254 2993,-248 2993,-242 2993,-242 2993,-175 2993,-175 2993,-169 2999,-163 3005,-163"/>
<text text-anchor="middle" x="3073.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3073.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2527,-32C2527,-32 2697,-32 2697,-32 2703,-32 2709,-38 2709,-44 2709,-44 2709,-111 2709,-111 2709,-117 2703,-123 2697,-123 2697,-123 2527,-123 2527,-123 2521,-123 2515,-117 2515,-111 2515,-111 2515,-44 2515,-44 2515,-38 2521,-32 2527,-32"/>
<text text-anchor="middle" x="2612" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2612" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2296,-32C2296,-32 2466,-32 2466,-32 2472,-32 2478,-38 2478,-44 2478,-44 2478,-111 2478,-111 2478,-117 2472,-123 2466,-123 2466,-123 2296,-123 2296,-123 2290,-123 2284,-117 2284,-111 2284,-111 2284,-44 2284,-44 2284,-38 2290,-32 2296,-32"/>
<text text-anchor="middle" x="2381" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2381" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2786,-32C2786,-32 2956,-32 2956,-32 2962,-32 2968,-38 2968,-44 2968,-44 2968,-111 2968,-111 2968,-117 2962,-123 2956,-123 2956,-123 2786,-123 2786,-123 2780,-123 2774,-117 2774,-111 2774,-111 2774,-44 2774,-44 2774,-38 2780,-32 2786,-32"/>
<text text-anchor="middle" x="2871" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2871" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2988,-32C2988,-32 3158,-32 3158,-32 3164,-32 3170,-38 3170,-44 3170,-44 3170,-111 3170,-111 3170,-117 3164,-123 3158,-123 3158,-123 2988,-123 2988,-123 2982,-123 2976,-117 2976,-111 2976,-111 2976,-44 2976,-44 2976,-38 2982,-32 2988,-32"/>
<text text-anchor="middle" x="3073" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3073" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2482,-163C2482,-163 2772,-163 2772,-163 2778,-163 2784,-169 2784,-175 2784,-175 2784,-242 2784,-242 2784,-248 2778,-254 2772,-254 2772,-254 2482,-254 2482,-254 2476,-254 2470,-248 2470,-242 2470,-242 2470,-175 2470,-175 2470,-169 2476,-163 2482,-163"/>
<text text-anchor="middle" x="2627" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2627" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5889,-24C5889,-24 6799,-24 6799,-24 6805,-24 6811,-30 6811,-36 6811,-36 6811,-380 6811,-380 6811,-386 6805,-392 6799,-392 6799,-392 5889,-392 5889,-392 5883,-392 5877,-386 5877,-380 5877,-380 5877,-36 5877,-36 5877,-30 5883,-24 5889,-24"/>
<text text-anchor="middle" x="6344" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="6344" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6437,-147C6437,-147 6791,-147 6791,-147 6797,-147 6803,-153 6803,-159 6803,-159 6803,-334 6803,-334 6803,-340 6797,-346 6791,-346 6791,-346 6437,-346 6437,-346 6431,-346 6425,-340 6425,-334 6425,-334 6425,-159 6425,-159 6425,-153 6431,-147 6437,-147"/>
<text text-anchor="middle" x="6614" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6614" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6445,-155C6445,-155 6598,-155 6598,-155 6604,-155 6610,-161 6610,-167 6610,-167 6610,-288 6610,-288 6610,-294 6604,-300 6598,-300 6598,-300 6445,-300 6445,-300 6439,-300 6433,-294 6433,-288 6433,-288 6433,-167 6433,-167 6433,-161 6439,-155 6445,-155"/>
<text text-anchor="middle" x="6521.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6521.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6453,-163C6453,-163 6590,-163 6590,-163 6596,-163 6602,-169 6602,-175 6602,-175 6602,-242 6602,-242 6602,-248 6596,-254 6590,-254 6590,-254 6453,-254 6453,-254 6447,-254 6441,-248 6441,-242 6441,-242 6441,-175 6441,-175 6441,-169 6447,-163 6453,-163"/>
<text text-anchor="middle" x="6521.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6521.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6630,-155C6630,-155 6783,-155 6783,-155 6789,-155 6795,-161 6795,-167 6795,-167 6795,-288 6795,-288 6795,-294 6789,-300 6783,-300 6783,-300 6630,-300 6630,-300 6624,-300 6618,-294 6618,-288 6618,-288 6618,-167 6618,-167 6618,-161 6624,-155 6630,-155"/>
<text text-anchor="middle" x="6706.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6706.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6638,-163C6638,-163 6775,-163 6775,-163 6781,-163 6787,-169 6787,-175 6787,-175 6787,-242 6787,-242 6787,-248 6781,-254 6775,-254 6775,-254 6638,-254 6638,-254 6632,-254 6626,-248 6626,-242 6626,-242 6626,-175 6626,-175 6626,-169 6632,-163 6638,-163"/>
<text text-anchor="middle" x="6706.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6706.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6099,-32C6099,-32 6269,-32 6269,-32 6275,-32 6281,-38 6281,-44 6281,-44 6281,-111 6281,-111 6281,-117 6275,-123 6269,-123 6269,-123 6099,-123 6099,-123 6093,-123 6087,-117 6087,-111 6087,-111 6087,-44 6087,-44 6087,-38 6093,-32 6099,-32"/>
<text text-anchor="middle" x="6184" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6184" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5897,-32C5897,-32 6067,-32 6067,-32 6073,-32 6079,-38 6079,-44 6079,-44 6079,-111 6079,-111 6079,-117 6073,-123 6067,-123 6067,-123 5897,-123 5897,-123 5891,-123 5885,-117 5885,-111 5885,-111 5885,-44 5885,-44 5885,-38 5891,-32 5897,-32"/>
<text text-anchor="middle" x="5982" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5982" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6312,-32C6312,-32 6482,-32 6482,-32 6488,-32 6494,-38 6494,-44 6494,-44 6494,-111 6494,-111 6494,-117 6488,-123 6482,-123 6482,-123 6312,-123 6312,-123 6306,-123 6300,-117 6300,-111 6300,-111 6300,-44 6300,-44 6300,-38 6306,-32 6312,-32"/>
<text text-anchor="middle" x="6397" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6397" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6519,-32C6519,-32 6689,-32 6689,-32 6695,-32 6701,-38 6701,-44 6701,-44 6701,-111 6701,-111 6701,-117 6695,-123 6689,-123 6689,-123 6519,-123 6519,-123 6513,-123 6507,-117 6507,-111 6507,-111 6507,-44 6507,-44 6507,-38 6513,-32 6519,-32"/>
<text text-anchor="middle" x="6604" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6604" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6115,-163C6115,-163 6405,-163 6405,-163 6411,-163 6417,-169 6417,-175 6417,-175 6417,-242 6417,-242 6417,-248 6411,-254 6405,-254 6405,-254 6115,-254 6115,-254 6109,-254 6103,-248 6103,-242 6103,-242 6103,-175 6103,-175 6103,-169 6109,-163 6115,-163"/>
<text text-anchor="middle" x="6260" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6260" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3198,-24C3198,-24 4108,-24 4108,-24 4114,-24 4120,-30 4120,-36 4120,-36 4120,-380 4120,-380 4120,-386 4114,-392 4108,-392 4108,-392 3198,-392 3198,-392 3192,-392 3186,-386 3186,-380 3186,-380 3186,-36 3186,-36 3186,-30 3192,-24 3198,-24"/>
<text text-anchor="middle" x="3653" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3653" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3746,-147C3746,-147 4100,-147 4100,-147 4106,-147 4112,-153 4112,-159 4112,-159 4112,-334 4112,-334 4112,-340 4106,-346 4100,-346 4100,-346 3746,-346 3746,-346 3740,-346 3734,-340 3734,-334 3734,-334 3734,-159 3734,-159 3734,-153 3740,-147 3746,-147"/>
<text text-anchor="middle" x="3923" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3923" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3754,-155C3754,-155 3907,-155 3907,-155 3913,-155 3919,-161 3919,-167 3919,-167 3919,-288 3919,-288 3919,-294 3913,-300 3907,-300 3907,-300 3754,-300 3754,-300 3748,-300 3742,-294 3742,-288 3742,-288 3742,-167 3742,-167 3742,-161 3748,-155 3754,-155"/>
<text text-anchor="middle" x="3830.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3830.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3762,-163C3762,-163 3899,-163 3899,-163 3905,-163 3911,-169 3911,-175 3911,-175 3911,-242 3911,-242 3911,-248 3905,-254 3899,-254 3899,-254 3762,-254 3762,-254 3756,-254 3750,-248 3750,-242 3750,-242 3750,-175 3750,-175 3750,-169 3756,-163 3762,-163"/>
<text text-anchor="middle" x="3830.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3830.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3939,-155C3939,-155 4092,-155 4092,-155 4098,-155 4104,-161 4104,-167 4104,-167 4104,-288 4104,-288 4104,-294 4098,-300 4092,-300 4092,-300 3939,-300 3939,-300 3933,-300 3927,-294 3927,-288 3927,-288 3927,-167 3927,-167 3927,-161 3933,-155 3939,-155"/>
<text text-anchor="middle" x="4015.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4015.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3947,-163C3947,-163 4084,-163 4084,-163 4090,-163 4096,-169 4096,-175 4096,-175 4096,-242 4096,-242 4096,-248 4090,-254 4084,-254 4084,-254 3947,-254 3947,-254 3941,-254 3935,-248 3935,-242 3935,-242 3935,-175 3935,-175 3935,-169 3941,-163 3947,-163"/>
<text text-anchor="middle" x="4015.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4015.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3469,-32C3469,-32 3639,-32 3639,-32 3645,-32 3651,-38 3651,-44 3651,-44 3651,-111 3651,-111 3651,-117 3645,-123 3639,-123 3639,-123 3469,-123 3469,-123 3463,-123 3457,-117 3457,-111 3457,-111 3457,-44 3457,-44 3457,-38 3463,-32 3469,-32"/>
<text text-anchor="middle" x="3554" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3554" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3238,-32C3238,-32 3408,-32 3408,-32 3414,-32 3420,-38 3420,-44 3420,-44 3420,-111 3420,-111 3420,-117 3414,-123 3408,-123 3408,-123 3238,-123 3238,-123 3232,-123 3226,-117 3226,-111 3226,-111 3226,-44 3226,-44 3226,-38 3232,-32 3238,-32"/>
<text text-anchor="middle" x="3323" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3323" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3728,-32C3728,-32 3898,-32 3898,-32 3904,-32 3910,-38 3910,-44 3910,-44 3910,-111 3910,-111 3910,-117 3904,-123 3898,-123 3898,-123 3728,-123 3728,-123 3722,-123 3716,-117 3716,-111 3716,-111 3716,-44 3716,-44 3716,-38 3722,-32 3728,-32"/>
<text text-anchor="middle" x="3813" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3813" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3930,-32C3930,-32 4100,-32 4100,-32 4106,-32 4112,-38 4112,-44 4112,-44 4112,-111 4112,-111 4112,-117 4106,-123 4100,-123 4100,-123 3930,-123 3930,-123 3924,-123 3918,-117 3918,-111 3918,-111 3918,-44 3918,-44 3918,-38 3924,-32 3930,-32"/>
<text text-anchor="middle" x="4015" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4015" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3424,-163C3424,-163 3714,-163 3714,-163 3720,-163 3726,-169 3726,-175 3726,-175 3726,-242 3726,-242 3726,-248 3720,-254 3714,-254 3714,-254 3424,-254 3424,-254 3418,-254 3412,-248 3412,-242 3412,-242 3412,-175 3412,-175 3412,-169 3418,-163 3424,-163"/>
<text text-anchor="middle" x="3569" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3569" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M4579,-400C4579,-400 4831,-400 4831,-400 4837,-400 4843,-406 4843,-412 4843,-412 4843,-479 4843,-479 4843,-485 4837,-491 4831,-491 4831,-491 4579,-491 4579,-491 4573,-491 4567,-485 4567,-479 4567,-479 4567,-412 4567,-412 4567,-406 4573,-400 4579,-400"/>
<text text-anchor="middle" x="4705" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="4705" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4901,-32C4901,-32 5071,-32 5071,-32 5077,-32 5083,-38 5083,-44 5083,-44 5083,-111 5083,-111 5083,-117 5077,-123 5071,-123 5071,-123 4901,-123 4901,-123 4895,-123 4889,-117 4889,-111 4889,-111 4889,-44 4889,-44 4889,-38 4895,-32 4901,-32"/>
<text text-anchor="middle" x="4986" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="4986" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M5605,-163C5605,-163 5857,-163 5857,-163 5863,-163 5869,-169 5869,-175 5869,-175 5869,-242 5869,-242 5869,-248 5863,-254 5857,-254 5857,-254 5605,-254 5605,-254 5599,-254 5593,-248 5593,-242 5593,-242 5593,-175 5593,-175 5593,-169 5599,-163 5605,-163"/>
<text text-anchor="middle" x="5731" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="5731" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls00</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls00.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls00.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4150,-163C4150,-163 4230,-163 4230,-163 4236,-163 4242,-169 4242,-175 4242,-175 4242,-242 4242,-242 4242,-248 4236,-254 4230,-254 4230,-254 4150,-254 4150,-254 4144,-254 4138,-248 4138,-242 4138,-242 4138,-175 4138,-175 4138,-169 4144,-163 4150,-163"/>
<text text-anchor="middle" x="4190" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls00 </text>
<text text-anchor="middle" x="4190" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust809" class="cluster">
<title>cluster_system_mem_ctrls01</title>
<g id="a_clust809"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls01.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls01.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4262,-163C4262,-163 4342,-163 4342,-163 4348,-163 4354,-169 4354,-175 4354,-175 4354,-242 4354,-242 4354,-248 4348,-254 4342,-254 4342,-254 4262,-254 4262,-254 4256,-254 4250,-248 4250,-242 4250,-242 4250,-175 4250,-175 4250,-169 4256,-163 4262,-163"/>
<text text-anchor="middle" x="4302" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls01 </text>
<text text-anchor="middle" x="4302" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust813" class="cluster">
<title>cluster_system_mem_ctrls02</title>
<g id="a_clust813"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls02.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls02.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4374,-163C4374,-163 4454,-163 4454,-163 4460,-163 4466,-169 4466,-175 4466,-175 4466,-242 4466,-242 4466,-248 4460,-254 4454,-254 4454,-254 4374,-254 4374,-254 4368,-254 4362,-248 4362,-242 4362,-242 4362,-175 4362,-175 4362,-169 4368,-163 4374,-163"/>
<text text-anchor="middle" x="4414" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls02 </text>
<text text-anchor="middle" x="4414" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust817" class="cluster">
<title>cluster_system_mem_ctrls03</title>
<g id="a_clust817"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls03.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls03.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4486,-163C4486,-163 4566,-163 4566,-163 4572,-163 4578,-169 4578,-175 4578,-175 4578,-242 4578,-242 4578,-248 4572,-254 4566,-254 4566,-254 4486,-254 4486,-254 4480,-254 4474,-248 4474,-242 4474,-242 4474,-175 4474,-175 4474,-169 4480,-163 4486,-163"/>
<text text-anchor="middle" x="4526" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls03 </text>
<text text-anchor="middle" x="4526" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust821" class="cluster">
<title>cluster_system_mem_ctrls04</title>
<g id="a_clust821"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls04.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls04.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4598,-163C4598,-163 4678,-163 4678,-163 4684,-163 4690,-169 4690,-175 4690,-175 4690,-242 4690,-242 4690,-248 4684,-254 4678,-254 4678,-254 4598,-254 4598,-254 4592,-254 4586,-248 4586,-242 4586,-242 4586,-175 4586,-175 4586,-169 4592,-163 4598,-163"/>
<text text-anchor="middle" x="4638" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls04 </text>
<text text-anchor="middle" x="4638" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust825" class="cluster">
<title>cluster_system_mem_ctrls05</title>
<g id="a_clust825"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls05.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls05.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4710,-163C4710,-163 4790,-163 4790,-163 4796,-163 4802,-169 4802,-175 4802,-175 4802,-242 4802,-242 4802,-248 4796,-254 4790,-254 4790,-254 4710,-254 4710,-254 4704,-254 4698,-248 4698,-242 4698,-242 4698,-175 4698,-175 4698,-169 4704,-163 4710,-163"/>
<text text-anchor="middle" x="4750" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls05 </text>
<text text-anchor="middle" x="4750" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust829" class="cluster">
<title>cluster_system_mem_ctrls06</title>
<g id="a_clust829"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls06.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls06.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4822,-163C4822,-163 4902,-163 4902,-163 4908,-163 4914,-169 4914,-175 4914,-175 4914,-242 4914,-242 4914,-248 4908,-254 4902,-254 4902,-254 4822,-254 4822,-254 4816,-254 4810,-248 4810,-242 4810,-242 4810,-175 4810,-175 4810,-169 4816,-163 4822,-163"/>
<text text-anchor="middle" x="4862" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls06 </text>
<text text-anchor="middle" x="4862" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust833" class="cluster">
<title>cluster_system_mem_ctrls07</title>
<g id="a_clust833"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls07.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls07.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M4934,-163C4934,-163 5014,-163 5014,-163 5020,-163 5026,-169 5026,-175 5026,-175 5026,-242 5026,-242 5026,-248 5020,-254 5014,-254 5014,-254 4934,-254 4934,-254 4928,-254 4922,-248 4922,-242 4922,-242 4922,-175 4922,-175 4922,-169 4928,-163 4934,-163"/>
<text text-anchor="middle" x="4974" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls07 </text>
<text text-anchor="middle" x="4974" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust837" class="cluster">
<title>cluster_system_mem_ctrls08</title>
<g id="a_clust837"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls08.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls08.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M5046,-163C5046,-163 5126,-163 5126,-163 5132,-163 5138,-169 5138,-175 5138,-175 5138,-242 5138,-242 5138,-248 5132,-254 5126,-254 5126,-254 5046,-254 5046,-254 5040,-254 5034,-248 5034,-242 5034,-242 5034,-175 5034,-175 5034,-169 5040,-163 5046,-163"/>
<text text-anchor="middle" x="5086" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls08 </text>
<text text-anchor="middle" x="5086" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust841" class="cluster">
<title>cluster_system_mem_ctrls09</title>
<g id="a_clust841"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls09.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls09.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M5158,-163C5158,-163 5238,-163 5238,-163 5244,-163 5250,-169 5250,-175 5250,-175 5250,-242 5250,-242 5250,-248 5244,-254 5238,-254 5238,-254 5158,-254 5158,-254 5152,-254 5146,-248 5146,-242 5146,-242 5146,-175 5146,-175 5146,-169 5152,-163 5158,-163"/>
<text text-anchor="middle" x="5198" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls09 </text>
<text text-anchor="middle" x="5198" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust845" class="cluster">
<title>cluster_system_mem_ctrls10</title>
<g id="a_clust845"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls10.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls10.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M5270,-163C5270,-163 5350,-163 5350,-163 5356,-163 5362,-169 5362,-175 5362,-175 5362,-242 5362,-242 5362,-248 5356,-254 5350,-254 5350,-254 5270,-254 5270,-254 5264,-254 5258,-248 5258,-242 5258,-242 5258,-175 5258,-175 5258,-169 5264,-163 5270,-163"/>
<text text-anchor="middle" x="5310" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls10 </text>
<text text-anchor="middle" x="5310" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust849" class="cluster">
<title>cluster_system_mem_ctrls11</title>
<g id="a_clust849"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls11.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls11.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M5382,-163C5382,-163 5461,-163 5461,-163 5467,-163 5473,-169 5473,-175 5473,-175 5473,-242 5473,-242 5473,-248 5467,-254 5461,-254 5461,-254 5382,-254 5382,-254 5376,-254 5370,-248 5370,-242 5370,-242 5370,-175 5370,-175 5370,-169 5376,-163 5382,-163"/>
<text text-anchor="middle" x="5421.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls11 </text>
<text text-anchor="middle" x="5421.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust853" class="cluster">
<title>cluster_system_mem_ctrls12</title>
<g id="a_clust853"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls12.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls12.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M5493,-163C5493,-163 5573,-163 5573,-163 5579,-163 5585,-169 5585,-175 5585,-175 5585,-242 5585,-242 5585,-248 5579,-254 5573,-254 5573,-254 5493,-254 5493,-254 5487,-254 5481,-248 5481,-242 5481,-242 5481,-175 5481,-175 5481,-169 5487,-163 5493,-163"/>
<text text-anchor="middle" x="5533" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls12 </text>
<text text-anchor="middle" x="5533" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust857" class="cluster">
<title>cluster_system_mem_ctrls13</title>
<g id="a_clust857"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls13.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls13.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 116,-163 116,-163 122,-163 128,-169 128,-175 128,-175 128,-242 128,-242 128,-248 122,-254 116,-254 116,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="76" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls13 </text>
<text text-anchor="middle" x="76" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust861" class="cluster">
<title>cluster_system_mem_ctrls14</title>
<g id="a_clust861"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls14.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls14.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M148,-163C148,-163 228,-163 228,-163 234,-163 240,-169 240,-175 240,-175 240,-242 240,-242 240,-248 234,-254 228,-254 228,-254 148,-254 148,-254 142,-254 136,-248 136,-242 136,-242 136,-175 136,-175 136,-169 142,-163 148,-163"/>
<text text-anchor="middle" x="188" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls14 </text>
<text text-anchor="middle" x="188" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust865" class="cluster">
<title>cluster_system_mem_ctrls15</title>
<g id="a_clust865"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls15.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls15.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M260,-163C260,-163 340,-163 340,-163 346,-163 352,-169 352,-175 352,-175 352,-242 352,-242 352,-248 346,-254 340,-254 340,-254 260,-254 260,-254 254,-254 248,-248 248,-242 248,-242 248,-175 248,-175 248,-169 254,-163 260,-163"/>
<text text-anchor="middle" x="300" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls15 </text>
<text text-anchor="middle" x="300" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M4741,-539.5C4741,-539.5 4813,-539.5 4813,-539.5 4819,-539.5 4825,-545.5 4825,-551.5 4825,-551.5 4825,-563.5 4825,-563.5 4825,-569.5 4819,-575.5 4813,-575.5 4813,-575.5 4741,-575.5 4741,-575.5 4735,-575.5 4729,-569.5 4729,-563.5 4729,-563.5 4729,-551.5 4729,-551.5 4729,-545.5 4735,-539.5 4741,-539.5"/>
<text text-anchor="middle" x="4777" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4731,-408.5C4731,-408.5 4823,-408.5 4823,-408.5 4829,-408.5 4835,-414.5 4835,-420.5 4835,-420.5 4835,-432.5 4835,-432.5 4835,-438.5 4829,-444.5 4823,-444.5 4823,-444.5 4731,-444.5 4731,-444.5 4725,-444.5 4719,-438.5 4719,-432.5 4719,-432.5 4719,-420.5 4719,-420.5 4719,-414.5 4725,-408.5 4731,-408.5"/>
<text text-anchor="middle" x="4777" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M4777,-539.285C4777,-517.3856 4777,-480.3861 4777,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="4780.5001,-454.5603 4777,-444.5603 4773.5001,-454.5603 4780.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8839,-171.5C8839,-171.5 8907,-171.5 8907,-171.5 8913,-171.5 8919,-177.5 8919,-183.5 8919,-183.5 8919,-195.5 8919,-195.5 8919,-201.5 8913,-207.5 8907,-207.5 8907,-207.5 8839,-207.5 8839,-207.5 8833,-207.5 8827,-201.5 8827,-195.5 8827,-195.5 8827,-183.5 8827,-183.5 8827,-177.5 8833,-171.5 8839,-171.5"/>
<text text-anchor="middle" x="8873" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9035,-40.5C9035,-40.5 9087,-40.5 9087,-40.5 9093,-40.5 9099,-46.5 9099,-52.5 9099,-52.5 9099,-64.5 9099,-64.5 9099,-70.5 9093,-76.5 9087,-76.5 9087,-76.5 9035,-76.5 9035,-76.5 9029,-76.5 9023,-70.5 9023,-64.5 9023,-64.5 9023,-52.5 9023,-52.5 9023,-46.5 9029,-40.5 9035,-40.5"/>
<text text-anchor="middle" x="9061" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8891.3708,-171.2426C8900.7563,-162.8042 8912.7606,-153.2836 8925,-147 8961.4461,-128.289 8980.2391,-146.2082 9014,-123 9027.8228,-113.4978 9039.0828,-98.5584 9047.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="9050.1647,-87.1631 9052.1475,-76.7554 9044.1072,-83.6549 9050.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8723,-171.5C8723,-171.5 8797,-171.5 8797,-171.5 8803,-171.5 8809,-177.5 8809,-183.5 8809,-183.5 8809,-195.5 8809,-195.5 8809,-201.5 8803,-207.5 8797,-207.5 8797,-207.5 8723,-207.5 8723,-207.5 8717,-207.5 8711,-201.5 8711,-195.5 8711,-195.5 8711,-183.5 8711,-183.5 8711,-177.5 8717,-171.5 8723,-171.5"/>
<text text-anchor="middle" x="8760" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8833,-40.5C8833,-40.5 8885,-40.5 8885,-40.5 8891,-40.5 8897,-46.5 8897,-52.5 8897,-52.5 8897,-64.5 8897,-64.5 8897,-70.5 8891,-76.5 8885,-76.5 8885,-76.5 8833,-76.5 8833,-76.5 8827,-76.5 8821,-70.5 8821,-64.5 8821,-64.5 8821,-52.5 8821,-52.5 8821,-46.5 8827,-40.5 8833,-40.5"/>
<text text-anchor="middle" x="8859" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8774.5148,-171.2823C8785.0386,-157.9906 8799.5488,-139.4922 8812,-123 8821.4051,-110.5426 8831.6343,-96.5585 8840.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="8842.9809,-86.8496 8845.9943,-76.6923 8837.3044,-82.7534 8842.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9287,-171.5C9287,-171.5 9317,-171.5 9317,-171.5 9323,-171.5 9329,-177.5 9329,-183.5 9329,-183.5 9329,-195.5 9329,-195.5 9329,-201.5 9323,-207.5 9317,-207.5 9317,-207.5 9287,-207.5 9287,-207.5 9281,-207.5 9275,-201.5 9275,-195.5 9275,-195.5 9275,-183.5 9275,-183.5 9275,-177.5 9281,-171.5 9287,-171.5"/>
<text text-anchor="middle" x="9302" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9248,-40.5C9248,-40.5 9300,-40.5 9300,-40.5 9306,-40.5 9312,-46.5 9312,-52.5 9312,-52.5 9312,-64.5 9312,-64.5 9312,-70.5 9306,-76.5 9300,-76.5 9300,-76.5 9248,-76.5 9248,-76.5 9242,-76.5 9236,-70.5 9236,-64.5 9236,-64.5 9236,-52.5 9236,-52.5 9236,-46.5 9242,-40.5 9248,-40.5"/>
<text text-anchor="middle" x="9274" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9298.1067,-171.285C9293.405,-149.2878 9285.447,-112.0554 9279.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="9283.3732,-85.6078 9277.8602,-76.5603 9276.5278,-87.071 9283.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9472,-171.5C9472,-171.5 9502,-171.5 9502,-171.5 9508,-171.5 9514,-177.5 9514,-183.5 9514,-183.5 9514,-195.5 9514,-195.5 9514,-201.5 9508,-207.5 9502,-207.5 9502,-207.5 9472,-207.5 9472,-207.5 9466,-207.5 9460,-201.5 9460,-195.5 9460,-195.5 9460,-183.5 9460,-183.5 9460,-177.5 9466,-171.5 9472,-171.5"/>
<text text-anchor="middle" x="9487" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9455,-40.5C9455,-40.5 9507,-40.5 9507,-40.5 9513,-40.5 9519,-46.5 9519,-52.5 9519,-52.5 9519,-64.5 9519,-64.5 9519,-70.5 9513,-76.5 9507,-76.5 9507,-76.5 9455,-76.5 9455,-76.5 9449,-76.5 9443,-70.5 9443,-64.5 9443,-64.5 9443,-52.5 9443,-52.5 9443,-46.5 9449,-40.5 9455,-40.5"/>
<text text-anchor="middle" x="9481" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9486.1657,-171.285C9485.1627,-149.3856 9483.4681,-112.3861 9482.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="9485.7812,-86.3896 9481.8272,-76.5603 9478.7885,-86.71 9485.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8933,-40.5C8933,-40.5 8993,-40.5 8993,-40.5 8999,-40.5 9005,-46.5 9005,-52.5 9005,-52.5 9005,-64.5 9005,-64.5 9005,-70.5 8999,-76.5 8993,-76.5 8993,-76.5 8933,-76.5 8933,-76.5 8927,-76.5 8921,-70.5 8921,-64.5 8921,-64.5 8921,-52.5 8921,-52.5 8921,-46.5 8927,-40.5 8933,-40.5"/>
<text text-anchor="middle" x="8963" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8731,-40.5C8731,-40.5 8791,-40.5 8791,-40.5 8797,-40.5 8803,-46.5 8803,-52.5 8803,-52.5 8803,-64.5 8803,-64.5 8803,-70.5 8797,-76.5 8791,-76.5 8791,-76.5 8731,-76.5 8731,-76.5 8725,-76.5 8719,-70.5 8719,-64.5 8719,-64.5 8719,-52.5 8719,-52.5 8719,-46.5 8725,-40.5 8731,-40.5"/>
<text text-anchor="middle" x="8761" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9146,-40.5C9146,-40.5 9206,-40.5 9206,-40.5 9212,-40.5 9218,-46.5 9218,-52.5 9218,-52.5 9218,-64.5 9218,-64.5 9218,-70.5 9212,-76.5 9206,-76.5 9206,-76.5 9146,-76.5 9146,-76.5 9140,-76.5 9134,-70.5 9134,-64.5 9134,-64.5 9134,-52.5 9134,-52.5 9134,-46.5 9140,-40.5 9146,-40.5"/>
<text text-anchor="middle" x="9176" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9353,-40.5C9353,-40.5 9413,-40.5 9413,-40.5 9419,-40.5 9425,-46.5 9425,-52.5 9425,-52.5 9425,-64.5 9425,-64.5 9425,-70.5 9419,-76.5 9413,-76.5 9413,-76.5 9353,-76.5 9353,-76.5 9347,-76.5 9341,-70.5 9341,-64.5 9341,-64.5 9341,-52.5 9341,-52.5 9341,-46.5 9347,-40.5 9353,-40.5"/>
<text text-anchor="middle" x="9383" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9145.5,-171.5C9145.5,-171.5 9222.5,-171.5 9222.5,-171.5 9228.5,-171.5 9234.5,-177.5 9234.5,-183.5 9234.5,-183.5 9234.5,-195.5 9234.5,-195.5 9234.5,-201.5 9228.5,-207.5 9222.5,-207.5 9222.5,-207.5 9145.5,-207.5 9145.5,-207.5 9139.5,-207.5 9133.5,-201.5 9133.5,-195.5 9133.5,-195.5 9133.5,-183.5 9133.5,-183.5 9133.5,-177.5 9139.5,-171.5 9145.5,-171.5"/>
<text text-anchor="middle" x="9184" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9021,-171.5C9021,-171.5 9103,-171.5 9103,-171.5 9109,-171.5 9115,-177.5 9115,-183.5 9115,-183.5 9115,-195.5 9115,-195.5 9115,-201.5 9109,-207.5 9103,-207.5 9103,-207.5 9021,-207.5 9021,-207.5 9015,-207.5 9009,-201.5 9009,-195.5 9009,-195.5 9009,-183.5 9009,-183.5 9009,-177.5 9015,-171.5 9021,-171.5"/>
<text text-anchor="middle" x="9062" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8949,-171.5C8949,-171.5 8979,-171.5 8979,-171.5 8985,-171.5 8991,-177.5 8991,-183.5 8991,-183.5 8991,-195.5 8991,-195.5 8991,-201.5 8985,-207.5 8979,-207.5 8979,-207.5 8949,-207.5 8949,-207.5 8943,-207.5 8937,-201.5 8937,-195.5 8937,-195.5 8937,-183.5 8937,-183.5 8937,-177.5 8943,-171.5 8949,-171.5"/>
<text text-anchor="middle" x="8964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6955,-171.5C6955,-171.5 7023,-171.5 7023,-171.5 7029,-171.5 7035,-177.5 7035,-183.5 7035,-183.5 7035,-195.5 7035,-195.5 7035,-201.5 7029,-207.5 7023,-207.5 7023,-207.5 6955,-207.5 6955,-207.5 6949,-207.5 6943,-201.5 6943,-195.5 6943,-195.5 6943,-183.5 6943,-183.5 6943,-177.5 6949,-171.5 6955,-171.5"/>
<text text-anchor="middle" x="6989" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7151,-40.5C7151,-40.5 7203,-40.5 7203,-40.5 7209,-40.5 7215,-46.5 7215,-52.5 7215,-52.5 7215,-64.5 7215,-64.5 7215,-70.5 7209,-76.5 7203,-76.5 7203,-76.5 7151,-76.5 7151,-76.5 7145,-76.5 7139,-70.5 7139,-64.5 7139,-64.5 7139,-52.5 7139,-52.5 7139,-46.5 7145,-40.5 7151,-40.5"/>
<text text-anchor="middle" x="7177" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7007.3708,-171.2426C7016.7563,-162.8042 7028.7606,-153.2836 7041,-147 7077.4461,-128.289 7096.2391,-146.2082 7130,-123 7143.8228,-113.4978 7155.0828,-98.5584 7163.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="7166.1647,-87.1631 7168.1475,-76.7554 7160.1072,-83.6549 7166.1647,-87.1631"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6839,-171.5C6839,-171.5 6913,-171.5 6913,-171.5 6919,-171.5 6925,-177.5 6925,-183.5 6925,-183.5 6925,-195.5 6925,-195.5 6925,-201.5 6919,-207.5 6913,-207.5 6913,-207.5 6839,-207.5 6839,-207.5 6833,-207.5 6827,-201.5 6827,-195.5 6827,-195.5 6827,-183.5 6827,-183.5 6827,-177.5 6833,-171.5 6839,-171.5"/>
<text text-anchor="middle" x="6876" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6949,-40.5C6949,-40.5 7001,-40.5 7001,-40.5 7007,-40.5 7013,-46.5 7013,-52.5 7013,-52.5 7013,-64.5 7013,-64.5 7013,-70.5 7007,-76.5 7001,-76.5 7001,-76.5 6949,-76.5 6949,-76.5 6943,-76.5 6937,-70.5 6937,-64.5 6937,-64.5 6937,-52.5 6937,-52.5 6937,-46.5 6943,-40.5 6949,-40.5"/>
<text text-anchor="middle" x="6975" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6890.5148,-171.2823C6901.0386,-157.9906 6915.5488,-139.4922 6928,-123 6937.4051,-110.5426 6947.6343,-96.5585 6956.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="6958.9809,-86.8496 6961.9943,-76.6923 6953.3044,-82.7534 6958.9809,-86.8496"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7403,-171.5C7403,-171.5 7433,-171.5 7433,-171.5 7439,-171.5 7445,-177.5 7445,-183.5 7445,-183.5 7445,-195.5 7445,-195.5 7445,-201.5 7439,-207.5 7433,-207.5 7433,-207.5 7403,-207.5 7403,-207.5 7397,-207.5 7391,-201.5 7391,-195.5 7391,-195.5 7391,-183.5 7391,-183.5 7391,-177.5 7397,-171.5 7403,-171.5"/>
<text text-anchor="middle" x="7418" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7364,-40.5C7364,-40.5 7416,-40.5 7416,-40.5 7422,-40.5 7428,-46.5 7428,-52.5 7428,-52.5 7428,-64.5 7428,-64.5 7428,-70.5 7422,-76.5 7416,-76.5 7416,-76.5 7364,-76.5 7364,-76.5 7358,-76.5 7352,-70.5 7352,-64.5 7352,-64.5 7352,-52.5 7352,-52.5 7352,-46.5 7358,-40.5 7364,-40.5"/>
<text text-anchor="middle" x="7390" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7414.1067,-171.285C7409.405,-149.2878 7401.447,-112.0554 7395.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="7399.3732,-85.6078 7393.8602,-76.5603 7392.5278,-87.071 7399.3732,-85.6078"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7588,-171.5C7588,-171.5 7618,-171.5 7618,-171.5 7624,-171.5 7630,-177.5 7630,-183.5 7630,-183.5 7630,-195.5 7630,-195.5 7630,-201.5 7624,-207.5 7618,-207.5 7618,-207.5 7588,-207.5 7588,-207.5 7582,-207.5 7576,-201.5 7576,-195.5 7576,-195.5 7576,-183.5 7576,-183.5 7576,-177.5 7582,-171.5 7588,-171.5"/>
<text text-anchor="middle" x="7603" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7571,-40.5C7571,-40.5 7623,-40.5 7623,-40.5 7629,-40.5 7635,-46.5 7635,-52.5 7635,-52.5 7635,-64.5 7635,-64.5 7635,-70.5 7629,-76.5 7623,-76.5 7623,-76.5 7571,-76.5 7571,-76.5 7565,-76.5 7559,-70.5 7559,-64.5 7559,-64.5 7559,-52.5 7559,-52.5 7559,-46.5 7565,-40.5 7571,-40.5"/>
<text text-anchor="middle" x="7597" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7602.1657,-171.285C7601.1627,-149.3856 7599.4681,-112.3861 7598.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="7601.7812,-86.3896 7597.8272,-76.5603 7594.7885,-86.71 7601.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7049,-40.5C7049,-40.5 7109,-40.5 7109,-40.5 7115,-40.5 7121,-46.5 7121,-52.5 7121,-52.5 7121,-64.5 7121,-64.5 7121,-70.5 7115,-76.5 7109,-76.5 7109,-76.5 7049,-76.5 7049,-76.5 7043,-76.5 7037,-70.5 7037,-64.5 7037,-64.5 7037,-52.5 7037,-52.5 7037,-46.5 7043,-40.5 7049,-40.5"/>
<text text-anchor="middle" x="7079" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6847,-40.5C6847,-40.5 6907,-40.5 6907,-40.5 6913,-40.5 6919,-46.5 6919,-52.5 6919,-52.5 6919,-64.5 6919,-64.5 6919,-70.5 6913,-76.5 6907,-76.5 6907,-76.5 6847,-76.5 6847,-76.5 6841,-76.5 6835,-70.5 6835,-64.5 6835,-64.5 6835,-52.5 6835,-52.5 6835,-46.5 6841,-40.5 6847,-40.5"/>
<text text-anchor="middle" x="6877" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7262,-40.5C7262,-40.5 7322,-40.5 7322,-40.5 7328,-40.5 7334,-46.5 7334,-52.5 7334,-52.5 7334,-64.5 7334,-64.5 7334,-70.5 7328,-76.5 7322,-76.5 7322,-76.5 7262,-76.5 7262,-76.5 7256,-76.5 7250,-70.5 7250,-64.5 7250,-64.5 7250,-52.5 7250,-52.5 7250,-46.5 7256,-40.5 7262,-40.5"/>
<text text-anchor="middle" x="7292" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7469,-40.5C7469,-40.5 7529,-40.5 7529,-40.5 7535,-40.5 7541,-46.5 7541,-52.5 7541,-52.5 7541,-64.5 7541,-64.5 7541,-70.5 7535,-76.5 7529,-76.5 7529,-76.5 7469,-76.5 7469,-76.5 7463,-76.5 7457,-70.5 7457,-64.5 7457,-64.5 7457,-52.5 7457,-52.5 7457,-46.5 7463,-40.5 7469,-40.5"/>
<text text-anchor="middle" x="7499" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7261.5,-171.5C7261.5,-171.5 7338.5,-171.5 7338.5,-171.5 7344.5,-171.5 7350.5,-177.5 7350.5,-183.5 7350.5,-183.5 7350.5,-195.5 7350.5,-195.5 7350.5,-201.5 7344.5,-207.5 7338.5,-207.5 7338.5,-207.5 7261.5,-207.5 7261.5,-207.5 7255.5,-207.5 7249.5,-201.5 7249.5,-195.5 7249.5,-195.5 7249.5,-183.5 7249.5,-183.5 7249.5,-177.5 7255.5,-171.5 7261.5,-171.5"/>
<text text-anchor="middle" x="7300" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7137,-171.5C7137,-171.5 7219,-171.5 7219,-171.5 7225,-171.5 7231,-177.5 7231,-183.5 7231,-183.5 7231,-195.5 7231,-195.5 7231,-201.5 7225,-207.5 7219,-207.5 7219,-207.5 7137,-207.5 7137,-207.5 7131,-207.5 7125,-201.5 7125,-195.5 7125,-195.5 7125,-183.5 7125,-183.5 7125,-177.5 7131,-171.5 7137,-171.5"/>
<text text-anchor="middle" x="7178" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7065,-171.5C7065,-171.5 7095,-171.5 7095,-171.5 7101,-171.5 7107,-177.5 7107,-183.5 7107,-183.5 7107,-195.5 7107,-195.5 7107,-201.5 7101,-207.5 7095,-207.5 7095,-207.5 7065,-207.5 7065,-207.5 7059,-207.5 7053,-201.5 7053,-195.5 7053,-195.5 7053,-183.5 7053,-183.5 7053,-177.5 7059,-171.5 7065,-171.5"/>
<text text-anchor="middle" x="7080" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7897,-171.5C7897,-171.5 7965,-171.5 7965,-171.5 7971,-171.5 7977,-177.5 7977,-183.5 7977,-183.5 7977,-195.5 7977,-195.5 7977,-201.5 7971,-207.5 7965,-207.5 7965,-207.5 7897,-207.5 7897,-207.5 7891,-207.5 7885,-201.5 7885,-195.5 7885,-195.5 7885,-183.5 7885,-183.5 7885,-177.5 7891,-171.5 7897,-171.5"/>
<text text-anchor="middle" x="7931" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8093,-40.5C8093,-40.5 8145,-40.5 8145,-40.5 8151,-40.5 8157,-46.5 8157,-52.5 8157,-52.5 8157,-64.5 8157,-64.5 8157,-70.5 8151,-76.5 8145,-76.5 8145,-76.5 8093,-76.5 8093,-76.5 8087,-76.5 8081,-70.5 8081,-64.5 8081,-64.5 8081,-52.5 8081,-52.5 8081,-46.5 8087,-40.5 8093,-40.5"/>
<text text-anchor="middle" x="8119" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7949.3708,-171.2426C7958.7563,-162.8042 7970.7606,-153.2836 7983,-147 8019.4461,-128.289 8038.2391,-146.2082 8072,-123 8085.8228,-113.4978 8097.0828,-98.5584 8105.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="8108.1647,-87.1631 8110.1475,-76.7554 8102.1072,-83.6549 8108.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7781,-171.5C7781,-171.5 7855,-171.5 7855,-171.5 7861,-171.5 7867,-177.5 7867,-183.5 7867,-183.5 7867,-195.5 7867,-195.5 7867,-201.5 7861,-207.5 7855,-207.5 7855,-207.5 7781,-207.5 7781,-207.5 7775,-207.5 7769,-201.5 7769,-195.5 7769,-195.5 7769,-183.5 7769,-183.5 7769,-177.5 7775,-171.5 7781,-171.5"/>
<text text-anchor="middle" x="7818" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7891,-40.5C7891,-40.5 7943,-40.5 7943,-40.5 7949,-40.5 7955,-46.5 7955,-52.5 7955,-52.5 7955,-64.5 7955,-64.5 7955,-70.5 7949,-76.5 7943,-76.5 7943,-76.5 7891,-76.5 7891,-76.5 7885,-76.5 7879,-70.5 7879,-64.5 7879,-64.5 7879,-52.5 7879,-52.5 7879,-46.5 7885,-40.5 7891,-40.5"/>
<text text-anchor="middle" x="7917" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7832.5148,-171.2823C7843.0386,-157.9906 7857.5488,-139.4922 7870,-123 7879.4051,-110.5426 7889.6343,-96.5585 7898.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="7900.9809,-86.8496 7903.9943,-76.6923 7895.3044,-82.7534 7900.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8345,-171.5C8345,-171.5 8375,-171.5 8375,-171.5 8381,-171.5 8387,-177.5 8387,-183.5 8387,-183.5 8387,-195.5 8387,-195.5 8387,-201.5 8381,-207.5 8375,-207.5 8375,-207.5 8345,-207.5 8345,-207.5 8339,-207.5 8333,-201.5 8333,-195.5 8333,-195.5 8333,-183.5 8333,-183.5 8333,-177.5 8339,-171.5 8345,-171.5"/>
<text text-anchor="middle" x="8360" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8306,-40.5C8306,-40.5 8358,-40.5 8358,-40.5 8364,-40.5 8370,-46.5 8370,-52.5 8370,-52.5 8370,-64.5 8370,-64.5 8370,-70.5 8364,-76.5 8358,-76.5 8358,-76.5 8306,-76.5 8306,-76.5 8300,-76.5 8294,-70.5 8294,-64.5 8294,-64.5 8294,-52.5 8294,-52.5 8294,-46.5 8300,-40.5 8306,-40.5"/>
<text text-anchor="middle" x="8332" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8356.1067,-171.285C8351.405,-149.2878 8343.447,-112.0554 8337.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="8341.3732,-85.6078 8335.8602,-76.5603 8334.5278,-87.071 8341.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8530,-171.5C8530,-171.5 8560,-171.5 8560,-171.5 8566,-171.5 8572,-177.5 8572,-183.5 8572,-183.5 8572,-195.5 8572,-195.5 8572,-201.5 8566,-207.5 8560,-207.5 8560,-207.5 8530,-207.5 8530,-207.5 8524,-207.5 8518,-201.5 8518,-195.5 8518,-195.5 8518,-183.5 8518,-183.5 8518,-177.5 8524,-171.5 8530,-171.5"/>
<text text-anchor="middle" x="8545" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8513,-40.5C8513,-40.5 8565,-40.5 8565,-40.5 8571,-40.5 8577,-46.5 8577,-52.5 8577,-52.5 8577,-64.5 8577,-64.5 8577,-70.5 8571,-76.5 8565,-76.5 8565,-76.5 8513,-76.5 8513,-76.5 8507,-76.5 8501,-70.5 8501,-64.5 8501,-64.5 8501,-52.5 8501,-52.5 8501,-46.5 8507,-40.5 8513,-40.5"/>
<text text-anchor="middle" x="8539" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8544.1657,-171.285C8543.1627,-149.3856 8541.4681,-112.3861 8540.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="8543.7812,-86.3896 8539.8272,-76.5603 8536.7885,-86.71 8543.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7991,-40.5C7991,-40.5 8051,-40.5 8051,-40.5 8057,-40.5 8063,-46.5 8063,-52.5 8063,-52.5 8063,-64.5 8063,-64.5 8063,-70.5 8057,-76.5 8051,-76.5 8051,-76.5 7991,-76.5 7991,-76.5 7985,-76.5 7979,-70.5 7979,-64.5 7979,-64.5 7979,-52.5 7979,-52.5 7979,-46.5 7985,-40.5 7991,-40.5"/>
<text text-anchor="middle" x="8021" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7789,-40.5C7789,-40.5 7849,-40.5 7849,-40.5 7855,-40.5 7861,-46.5 7861,-52.5 7861,-52.5 7861,-64.5 7861,-64.5 7861,-70.5 7855,-76.5 7849,-76.5 7849,-76.5 7789,-76.5 7789,-76.5 7783,-76.5 7777,-70.5 7777,-64.5 7777,-64.5 7777,-52.5 7777,-52.5 7777,-46.5 7783,-40.5 7789,-40.5"/>
<text text-anchor="middle" x="7819" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8204,-40.5C8204,-40.5 8264,-40.5 8264,-40.5 8270,-40.5 8276,-46.5 8276,-52.5 8276,-52.5 8276,-64.5 8276,-64.5 8276,-70.5 8270,-76.5 8264,-76.5 8264,-76.5 8204,-76.5 8204,-76.5 8198,-76.5 8192,-70.5 8192,-64.5 8192,-64.5 8192,-52.5 8192,-52.5 8192,-46.5 8198,-40.5 8204,-40.5"/>
<text text-anchor="middle" x="8234" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8411,-40.5C8411,-40.5 8471,-40.5 8471,-40.5 8477,-40.5 8483,-46.5 8483,-52.5 8483,-52.5 8483,-64.5 8483,-64.5 8483,-70.5 8477,-76.5 8471,-76.5 8471,-76.5 8411,-76.5 8411,-76.5 8405,-76.5 8399,-70.5 8399,-64.5 8399,-64.5 8399,-52.5 8399,-52.5 8399,-46.5 8405,-40.5 8411,-40.5"/>
<text text-anchor="middle" x="8441" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8203.5,-171.5C8203.5,-171.5 8280.5,-171.5 8280.5,-171.5 8286.5,-171.5 8292.5,-177.5 8292.5,-183.5 8292.5,-183.5 8292.5,-195.5 8292.5,-195.5 8292.5,-201.5 8286.5,-207.5 8280.5,-207.5 8280.5,-207.5 8203.5,-207.5 8203.5,-207.5 8197.5,-207.5 8191.5,-201.5 8191.5,-195.5 8191.5,-195.5 8191.5,-183.5 8191.5,-183.5 8191.5,-177.5 8197.5,-171.5 8203.5,-171.5"/>
<text text-anchor="middle" x="8242" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8079,-171.5C8079,-171.5 8161,-171.5 8161,-171.5 8167,-171.5 8173,-177.5 8173,-183.5 8173,-183.5 8173,-195.5 8173,-195.5 8173,-201.5 8167,-207.5 8161,-207.5 8161,-207.5 8079,-207.5 8079,-207.5 8073,-207.5 8067,-201.5 8067,-195.5 8067,-195.5 8067,-183.5 8067,-183.5 8067,-177.5 8073,-171.5 8079,-171.5"/>
<text text-anchor="middle" x="8120" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8007,-171.5C8007,-171.5 8037,-171.5 8037,-171.5 8043,-171.5 8049,-177.5 8049,-183.5 8049,-183.5 8049,-195.5 8049,-195.5 8049,-201.5 8043,-207.5 8037,-207.5 8037,-207.5 8007,-207.5 8007,-207.5 8001,-207.5 7995,-201.5 7995,-195.5 7995,-195.5 7995,-183.5 7995,-183.5 7995,-177.5 8001,-171.5 8007,-171.5"/>
<text text-anchor="middle" x="8022" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M496,-171.5C496,-171.5 564,-171.5 564,-171.5 570,-171.5 576,-177.5 576,-183.5 576,-183.5 576,-195.5 576,-195.5 576,-201.5 570,-207.5 564,-207.5 564,-207.5 496,-207.5 496,-207.5 490,-207.5 484,-201.5 484,-195.5 484,-195.5 484,-183.5 484,-183.5 484,-177.5 490,-171.5 496,-171.5"/>
<text text-anchor="middle" x="530" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M651,-40.5C651,-40.5 703,-40.5 703,-40.5 709,-40.5 715,-46.5 715,-52.5 715,-52.5 715,-64.5 715,-64.5 715,-70.5 709,-76.5 703,-76.5 703,-76.5 651,-76.5 651,-76.5 645,-76.5 639,-70.5 639,-64.5 639,-64.5 639,-52.5 639,-52.5 639,-46.5 645,-40.5 651,-40.5"/>
<text text-anchor="middle" x="677" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M550.4397,-171.285C576.111,-148.4079 620.2732,-109.0525 649.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="651.5968,-85.8264 656.7339,-76.5603 646.9396,-80.6004 651.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M380,-171.5C380,-171.5 454,-171.5 454,-171.5 460,-171.5 466,-177.5 466,-183.5 466,-183.5 466,-195.5 466,-195.5 466,-201.5 460,-207.5 454,-207.5 454,-207.5 380,-207.5 380,-207.5 374,-207.5 368,-201.5 368,-195.5 368,-195.5 368,-183.5 368,-183.5 368,-177.5 374,-171.5 380,-171.5"/>
<text text-anchor="middle" x="417" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M420,-40.5C420,-40.5 472,-40.5 472,-40.5 478,-40.5 484,-46.5 484,-52.5 484,-52.5 484,-64.5 484,-64.5 484,-70.5 478,-76.5 472,-76.5 472,-76.5 420,-76.5 420,-76.5 414,-76.5 408,-70.5 408,-64.5 408,-64.5 408,-52.5 408,-52.5 408,-46.5 414,-40.5 420,-40.5"/>
<text text-anchor="middle" x="446" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M421.0323,-171.285C425.9019,-149.2878 434.1442,-112.0554 439.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="443.2577,-87.0804 442.0019,-76.5603 436.4232,-85.5674 443.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M944,-171.5C944,-171.5 974,-171.5 974,-171.5 980,-171.5 986,-177.5 986,-183.5 986,-183.5 986,-195.5 986,-195.5 986,-201.5 980,-207.5 974,-207.5 974,-207.5 944,-207.5 944,-207.5 938,-207.5 932,-201.5 932,-195.5 932,-195.5 932,-183.5 932,-183.5 932,-177.5 938,-171.5 944,-171.5"/>
<text text-anchor="middle" x="959" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M910,-40.5C910,-40.5 962,-40.5 962,-40.5 968,-40.5 974,-46.5 974,-52.5 974,-52.5 974,-64.5 974,-64.5 974,-70.5 968,-76.5 962,-76.5 962,-76.5 910,-76.5 910,-76.5 904,-76.5 898,-70.5 898,-64.5 898,-64.5 898,-52.5 898,-52.5 898,-46.5 904,-40.5 910,-40.5"/>
<text text-anchor="middle" x="936" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M955.8019,-171.285C951.9398,-149.2878 945.4029,-112.0554 940.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="944.3475,-85.8044 939.1709,-76.5603 937.453,-87.0149 944.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1129,-171.5C1129,-171.5 1159,-171.5 1159,-171.5 1165,-171.5 1171,-177.5 1171,-183.5 1171,-183.5 1171,-195.5 1171,-195.5 1171,-201.5 1165,-207.5 1159,-207.5 1159,-207.5 1129,-207.5 1129,-207.5 1123,-207.5 1117,-201.5 1117,-195.5 1117,-195.5 1117,-183.5 1117,-183.5 1117,-177.5 1123,-171.5 1129,-171.5"/>
<text text-anchor="middle" x="1144" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1112,-40.5C1112,-40.5 1164,-40.5 1164,-40.5 1170,-40.5 1176,-46.5 1176,-52.5 1176,-52.5 1176,-64.5 1176,-64.5 1176,-70.5 1170,-76.5 1164,-76.5 1164,-76.5 1112,-76.5 1112,-76.5 1106,-76.5 1100,-70.5 1100,-64.5 1100,-64.5 1100,-52.5 1100,-52.5 1100,-46.5 1106,-40.5 1112,-40.5"/>
<text text-anchor="middle" x="1138" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1143.1657,-171.285C1142.1627,-149.3856 1140.4681,-112.3861 1139.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1142.7812,-86.3896 1138.8272,-76.5603 1135.7885,-86.71 1142.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M745,-40.5C745,-40.5 805,-40.5 805,-40.5 811,-40.5 817,-46.5 817,-52.5 817,-52.5 817,-64.5 817,-64.5 817,-70.5 811,-76.5 805,-76.5 805,-76.5 745,-76.5 745,-76.5 739,-76.5 733,-70.5 733,-64.5 733,-64.5 733,-52.5 733,-52.5 733,-46.5 739,-40.5 745,-40.5"/>
<text text-anchor="middle" x="775" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M514,-40.5C514,-40.5 574,-40.5 574,-40.5 580,-40.5 586,-46.5 586,-52.5 586,-52.5 586,-64.5 586,-64.5 586,-70.5 580,-76.5 574,-76.5 574,-76.5 514,-76.5 514,-76.5 508,-76.5 502,-70.5 502,-64.5 502,-64.5 502,-52.5 502,-52.5 502,-46.5 508,-40.5 514,-40.5"/>
<text text-anchor="middle" x="544" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1004,-40.5C1004,-40.5 1064,-40.5 1064,-40.5 1070,-40.5 1076,-46.5 1076,-52.5 1076,-52.5 1076,-64.5 1076,-64.5 1076,-70.5 1070,-76.5 1064,-76.5 1064,-76.5 1004,-76.5 1004,-76.5 998,-76.5 992,-70.5 992,-64.5 992,-64.5 992,-52.5 992,-52.5 992,-46.5 998,-40.5 1004,-40.5"/>
<text text-anchor="middle" x="1034" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1206,-40.5C1206,-40.5 1266,-40.5 1266,-40.5 1272,-40.5 1278,-46.5 1278,-52.5 1278,-52.5 1278,-64.5 1278,-64.5 1278,-70.5 1272,-76.5 1266,-76.5 1266,-76.5 1206,-76.5 1206,-76.5 1200,-76.5 1194,-70.5 1194,-64.5 1194,-64.5 1194,-52.5 1194,-52.5 1194,-46.5 1200,-40.5 1206,-40.5"/>
<text text-anchor="middle" x="1236" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M802.5,-171.5C802.5,-171.5 879.5,-171.5 879.5,-171.5 885.5,-171.5 891.5,-177.5 891.5,-183.5 891.5,-183.5 891.5,-195.5 891.5,-195.5 891.5,-201.5 885.5,-207.5 879.5,-207.5 879.5,-207.5 802.5,-207.5 802.5,-207.5 796.5,-207.5 790.5,-201.5 790.5,-195.5 790.5,-195.5 790.5,-183.5 790.5,-183.5 790.5,-177.5 796.5,-171.5 802.5,-171.5"/>
<text text-anchor="middle" x="841" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M678,-171.5C678,-171.5 760,-171.5 760,-171.5 766,-171.5 772,-177.5 772,-183.5 772,-183.5 772,-195.5 772,-195.5 772,-201.5 766,-207.5 760,-207.5 760,-207.5 678,-207.5 678,-207.5 672,-207.5 666,-201.5 666,-195.5 666,-195.5 666,-183.5 666,-183.5 666,-177.5 672,-171.5 678,-171.5"/>
<text text-anchor="middle" x="719" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M606,-171.5C606,-171.5 636,-171.5 636,-171.5 642,-171.5 648,-177.5 648,-183.5 648,-183.5 648,-195.5 648,-195.5 648,-201.5 642,-207.5 636,-207.5 636,-207.5 606,-207.5 606,-207.5 600,-207.5 594,-201.5 594,-195.5 594,-195.5 594,-183.5 594,-183.5 594,-177.5 600,-171.5 606,-171.5"/>
<text text-anchor="middle" x="621" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1438,-171.5C1438,-171.5 1506,-171.5 1506,-171.5 1512,-171.5 1518,-177.5 1518,-183.5 1518,-183.5 1518,-195.5 1518,-195.5 1518,-201.5 1512,-207.5 1506,-207.5 1506,-207.5 1438,-207.5 1438,-207.5 1432,-207.5 1426,-201.5 1426,-195.5 1426,-195.5 1426,-183.5 1426,-183.5 1426,-177.5 1432,-171.5 1438,-171.5"/>
<text text-anchor="middle" x="1472" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1593,-40.5C1593,-40.5 1645,-40.5 1645,-40.5 1651,-40.5 1657,-46.5 1657,-52.5 1657,-52.5 1657,-64.5 1657,-64.5 1657,-70.5 1651,-76.5 1645,-76.5 1645,-76.5 1593,-76.5 1593,-76.5 1587,-76.5 1581,-70.5 1581,-64.5 1581,-64.5 1581,-52.5 1581,-52.5 1581,-46.5 1587,-40.5 1593,-40.5"/>
<text text-anchor="middle" x="1619" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1492.4397,-171.285C1518.111,-148.4079 1562.2732,-109.0525 1591.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1593.5968,-85.8264 1598.7339,-76.5603 1588.9396,-80.6004 1593.5968,-85.8264"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1322,-171.5C1322,-171.5 1396,-171.5 1396,-171.5 1402,-171.5 1408,-177.5 1408,-183.5 1408,-183.5 1408,-195.5 1408,-195.5 1408,-201.5 1402,-207.5 1396,-207.5 1396,-207.5 1322,-207.5 1322,-207.5 1316,-207.5 1310,-201.5 1310,-195.5 1310,-195.5 1310,-183.5 1310,-183.5 1310,-177.5 1316,-171.5 1322,-171.5"/>
<text text-anchor="middle" x="1359" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1362,-40.5C1362,-40.5 1414,-40.5 1414,-40.5 1420,-40.5 1426,-46.5 1426,-52.5 1426,-52.5 1426,-64.5 1426,-64.5 1426,-70.5 1420,-76.5 1414,-76.5 1414,-76.5 1362,-76.5 1362,-76.5 1356,-76.5 1350,-70.5 1350,-64.5 1350,-64.5 1350,-52.5 1350,-52.5 1350,-46.5 1356,-40.5 1362,-40.5"/>
<text text-anchor="middle" x="1388" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1363.0323,-171.285C1367.9019,-149.2878 1376.1442,-112.0554 1381.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1385.2577,-87.0804 1384.0019,-76.5603 1378.4232,-85.5674 1385.2577,-87.0804"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1886,-171.5C1886,-171.5 1916,-171.5 1916,-171.5 1922,-171.5 1928,-177.5 1928,-183.5 1928,-183.5 1928,-195.5 1928,-195.5 1928,-201.5 1922,-207.5 1916,-207.5 1916,-207.5 1886,-207.5 1886,-207.5 1880,-207.5 1874,-201.5 1874,-195.5 1874,-195.5 1874,-183.5 1874,-183.5 1874,-177.5 1880,-171.5 1886,-171.5"/>
<text text-anchor="middle" x="1901" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1852,-40.5C1852,-40.5 1904,-40.5 1904,-40.5 1910,-40.5 1916,-46.5 1916,-52.5 1916,-52.5 1916,-64.5 1916,-64.5 1916,-70.5 1910,-76.5 1904,-76.5 1904,-76.5 1852,-76.5 1852,-76.5 1846,-76.5 1840,-70.5 1840,-64.5 1840,-64.5 1840,-52.5 1840,-52.5 1840,-46.5 1846,-40.5 1852,-40.5"/>
<text text-anchor="middle" x="1878" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1897.8019,-171.285C1893.9398,-149.2878 1887.4029,-112.0554 1882.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1886.3475,-85.8044 1881.1709,-76.5603 1879.453,-87.0149 1886.3475,-85.8044"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2071,-171.5C2071,-171.5 2101,-171.5 2101,-171.5 2107,-171.5 2113,-177.5 2113,-183.5 2113,-183.5 2113,-195.5 2113,-195.5 2113,-201.5 2107,-207.5 2101,-207.5 2101,-207.5 2071,-207.5 2071,-207.5 2065,-207.5 2059,-201.5 2059,-195.5 2059,-195.5 2059,-183.5 2059,-183.5 2059,-177.5 2065,-171.5 2071,-171.5"/>
<text text-anchor="middle" x="2086" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2054,-40.5C2054,-40.5 2106,-40.5 2106,-40.5 2112,-40.5 2118,-46.5 2118,-52.5 2118,-52.5 2118,-64.5 2118,-64.5 2118,-70.5 2112,-76.5 2106,-76.5 2106,-76.5 2054,-76.5 2054,-76.5 2048,-76.5 2042,-70.5 2042,-64.5 2042,-64.5 2042,-52.5 2042,-52.5 2042,-46.5 2048,-40.5 2054,-40.5"/>
<text text-anchor="middle" x="2080" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2085.1657,-171.285C2084.1627,-149.3856 2082.4681,-112.3861 2081.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2084.7812,-86.3896 2080.8272,-76.5603 2077.7885,-86.71 2084.7812,-86.3896"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1687,-40.5C1687,-40.5 1747,-40.5 1747,-40.5 1753,-40.5 1759,-46.5 1759,-52.5 1759,-52.5 1759,-64.5 1759,-64.5 1759,-70.5 1753,-76.5 1747,-76.5 1747,-76.5 1687,-76.5 1687,-76.5 1681,-76.5 1675,-70.5 1675,-64.5 1675,-64.5 1675,-52.5 1675,-52.5 1675,-46.5 1681,-40.5 1687,-40.5"/>
<text text-anchor="middle" x="1717" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1456,-40.5C1456,-40.5 1516,-40.5 1516,-40.5 1522,-40.5 1528,-46.5 1528,-52.5 1528,-52.5 1528,-64.5 1528,-64.5 1528,-70.5 1522,-76.5 1516,-76.5 1516,-76.5 1456,-76.5 1456,-76.5 1450,-76.5 1444,-70.5 1444,-64.5 1444,-64.5 1444,-52.5 1444,-52.5 1444,-46.5 1450,-40.5 1456,-40.5"/>
<text text-anchor="middle" x="1486" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1946,-40.5C1946,-40.5 2006,-40.5 2006,-40.5 2012,-40.5 2018,-46.5 2018,-52.5 2018,-52.5 2018,-64.5 2018,-64.5 2018,-70.5 2012,-76.5 2006,-76.5 2006,-76.5 1946,-76.5 1946,-76.5 1940,-76.5 1934,-70.5 1934,-64.5 1934,-64.5 1934,-52.5 1934,-52.5 1934,-46.5 1940,-40.5 1946,-40.5"/>
<text text-anchor="middle" x="1976" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2148,-40.5C2148,-40.5 2208,-40.5 2208,-40.5 2214,-40.5 2220,-46.5 2220,-52.5 2220,-52.5 2220,-64.5 2220,-64.5 2220,-70.5 2214,-76.5 2208,-76.5 2208,-76.5 2148,-76.5 2148,-76.5 2142,-76.5 2136,-70.5 2136,-64.5 2136,-64.5 2136,-52.5 2136,-52.5 2136,-46.5 2142,-40.5 2148,-40.5"/>
<text text-anchor="middle" x="2178" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1744.5,-171.5C1744.5,-171.5 1821.5,-171.5 1821.5,-171.5 1827.5,-171.5 1833.5,-177.5 1833.5,-183.5 1833.5,-183.5 1833.5,-195.5 1833.5,-195.5 1833.5,-201.5 1827.5,-207.5 1821.5,-207.5 1821.5,-207.5 1744.5,-207.5 1744.5,-207.5 1738.5,-207.5 1732.5,-201.5 1732.5,-195.5 1732.5,-195.5 1732.5,-183.5 1732.5,-183.5 1732.5,-177.5 1738.5,-171.5 1744.5,-171.5"/>
<text text-anchor="middle" x="1783" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1620,-171.5C1620,-171.5 1702,-171.5 1702,-171.5 1708,-171.5 1714,-177.5 1714,-183.5 1714,-183.5 1714,-195.5 1714,-195.5 1714,-201.5 1708,-207.5 1702,-207.5 1702,-207.5 1620,-207.5 1620,-207.5 1614,-207.5 1608,-201.5 1608,-195.5 1608,-195.5 1608,-183.5 1608,-183.5 1608,-177.5 1614,-171.5 1620,-171.5"/>
<text text-anchor="middle" x="1661" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1548,-171.5C1548,-171.5 1578,-171.5 1578,-171.5 1584,-171.5 1590,-177.5 1590,-183.5 1590,-183.5 1590,-195.5 1590,-195.5 1590,-201.5 1584,-207.5 1578,-207.5 1578,-207.5 1548,-207.5 1548,-207.5 1542,-207.5 1536,-201.5 1536,-195.5 1536,-195.5 1536,-183.5 1536,-183.5 1536,-177.5 1542,-171.5 1548,-171.5"/>
<text text-anchor="middle" x="1563" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2380,-171.5C2380,-171.5 2448,-171.5 2448,-171.5 2454,-171.5 2460,-177.5 2460,-183.5 2460,-183.5 2460,-195.5 2460,-195.5 2460,-201.5 2454,-207.5 2448,-207.5 2448,-207.5 2380,-207.5 2380,-207.5 2374,-207.5 2368,-201.5 2368,-195.5 2368,-195.5 2368,-183.5 2368,-183.5 2368,-177.5 2374,-171.5 2380,-171.5"/>
<text text-anchor="middle" x="2414" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2535,-40.5C2535,-40.5 2587,-40.5 2587,-40.5 2593,-40.5 2599,-46.5 2599,-52.5 2599,-52.5 2599,-64.5 2599,-64.5 2599,-70.5 2593,-76.5 2587,-76.5 2587,-76.5 2535,-76.5 2535,-76.5 2529,-76.5 2523,-70.5 2523,-64.5 2523,-64.5 2523,-52.5 2523,-52.5 2523,-46.5 2529,-40.5 2535,-40.5"/>
<text text-anchor="middle" x="2561" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2434.4397,-171.285C2460.111,-148.4079 2504.2732,-109.0525 2533.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="2535.5968,-85.8264 2540.7339,-76.5603 2530.9396,-80.6004 2535.5968,-85.8264"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2264,-171.5C2264,-171.5 2338,-171.5 2338,-171.5 2344,-171.5 2350,-177.5 2350,-183.5 2350,-183.5 2350,-195.5 2350,-195.5 2350,-201.5 2344,-207.5 2338,-207.5 2338,-207.5 2264,-207.5 2264,-207.5 2258,-207.5 2252,-201.5 2252,-195.5 2252,-195.5 2252,-183.5 2252,-183.5 2252,-177.5 2258,-171.5 2264,-171.5"/>
<text text-anchor="middle" x="2301" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2304,-40.5C2304,-40.5 2356,-40.5 2356,-40.5 2362,-40.5 2368,-46.5 2368,-52.5 2368,-52.5 2368,-64.5 2368,-64.5 2368,-70.5 2362,-76.5 2356,-76.5 2356,-76.5 2304,-76.5 2304,-76.5 2298,-76.5 2292,-70.5 2292,-64.5 2292,-64.5 2292,-52.5 2292,-52.5 2292,-46.5 2298,-40.5 2304,-40.5"/>
<text text-anchor="middle" x="2330" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2305.0323,-171.285C2309.9019,-149.2878 2318.1442,-112.0554 2323.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2327.2577,-87.0804 2326.0019,-76.5603 2320.4232,-85.5674 2327.2577,-87.0804"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2828,-171.5C2828,-171.5 2858,-171.5 2858,-171.5 2864,-171.5 2870,-177.5 2870,-183.5 2870,-183.5 2870,-195.5 2870,-195.5 2870,-201.5 2864,-207.5 2858,-207.5 2858,-207.5 2828,-207.5 2828,-207.5 2822,-207.5 2816,-201.5 2816,-195.5 2816,-195.5 2816,-183.5 2816,-183.5 2816,-177.5 2822,-171.5 2828,-171.5"/>
<text text-anchor="middle" x="2843" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2794,-40.5C2794,-40.5 2846,-40.5 2846,-40.5 2852,-40.5 2858,-46.5 2858,-52.5 2858,-52.5 2858,-64.5 2858,-64.5 2858,-70.5 2852,-76.5 2846,-76.5 2846,-76.5 2794,-76.5 2794,-76.5 2788,-76.5 2782,-70.5 2782,-64.5 2782,-64.5 2782,-52.5 2782,-52.5 2782,-46.5 2788,-40.5 2794,-40.5"/>
<text text-anchor="middle" x="2820" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2839.8019,-171.285C2835.9398,-149.2878 2829.4029,-112.0554 2824.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2828.3475,-85.8044 2823.1709,-76.5603 2821.453,-87.0149 2828.3475,-85.8044"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3013,-171.5C3013,-171.5 3043,-171.5 3043,-171.5 3049,-171.5 3055,-177.5 3055,-183.5 3055,-183.5 3055,-195.5 3055,-195.5 3055,-201.5 3049,-207.5 3043,-207.5 3043,-207.5 3013,-207.5 3013,-207.5 3007,-207.5 3001,-201.5 3001,-195.5 3001,-195.5 3001,-183.5 3001,-183.5 3001,-177.5 3007,-171.5 3013,-171.5"/>
<text text-anchor="middle" x="3028" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2996,-40.5C2996,-40.5 3048,-40.5 3048,-40.5 3054,-40.5 3060,-46.5 3060,-52.5 3060,-52.5 3060,-64.5 3060,-64.5 3060,-70.5 3054,-76.5 3048,-76.5 3048,-76.5 2996,-76.5 2996,-76.5 2990,-76.5 2984,-70.5 2984,-64.5 2984,-64.5 2984,-52.5 2984,-52.5 2984,-46.5 2990,-40.5 2996,-40.5"/>
<text text-anchor="middle" x="3022" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3027.1657,-171.285C3026.1627,-149.3856 3024.4681,-112.3861 3023.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3026.7812,-86.3896 3022.8272,-76.5603 3019.7885,-86.71 3026.7812,-86.3896"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2629,-40.5C2629,-40.5 2689,-40.5 2689,-40.5 2695,-40.5 2701,-46.5 2701,-52.5 2701,-52.5 2701,-64.5 2701,-64.5 2701,-70.5 2695,-76.5 2689,-76.5 2689,-76.5 2629,-76.5 2629,-76.5 2623,-76.5 2617,-70.5 2617,-64.5 2617,-64.5 2617,-52.5 2617,-52.5 2617,-46.5 2623,-40.5 2629,-40.5"/>
<text text-anchor="middle" x="2659" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2398,-40.5C2398,-40.5 2458,-40.5 2458,-40.5 2464,-40.5 2470,-46.5 2470,-52.5 2470,-52.5 2470,-64.5 2470,-64.5 2470,-70.5 2464,-76.5 2458,-76.5 2458,-76.5 2398,-76.5 2398,-76.5 2392,-76.5 2386,-70.5 2386,-64.5 2386,-64.5 2386,-52.5 2386,-52.5 2386,-46.5 2392,-40.5 2398,-40.5"/>
<text text-anchor="middle" x="2428" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2888,-40.5C2888,-40.5 2948,-40.5 2948,-40.5 2954,-40.5 2960,-46.5 2960,-52.5 2960,-52.5 2960,-64.5 2960,-64.5 2960,-70.5 2954,-76.5 2948,-76.5 2948,-76.5 2888,-76.5 2888,-76.5 2882,-76.5 2876,-70.5 2876,-64.5 2876,-64.5 2876,-52.5 2876,-52.5 2876,-46.5 2882,-40.5 2888,-40.5"/>
<text text-anchor="middle" x="2918" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3090,-40.5C3090,-40.5 3150,-40.5 3150,-40.5 3156,-40.5 3162,-46.5 3162,-52.5 3162,-52.5 3162,-64.5 3162,-64.5 3162,-70.5 3156,-76.5 3150,-76.5 3150,-76.5 3090,-76.5 3090,-76.5 3084,-76.5 3078,-70.5 3078,-64.5 3078,-64.5 3078,-52.5 3078,-52.5 3078,-46.5 3084,-40.5 3090,-40.5"/>
<text text-anchor="middle" x="3120" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2686.5,-171.5C2686.5,-171.5 2763.5,-171.5 2763.5,-171.5 2769.5,-171.5 2775.5,-177.5 2775.5,-183.5 2775.5,-183.5 2775.5,-195.5 2775.5,-195.5 2775.5,-201.5 2769.5,-207.5 2763.5,-207.5 2763.5,-207.5 2686.5,-207.5 2686.5,-207.5 2680.5,-207.5 2674.5,-201.5 2674.5,-195.5 2674.5,-195.5 2674.5,-183.5 2674.5,-183.5 2674.5,-177.5 2680.5,-171.5 2686.5,-171.5"/>
<text text-anchor="middle" x="2725" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2562,-171.5C2562,-171.5 2644,-171.5 2644,-171.5 2650,-171.5 2656,-177.5 2656,-183.5 2656,-183.5 2656,-195.5 2656,-195.5 2656,-201.5 2650,-207.5 2644,-207.5 2644,-207.5 2562,-207.5 2562,-207.5 2556,-207.5 2550,-201.5 2550,-195.5 2550,-195.5 2550,-183.5 2550,-183.5 2550,-177.5 2556,-171.5 2562,-171.5"/>
<text text-anchor="middle" x="2603" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2490,-171.5C2490,-171.5 2520,-171.5 2520,-171.5 2526,-171.5 2532,-177.5 2532,-183.5 2532,-183.5 2532,-195.5 2532,-195.5 2532,-201.5 2526,-207.5 2520,-207.5 2520,-207.5 2490,-207.5 2490,-207.5 2484,-207.5 2478,-201.5 2478,-195.5 2478,-195.5 2478,-183.5 2478,-183.5 2478,-177.5 2484,-171.5 2490,-171.5"/>
<text text-anchor="middle" x="2505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6013,-171.5C6013,-171.5 6081,-171.5 6081,-171.5 6087,-171.5 6093,-177.5 6093,-183.5 6093,-183.5 6093,-195.5 6093,-195.5 6093,-201.5 6087,-207.5 6081,-207.5 6081,-207.5 6013,-207.5 6013,-207.5 6007,-207.5 6001,-201.5 6001,-195.5 6001,-195.5 6001,-183.5 6001,-183.5 6001,-177.5 6007,-171.5 6013,-171.5"/>
<text text-anchor="middle" x="6047" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6209,-40.5C6209,-40.5 6261,-40.5 6261,-40.5 6267,-40.5 6273,-46.5 6273,-52.5 6273,-52.5 6273,-64.5 6273,-64.5 6273,-70.5 6267,-76.5 6261,-76.5 6261,-76.5 6209,-76.5 6209,-76.5 6203,-76.5 6197,-70.5 6197,-64.5 6197,-64.5 6197,-52.5 6197,-52.5 6197,-46.5 6203,-40.5 6209,-40.5"/>
<text text-anchor="middle" x="6235" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6065.3708,-171.2426C6074.7563,-162.8042 6086.7606,-153.2836 6099,-147 6135.4461,-128.289 6154.2391,-146.2082 6188,-123 6201.8228,-113.4978 6213.0828,-98.5584 6221.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="6224.1647,-87.1631 6226.1475,-76.7554 6218.1072,-83.6549 6224.1647,-87.1631"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5897,-171.5C5897,-171.5 5971,-171.5 5971,-171.5 5977,-171.5 5983,-177.5 5983,-183.5 5983,-183.5 5983,-195.5 5983,-195.5 5983,-201.5 5977,-207.5 5971,-207.5 5971,-207.5 5897,-207.5 5897,-207.5 5891,-207.5 5885,-201.5 5885,-195.5 5885,-195.5 5885,-183.5 5885,-183.5 5885,-177.5 5891,-171.5 5897,-171.5"/>
<text text-anchor="middle" x="5934" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6007,-40.5C6007,-40.5 6059,-40.5 6059,-40.5 6065,-40.5 6071,-46.5 6071,-52.5 6071,-52.5 6071,-64.5 6071,-64.5 6071,-70.5 6065,-76.5 6059,-76.5 6059,-76.5 6007,-76.5 6007,-76.5 6001,-76.5 5995,-70.5 5995,-64.5 5995,-64.5 5995,-52.5 5995,-52.5 5995,-46.5 6001,-40.5 6007,-40.5"/>
<text text-anchor="middle" x="6033" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5948.5148,-171.2823C5959.0386,-157.9906 5973.5488,-139.4922 5986,-123 5995.4051,-110.5426 6005.6343,-96.5585 6014.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="6016.9809,-86.8496 6019.9943,-76.6923 6011.3044,-82.7534 6016.9809,-86.8496"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6461,-171.5C6461,-171.5 6491,-171.5 6491,-171.5 6497,-171.5 6503,-177.5 6503,-183.5 6503,-183.5 6503,-195.5 6503,-195.5 6503,-201.5 6497,-207.5 6491,-207.5 6491,-207.5 6461,-207.5 6461,-207.5 6455,-207.5 6449,-201.5 6449,-195.5 6449,-195.5 6449,-183.5 6449,-183.5 6449,-177.5 6455,-171.5 6461,-171.5"/>
<text text-anchor="middle" x="6476" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6422,-40.5C6422,-40.5 6474,-40.5 6474,-40.5 6480,-40.5 6486,-46.5 6486,-52.5 6486,-52.5 6486,-64.5 6486,-64.5 6486,-70.5 6480,-76.5 6474,-76.5 6474,-76.5 6422,-76.5 6422,-76.5 6416,-76.5 6410,-70.5 6410,-64.5 6410,-64.5 6410,-52.5 6410,-52.5 6410,-46.5 6416,-40.5 6422,-40.5"/>
<text text-anchor="middle" x="6448" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6472.1067,-171.285C6467.405,-149.2878 6459.447,-112.0554 6453.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6457.3732,-85.6078 6451.8602,-76.5603 6450.5278,-87.071 6457.3732,-85.6078"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6646,-171.5C6646,-171.5 6676,-171.5 6676,-171.5 6682,-171.5 6688,-177.5 6688,-183.5 6688,-183.5 6688,-195.5 6688,-195.5 6688,-201.5 6682,-207.5 6676,-207.5 6676,-207.5 6646,-207.5 6646,-207.5 6640,-207.5 6634,-201.5 6634,-195.5 6634,-195.5 6634,-183.5 6634,-183.5 6634,-177.5 6640,-171.5 6646,-171.5"/>
<text text-anchor="middle" x="6661" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6629,-40.5C6629,-40.5 6681,-40.5 6681,-40.5 6687,-40.5 6693,-46.5 6693,-52.5 6693,-52.5 6693,-64.5 6693,-64.5 6693,-70.5 6687,-76.5 6681,-76.5 6681,-76.5 6629,-76.5 6629,-76.5 6623,-76.5 6617,-70.5 6617,-64.5 6617,-64.5 6617,-52.5 6617,-52.5 6617,-46.5 6623,-40.5 6629,-40.5"/>
<text text-anchor="middle" x="6655" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6660.1657,-171.285C6659.1627,-149.3856 6657.4681,-112.3861 6656.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6659.7812,-86.3896 6655.8272,-76.5603 6652.7885,-86.71 6659.7812,-86.3896"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6107,-40.5C6107,-40.5 6167,-40.5 6167,-40.5 6173,-40.5 6179,-46.5 6179,-52.5 6179,-52.5 6179,-64.5 6179,-64.5 6179,-70.5 6173,-76.5 6167,-76.5 6167,-76.5 6107,-76.5 6107,-76.5 6101,-76.5 6095,-70.5 6095,-64.5 6095,-64.5 6095,-52.5 6095,-52.5 6095,-46.5 6101,-40.5 6107,-40.5"/>
<text text-anchor="middle" x="6137" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5905,-40.5C5905,-40.5 5965,-40.5 5965,-40.5 5971,-40.5 5977,-46.5 5977,-52.5 5977,-52.5 5977,-64.5 5977,-64.5 5977,-70.5 5971,-76.5 5965,-76.5 5965,-76.5 5905,-76.5 5905,-76.5 5899,-76.5 5893,-70.5 5893,-64.5 5893,-64.5 5893,-52.5 5893,-52.5 5893,-46.5 5899,-40.5 5905,-40.5"/>
<text text-anchor="middle" x="5935" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6320,-40.5C6320,-40.5 6380,-40.5 6380,-40.5 6386,-40.5 6392,-46.5 6392,-52.5 6392,-52.5 6392,-64.5 6392,-64.5 6392,-70.5 6386,-76.5 6380,-76.5 6380,-76.5 6320,-76.5 6320,-76.5 6314,-76.5 6308,-70.5 6308,-64.5 6308,-64.5 6308,-52.5 6308,-52.5 6308,-46.5 6314,-40.5 6320,-40.5"/>
<text text-anchor="middle" x="6350" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6527,-40.5C6527,-40.5 6587,-40.5 6587,-40.5 6593,-40.5 6599,-46.5 6599,-52.5 6599,-52.5 6599,-64.5 6599,-64.5 6599,-70.5 6593,-76.5 6587,-76.5 6587,-76.5 6527,-76.5 6527,-76.5 6521,-76.5 6515,-70.5 6515,-64.5 6515,-64.5 6515,-52.5 6515,-52.5 6515,-46.5 6521,-40.5 6527,-40.5"/>
<text text-anchor="middle" x="6557" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6319.5,-171.5C6319.5,-171.5 6396.5,-171.5 6396.5,-171.5 6402.5,-171.5 6408.5,-177.5 6408.5,-183.5 6408.5,-183.5 6408.5,-195.5 6408.5,-195.5 6408.5,-201.5 6402.5,-207.5 6396.5,-207.5 6396.5,-207.5 6319.5,-207.5 6319.5,-207.5 6313.5,-207.5 6307.5,-201.5 6307.5,-195.5 6307.5,-195.5 6307.5,-183.5 6307.5,-183.5 6307.5,-177.5 6313.5,-171.5 6319.5,-171.5"/>
<text text-anchor="middle" x="6358" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6195,-171.5C6195,-171.5 6277,-171.5 6277,-171.5 6283,-171.5 6289,-177.5 6289,-183.5 6289,-183.5 6289,-195.5 6289,-195.5 6289,-201.5 6283,-207.5 6277,-207.5 6277,-207.5 6195,-207.5 6195,-207.5 6189,-207.5 6183,-201.5 6183,-195.5 6183,-195.5 6183,-183.5 6183,-183.5 6183,-177.5 6189,-171.5 6195,-171.5"/>
<text text-anchor="middle" x="6236" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6123,-171.5C6123,-171.5 6153,-171.5 6153,-171.5 6159,-171.5 6165,-177.5 6165,-183.5 6165,-183.5 6165,-195.5 6165,-195.5 6165,-201.5 6159,-207.5 6153,-207.5 6153,-207.5 6123,-207.5 6123,-207.5 6117,-207.5 6111,-201.5 6111,-195.5 6111,-195.5 6111,-183.5 6111,-183.5 6111,-177.5 6117,-171.5 6123,-171.5"/>
<text text-anchor="middle" x="6138" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3322,-171.5C3322,-171.5 3390,-171.5 3390,-171.5 3396,-171.5 3402,-177.5 3402,-183.5 3402,-183.5 3402,-195.5 3402,-195.5 3402,-201.5 3396,-207.5 3390,-207.5 3390,-207.5 3322,-207.5 3322,-207.5 3316,-207.5 3310,-201.5 3310,-195.5 3310,-195.5 3310,-183.5 3310,-183.5 3310,-177.5 3316,-171.5 3322,-171.5"/>
<text text-anchor="middle" x="3356" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3477,-40.5C3477,-40.5 3529,-40.5 3529,-40.5 3535,-40.5 3541,-46.5 3541,-52.5 3541,-52.5 3541,-64.5 3541,-64.5 3541,-70.5 3535,-76.5 3529,-76.5 3529,-76.5 3477,-76.5 3477,-76.5 3471,-76.5 3465,-70.5 3465,-64.5 3465,-64.5 3465,-52.5 3465,-52.5 3465,-46.5 3471,-40.5 3477,-40.5"/>
<text text-anchor="middle" x="3503" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3376.4397,-171.285C3402.111,-148.4079 3446.2732,-109.0525 3475.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="3477.5968,-85.8264 3482.7339,-76.5603 3472.9396,-80.6004 3477.5968,-85.8264"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3206,-171.5C3206,-171.5 3280,-171.5 3280,-171.5 3286,-171.5 3292,-177.5 3292,-183.5 3292,-183.5 3292,-195.5 3292,-195.5 3292,-201.5 3286,-207.5 3280,-207.5 3280,-207.5 3206,-207.5 3206,-207.5 3200,-207.5 3194,-201.5 3194,-195.5 3194,-195.5 3194,-183.5 3194,-183.5 3194,-177.5 3200,-171.5 3206,-171.5"/>
<text text-anchor="middle" x="3243" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3246,-40.5C3246,-40.5 3298,-40.5 3298,-40.5 3304,-40.5 3310,-46.5 3310,-52.5 3310,-52.5 3310,-64.5 3310,-64.5 3310,-70.5 3304,-76.5 3298,-76.5 3298,-76.5 3246,-76.5 3246,-76.5 3240,-76.5 3234,-70.5 3234,-64.5 3234,-64.5 3234,-52.5 3234,-52.5 3234,-46.5 3240,-40.5 3246,-40.5"/>
<text text-anchor="middle" x="3272" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3247.0323,-171.285C3251.9019,-149.2878 3260.1442,-112.0554 3265.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3269.2577,-87.0804 3268.0019,-76.5603 3262.4232,-85.5674 3269.2577,-87.0804"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3770,-171.5C3770,-171.5 3800,-171.5 3800,-171.5 3806,-171.5 3812,-177.5 3812,-183.5 3812,-183.5 3812,-195.5 3812,-195.5 3812,-201.5 3806,-207.5 3800,-207.5 3800,-207.5 3770,-207.5 3770,-207.5 3764,-207.5 3758,-201.5 3758,-195.5 3758,-195.5 3758,-183.5 3758,-183.5 3758,-177.5 3764,-171.5 3770,-171.5"/>
<text text-anchor="middle" x="3785" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3736,-40.5C3736,-40.5 3788,-40.5 3788,-40.5 3794,-40.5 3800,-46.5 3800,-52.5 3800,-52.5 3800,-64.5 3800,-64.5 3800,-70.5 3794,-76.5 3788,-76.5 3788,-76.5 3736,-76.5 3736,-76.5 3730,-76.5 3724,-70.5 3724,-64.5 3724,-64.5 3724,-52.5 3724,-52.5 3724,-46.5 3730,-40.5 3736,-40.5"/>
<text text-anchor="middle" x="3762" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3781.8019,-171.285C3777.9398,-149.2878 3771.4029,-112.0554 3766.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3770.3475,-85.8044 3765.1709,-76.5603 3763.453,-87.0149 3770.3475,-85.8044"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3955,-171.5C3955,-171.5 3985,-171.5 3985,-171.5 3991,-171.5 3997,-177.5 3997,-183.5 3997,-183.5 3997,-195.5 3997,-195.5 3997,-201.5 3991,-207.5 3985,-207.5 3985,-207.5 3955,-207.5 3955,-207.5 3949,-207.5 3943,-201.5 3943,-195.5 3943,-195.5 3943,-183.5 3943,-183.5 3943,-177.5 3949,-171.5 3955,-171.5"/>
<text text-anchor="middle" x="3970" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3938,-40.5C3938,-40.5 3990,-40.5 3990,-40.5 3996,-40.5 4002,-46.5 4002,-52.5 4002,-52.5 4002,-64.5 4002,-64.5 4002,-70.5 3996,-76.5 3990,-76.5 3990,-76.5 3938,-76.5 3938,-76.5 3932,-76.5 3926,-70.5 3926,-64.5 3926,-64.5 3926,-52.5 3926,-52.5 3926,-46.5 3932,-40.5 3938,-40.5"/>
<text text-anchor="middle" x="3964" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3969.1657,-171.285C3968.1627,-149.3856 3966.4681,-112.3861 3965.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3968.7812,-86.3896 3964.8272,-76.5603 3961.7885,-86.71 3968.7812,-86.3896"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3571,-40.5C3571,-40.5 3631,-40.5 3631,-40.5 3637,-40.5 3643,-46.5 3643,-52.5 3643,-52.5 3643,-64.5 3643,-64.5 3643,-70.5 3637,-76.5 3631,-76.5 3631,-76.5 3571,-76.5 3571,-76.5 3565,-76.5 3559,-70.5 3559,-64.5 3559,-64.5 3559,-52.5 3559,-52.5 3559,-46.5 3565,-40.5 3571,-40.5"/>
<text text-anchor="middle" x="3601" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3340,-40.5C3340,-40.5 3400,-40.5 3400,-40.5 3406,-40.5 3412,-46.5 3412,-52.5 3412,-52.5 3412,-64.5 3412,-64.5 3412,-70.5 3406,-76.5 3400,-76.5 3400,-76.5 3340,-76.5 3340,-76.5 3334,-76.5 3328,-70.5 3328,-64.5 3328,-64.5 3328,-52.5 3328,-52.5 3328,-46.5 3334,-40.5 3340,-40.5"/>
<text text-anchor="middle" x="3370" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3830,-40.5C3830,-40.5 3890,-40.5 3890,-40.5 3896,-40.5 3902,-46.5 3902,-52.5 3902,-52.5 3902,-64.5 3902,-64.5 3902,-70.5 3896,-76.5 3890,-76.5 3890,-76.5 3830,-76.5 3830,-76.5 3824,-76.5 3818,-70.5 3818,-64.5 3818,-64.5 3818,-52.5 3818,-52.5 3818,-46.5 3824,-40.5 3830,-40.5"/>
<text text-anchor="middle" x="3860" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4032,-40.5C4032,-40.5 4092,-40.5 4092,-40.5 4098,-40.5 4104,-46.5 4104,-52.5 4104,-52.5 4104,-64.5 4104,-64.5 4104,-70.5 4098,-76.5 4092,-76.5 4092,-76.5 4032,-76.5 4032,-76.5 4026,-76.5 4020,-70.5 4020,-64.5 4020,-64.5 4020,-52.5 4020,-52.5 4020,-46.5 4026,-40.5 4032,-40.5"/>
<text text-anchor="middle" x="4062" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3628.5,-171.5C3628.5,-171.5 3705.5,-171.5 3705.5,-171.5 3711.5,-171.5 3717.5,-177.5 3717.5,-183.5 3717.5,-183.5 3717.5,-195.5 3717.5,-195.5 3717.5,-201.5 3711.5,-207.5 3705.5,-207.5 3705.5,-207.5 3628.5,-207.5 3628.5,-207.5 3622.5,-207.5 3616.5,-201.5 3616.5,-195.5 3616.5,-195.5 3616.5,-183.5 3616.5,-183.5 3616.5,-177.5 3622.5,-171.5 3628.5,-171.5"/>
<text text-anchor="middle" x="3667" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3504,-171.5C3504,-171.5 3586,-171.5 3586,-171.5 3592,-171.5 3598,-177.5 3598,-183.5 3598,-183.5 3598,-195.5 3598,-195.5 3598,-201.5 3592,-207.5 3586,-207.5 3586,-207.5 3504,-207.5 3504,-207.5 3498,-207.5 3492,-201.5 3492,-195.5 3492,-195.5 3492,-183.5 3492,-183.5 3492,-177.5 3498,-171.5 3504,-171.5"/>
<text text-anchor="middle" x="3545" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3432,-171.5C3432,-171.5 3462,-171.5 3462,-171.5 3468,-171.5 3474,-177.5 3474,-183.5 3474,-183.5 3474,-195.5 3474,-195.5 3474,-201.5 3468,-207.5 3462,-207.5 3462,-207.5 3432,-207.5 3432,-207.5 3426,-207.5 3420,-201.5 3420,-195.5 3420,-195.5 3420,-183.5 3420,-183.5 3420,-177.5 3426,-171.5 3432,-171.5"/>
<text text-anchor="middle" x="3447" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4845.4423,-426.2338C5397.376,-424.0544 9101.6797,-408.8044 9124,-392 9182.7327,-347.7816 9186.2706,-248.6122 9185.0441,-207.6913"/>
<polygon fill="#000000" stroke="#000000" points="4845.2385,-422.7345 4835.2524,-426.2739 4845.2662,-429.7344 4845.2385,-422.7345"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4845.2555,-426.0917C5240.1543,-423.6632 7215.4585,-410.5937 7240,-392 7298.5982,-347.6036 7302.2123,-248.535 7301.0251,-207.6662"/>
<polygon fill="#000000" stroke="#000000" points="4845.1044,-422.5924 4835.1261,-426.1537 4845.1474,-429.5923 4845.1044,-422.5924"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4845.2992,-426.3608C5323.1226,-425.3213 8147.4433,-418.0764 8182,-392 8240.6841,-347.7172 8244.2495,-248.5843 8243.0372,-207.6822"/>
<polygon fill="#000000" stroke="#000000" points="4845.1004,-422.8611 4835.108,-426.3828 4845.1156,-429.8611 4845.1004,-422.8611"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4728.7978,-404.9894C4722.5754,-402.9425 4716.2078,-401.1899 4710,-400 4684.151,-395.0455 941.7154,-406.8714 920,-392 857.4176,-349.1417 844.408,-248.7491 841.7066,-207.5899"/>
<polygon fill="#000000" stroke="#000000" points="4727.8178,-408.3555 4738.4125,-408.4095 4730.1638,-401.7604 4727.8178,-408.3555"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4728.797,-404.9935C4722.5747,-402.946 4716.2074,-401.192 4710,-400 4690.577,-396.2701 1878.3142,-403.1808 1862,-392 1799.4326,-349.1199 1786.4144,-248.7397 1783.7086,-207.5869"/>
<polygon fill="#000000" stroke="#000000" points="4727.8169,-408.3597 4738.4116,-408.4143 4730.1633,-401.7647 4727.8169,-408.3597"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4728.7954,-405.0019C4722.5734,-402.9529 4716.2066,-401.1963 4710,-400 4684.006,-394.9896 2825.826,-406.9806 2804,-392 2741.4624,-349.0764 2728.4272,-248.721 2725.7128,-207.5808"/>
<polygon fill="#000000" stroke="#000000" points="4727.815,-408.368 4738.4097,-408.4239 4730.1623,-401.7733 4727.815,-408.368"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4845.4087,-426.0385C5137.7663,-423.9307 6268.7728,-414.3439 6298,-392 6356.4052,-347.3499 6360.1286,-248.425 6358.9979,-207.6304"/>
<polygon fill="#000000" stroke="#000000" points="4845.3403,-422.5388 4835.3656,-426.1103 4845.3905,-429.5386 4845.3403,-422.5388"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M4728.7906,-405.0265C4722.5694,-402.9733 4716.2041,-401.2091 4710,-400 4683.7158,-394.8777 3768.0474,-407.1991 3746,-392 3683.5505,-348.9483 3670.4651,-248.666 3667.725,-207.5631"/>
<polygon fill="#000000" stroke="#000000" points="4727.8095,-408.3924 4738.4042,-408.4524 4730.1594,-401.7986 4727.8095,-408.3924"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4909,-40.5C4909,-40.5 4969,-40.5 4969,-40.5 4975,-40.5 4981,-46.5 4981,-52.5 4981,-52.5 4981,-64.5 4981,-64.5 4981,-70.5 4975,-76.5 4969,-76.5 4969,-76.5 4909,-76.5 4909,-76.5 4903,-76.5 4897,-70.5 4897,-64.5 4897,-64.5 4897,-52.5 4897,-52.5 4897,-46.5 4903,-40.5 4909,-40.5"/>
<text text-anchor="middle" x="4939" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M4728.784,-405.06C4722.564,-403.0011 4716.2007,-401.2264 4710,-400 4694.3025,-396.8953 4145.236,-403.3931 4134,-392 4095.7702,-353.2356 4097.6663,-187.547 4134,-147 4185.4008,-89.6386 4738.6011,-65.6344 4896.9039,-59.9092"/>
<polygon fill="#000000" stroke="#000000" points="4727.802,-408.4256 4738.3966,-408.4911 4730.1552,-401.833 4727.802,-408.4256"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4587.5,-408.5C4587.5,-408.5 4688.5,-408.5 4688.5,-408.5 4694.5,-408.5 4700.5,-414.5 4700.5,-420.5 4700.5,-420.5 4700.5,-432.5 4700.5,-432.5 4700.5,-438.5 4694.5,-444.5 4688.5,-444.5 4688.5,-444.5 4587.5,-444.5 4587.5,-444.5 4581.5,-444.5 4575.5,-438.5 4575.5,-432.5 4575.5,-432.5 4575.5,-420.5 4575.5,-420.5 4575.5,-414.5 4581.5,-408.5 4587.5,-408.5"/>
<text text-anchor="middle" x="4638" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4679.5698,-408.4028C4689.3683,-404.9266 4699.9045,-401.8086 4710,-400 4724.6624,-397.3733 8988.0323,-400.8691 9000,-392 9054.8311,-351.3652 9062.7444,-263.1959 9062.9511,-217.7873"/>
<polygon fill="#000000" stroke="#000000" points="9066.4507,-217.7095 9062.8725,-207.7373 9059.451,-217.7644 9066.4507,-217.7095"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4679.5698,-408.403C4689.3683,-404.9268 4699.9045,-401.8087 4710,-400 4724.4334,-397.4141 8921.8837,-401.5623 8933,-392 8982.9231,-349.0557 8976.8473,-262.301 8969.6614,-217.574"/>
<polygon fill="#000000" stroke="#000000" points="8973.101,-216.9242 8967.94,-207.6714 8966.2045,-218.1231 8973.101,-216.9242"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4679.5717,-408.4136C4689.3701,-404.9369 4699.9058,-401.816 4710,-400 4726.4444,-397.0416 7102.5833,-401.9582 7116,-392 7170.8014,-351.3251 7178.728,-263.1739 7178.9444,-217.7783"/>
<polygon fill="#000000" stroke="#000000" points="7182.444,-217.7042 7178.868,-207.7312 7175.4442,-217.7576 7182.444,-217.7042"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4679.5719,-408.4143C4689.3702,-404.9376 4699.9059,-401.8164 4710,-400 4725.9864,-397.1233 7036.694,-402.6021 7049,-392 7098.8903,-349.0176 7092.8292,-262.28 7085.6539,-217.5652"/>
<polygon fill="#000000" stroke="#000000" points="7089.0942,-216.9193 7083.9349,-207.6655 7082.1974,-218.1169 7089.0942,-216.9193"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4679.5705,-408.4067C4689.3689,-404.9303 4699.905,-401.8112 4710,-400 4732.8846,-395.8941 8039.324,-405.8482 8058,-392 8112.8204,-351.3508 8120.7385,-263.188 8120.9487,-217.7841"/>
<polygon fill="#000000" stroke="#000000" points="8124.4483,-217.7076 8120.8709,-207.7351 8117.4485,-217.7619 8124.4483,-217.7076"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4679.5705,-408.407C4689.369,-404.9307 4699.905,-401.8115 4710,-400 4721.2133,-397.9879 7982.3654,-399.4317 7991,-392 8040.9114,-349.0421 8034.8409,-262.2935 8027.6587,-217.5708"/>
<polygon fill="#000000" stroke="#000000" points="8031.0986,-216.9224 8025.9382,-207.6693 8024.2019,-218.1209 8031.0986,-216.9224"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4575.373,-426.4441C4080.7076,-425.9425 821.7244,-421.5187 782,-392 727.145,-351.238 718.7167,-263.126 718.2286,-217.7585"/>
<polygon fill="#000000" stroke="#000000" points="721.7286,-217.7235 718.2445,-207.7179 714.7286,-217.7123 721.7286,-217.7235"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4575.3918,-426.2294C4070.1103,-424.0134 676.5419,-408.5188 657,-392 606.5078,-349.3188 610.2221,-262.4467 616.1446,-217.6344"/>
<polygon fill="#000000" stroke="#000000" points="619.612,-218.1113 617.5848,-207.7122 612.6846,-217.1057 619.612,-218.1113"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4575.4511,-426.26C4154.7715,-424.5858 1753.6082,-414.068 1724,-392 1669.204,-351.1587 1660.7492,-263.0824 1660.242,-217.7405"/>
<polygon fill="#000000" stroke="#000000" points="1663.7419,-217.7099 1660.2535,-207.7058 1656.7419,-217.7018 1663.7419,-217.7099"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4575.1783,-426.3322C4143.1745,-425.113 1628.433,-416.9477 1599,-392 1548.5652,-349.251 1552.2539,-262.4092 1558.1578,-217.6188"/>
<polygon fill="#000000" stroke="#000000" points="1561.6246,-218.1 1559.5937,-207.7017 1554.6968,-217.0969 1561.6246,-218.1"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4575.4325,-426.4057C4243.805,-425.7834 2705.1042,-421.318 2666,-392 2611.3197,-351.0039 2602.8128,-262.9973 2602.2682,-217.7054"/>
<polygon fill="#000000" stroke="#000000" points="2605.7681,-217.6833 2602.2711,-207.6823 2598.7681,-217.6812 2605.7681,-217.6833"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4575.3143,-426.0073C4228.6229,-423.2177 2560.8666,-408.9263 2541,-392 2490.6743,-349.1226 2494.3143,-262.3381 2500.1829,-217.5893"/>
<polygon fill="#000000" stroke="#000000" points="2503.6484,-218.0788 2501.6106,-207.6818 2496.72,-217.0803 2503.6484,-218.0788"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4679.5746,-408.4294C4689.3728,-404.952 4699.9078,-401.8267 4710,-400 4730.0085,-396.3784 6157.6853,-404.1362 6174,-392 6228.7578,-351.2665 6236.7041,-263.1417 6236.9345,-217.765"/>
<polygon fill="#000000" stroke="#000000" points="6240.4342,-217.6964 6236.8613,-207.7223 6233.4344,-217.7475 6240.4342,-217.6964"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4679.5749,-408.4314C4689.3732,-404.9539 4699.908,-401.8281 4710,-400 4729.0924,-396.5416 6092.3147,-404.6815 6107,-392 6156.8407,-348.9601 6150.8017,-262.2481 6143.6425,-217.552"/>
<polygon fill="#000000" stroke="#000000" points="6147.0838,-216.9119 6141.9273,-207.6566 6140.1866,-218.1074 6147.0838,-216.9119"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M4575.2939,-425.3732C4354.7941,-421.288 3627.3093,-406.7196 3608,-392 3553.7638,-350.6555 3545.0307,-263.1279 3544.3472,-217.8929"/>
<polygon fill="#000000" stroke="#000000" points="3547.8466,-217.607 3544.3213,-207.6159 3540.8466,-217.6247 3547.8466,-217.607"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M4575.121,-425.6875C4337.1135,-422.4787 3503.8168,-409.9782 3483,-392 3433.0685,-348.8773 3436.4595,-262.5172 3442.2127,-217.7951"/>
<polygon fill="#000000" stroke="#000000" points="3445.7155,-218.0222 3443.6554,-207.6296 3438.7849,-217.0385 3445.7155,-218.0222"/>
</g>
<!-- system_mem_ctrls00_port -->
<g id="node128" class="node">
<title>system_mem_ctrls00_port</title>
<path fill="#94918b" stroke="#000000" d="M4192,-171.5C4192,-171.5 4222,-171.5 4222,-171.5 4228,-171.5 4234,-177.5 4234,-183.5 4234,-183.5 4234,-195.5 4234,-195.5 4234,-201.5 4228,-207.5 4222,-207.5 4222,-207.5 4192,-207.5 4192,-207.5 4186,-207.5 4180,-201.5 4180,-195.5 4180,-195.5 4180,-183.5 4180,-183.5 4180,-177.5 4186,-171.5 4192,-171.5"/>
<text text-anchor="middle" x="4207" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls00_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls00_port</title>
<path fill="none" stroke="#000000" d="M4575.1818,-425.0561C4470.605,-422.0572 4269.8698,-413.5409 4246,-392 4197.0131,-347.7925 4198.3471,-262.2807 4202.9366,-217.8507"/>
<polygon fill="#000000" stroke="#000000" points="4206.4332,-218.082 4204.1119,-207.7447 4199.48,-217.2734 4206.4332,-218.082"/>
</g>
<!-- system_mem_ctrls01_port -->
<g id="node129" class="node">
<title>system_mem_ctrls01_port</title>
<path fill="#94918b" stroke="#000000" d="M4304,-171.5C4304,-171.5 4334,-171.5 4334,-171.5 4340,-171.5 4346,-177.5 4346,-183.5 4346,-183.5 4346,-195.5 4346,-195.5 4346,-201.5 4340,-207.5 4334,-207.5 4334,-207.5 4304,-207.5 4304,-207.5 4298,-207.5 4292,-201.5 4292,-195.5 4292,-195.5 4292,-183.5 4292,-183.5 4292,-177.5 4298,-171.5 4304,-171.5"/>
<text text-anchor="middle" x="4319" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls01_port -->
<g id="edge60" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls01_port</title>
<path fill="none" stroke="#000000" d="M4575.3457,-422.6493C4497.6811,-417.2882 4373.5888,-406.5681 4358,-392 4309.7899,-346.9466 4310.7822,-261.8069 4315.1194,-217.6516"/>
<polygon fill="#000000" stroke="#000000" points="4318.6092,-217.9362 4316.2347,-207.6108 4311.652,-217.1633 4318.6092,-217.9362"/>
</g>
<!-- system_mem_ctrls02_port -->
<g id="node130" class="node">
<title>system_mem_ctrls02_port</title>
<path fill="#94918b" stroke="#000000" d="M4416,-171.5C4416,-171.5 4446,-171.5 4446,-171.5 4452,-171.5 4458,-177.5 4458,-183.5 4458,-183.5 4458,-195.5 4458,-195.5 4458,-201.5 4452,-207.5 4446,-207.5 4446,-207.5 4416,-207.5 4416,-207.5 4410,-207.5 4404,-201.5 4404,-195.5 4404,-195.5 4404,-183.5 4404,-183.5 4404,-177.5 4410,-171.5 4416,-171.5"/>
<text text-anchor="middle" x="4431" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls02_port -->
<g id="edge61" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls02_port</title>
<path fill="none" stroke="#000000" d="M4575.2421,-420.8563C4533.8677,-415.8198 4484.6996,-406.8812 4470,-392 4423.8429,-345.2726 4423.8115,-261.5253 4427.5006,-217.8122"/>
<polygon fill="#000000" stroke="#000000" points="4431.0084,-217.9 4428.4928,-207.6082 4424.0413,-217.2225 4431.0084,-217.9"/>
</g>
<!-- system_mem_ctrls03_port -->
<g id="node131" class="node">
<title>system_mem_ctrls03_port</title>
<path fill="#94918b" stroke="#000000" d="M4528,-171.5C4528,-171.5 4558,-171.5 4558,-171.5 4564,-171.5 4570,-177.5 4570,-183.5 4570,-183.5 4570,-195.5 4570,-195.5 4570,-201.5 4564,-207.5 4558,-207.5 4558,-207.5 4528,-207.5 4528,-207.5 4522,-207.5 4516,-201.5 4516,-195.5 4516,-195.5 4516,-183.5 4516,-183.5 4516,-177.5 4522,-171.5 4528,-171.5"/>
<text text-anchor="middle" x="4543" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls03_port -->
<g id="edge62" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls03_port</title>
<path fill="none" stroke="#000000" d="M4598.8943,-408.3466C4592.4327,-403.8183 4586.413,-398.3892 4582,-392 4545.1264,-338.6137 4540.9148,-259.3329 4541.6005,-217.5732"/>
<polygon fill="#000000" stroke="#000000" points="4545.0995,-217.654 4541.8725,-207.5626 4538.102,-217.4638 4545.0995,-217.654"/>
</g>
<!-- system_mem_ctrls04_port -->
<g id="node132" class="node">
<title>system_mem_ctrls04_port</title>
<path fill="#94918b" stroke="#000000" d="M4623,-171.5C4623,-171.5 4653,-171.5 4653,-171.5 4659,-171.5 4665,-177.5 4665,-183.5 4665,-183.5 4665,-195.5 4665,-195.5 4665,-201.5 4659,-207.5 4653,-207.5 4653,-207.5 4623,-207.5 4623,-207.5 4617,-207.5 4611,-201.5 4611,-195.5 4611,-195.5 4611,-183.5 4611,-183.5 4611,-177.5 4617,-171.5 4623,-171.5"/>
<text text-anchor="middle" x="4638" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls04_port -->
<g id="edge63" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls04_port</title>
<path fill="none" stroke="#000000" d="M4638,-408.2965C4638,-367.283 4638,-267.3911 4638,-218.0466"/>
<polygon fill="#000000" stroke="#000000" points="4641.5001,-217.7655 4638,-207.7655 4634.5001,-217.7655 4641.5001,-217.7655"/>
</g>
<!-- system_mem_ctrls05_port -->
<g id="node133" class="node">
<title>system_mem_ctrls05_port</title>
<path fill="#94918b" stroke="#000000" d="M4718,-171.5C4718,-171.5 4748,-171.5 4748,-171.5 4754,-171.5 4760,-177.5 4760,-183.5 4760,-183.5 4760,-195.5 4760,-195.5 4760,-201.5 4754,-207.5 4748,-207.5 4748,-207.5 4718,-207.5 4718,-207.5 4712,-207.5 4706,-201.5 4706,-195.5 4706,-195.5 4706,-183.5 4706,-183.5 4706,-177.5 4712,-171.5 4718,-171.5"/>
<text text-anchor="middle" x="4733" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls05_port -->
<g id="edge64" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls05_port</title>
<path fill="none" stroke="#000000" d="M4677.1057,-408.3466C4683.5673,-403.8183 4689.587,-398.3892 4694,-392 4730.8736,-338.6137 4735.0852,-259.3329 4734.3995,-217.5732"/>
<polygon fill="#000000" stroke="#000000" points="4737.898,-217.4638 4734.1275,-207.5626 4730.9005,-217.654 4737.898,-217.4638"/>
</g>
<!-- system_mem_ctrls06_port -->
<g id="node134" class="node">
<title>system_mem_ctrls06_port</title>
<path fill="#94918b" stroke="#000000" d="M4830,-171.5C4830,-171.5 4860,-171.5 4860,-171.5 4866,-171.5 4872,-177.5 4872,-183.5 4872,-183.5 4872,-195.5 4872,-195.5 4872,-201.5 4866,-207.5 4860,-207.5 4860,-207.5 4830,-207.5 4830,-207.5 4824,-207.5 4818,-201.5 4818,-195.5 4818,-195.5 4818,-183.5 4818,-183.5 4818,-177.5 4824,-171.5 4830,-171.5"/>
<text text-anchor="middle" x="4845" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls06_port -->
<g id="edge65" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls06_port</title>
<path fill="none" stroke="#000000" d="M4681.2215,-408.458C4690.5726,-405.1601 4700.5065,-402.1021 4710,-400 4730.9011,-395.3721 4790.0741,-406.3051 4806,-392 4855.0894,-347.9063 4853.7103,-262.3445 4849.0875,-217.8775"/>
<polygon fill="#000000" stroke="#000000" points="4852.5426,-217.2883 4847.9044,-207.7627 4845.59,-218.1016 4852.5426,-217.2883"/>
</g>
<!-- system_mem_ctrls07_port -->
<g id="node135" class="node">
<title>system_mem_ctrls07_port</title>
<path fill="#94918b" stroke="#000000" d="M4942,-171.5C4942,-171.5 4972,-171.5 4972,-171.5 4978,-171.5 4984,-177.5 4984,-183.5 4984,-183.5 4984,-195.5 4984,-195.5 4984,-201.5 4978,-207.5 4972,-207.5 4972,-207.5 4942,-207.5 4942,-207.5 4936,-207.5 4930,-201.5 4930,-195.5 4930,-195.5 4930,-183.5 4930,-183.5 4930,-177.5 4936,-171.5 4942,-171.5"/>
<text text-anchor="middle" x="4957" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls07_port -->
<g id="edge66" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls07_port</title>
<path fill="none" stroke="#000000" d="M4680.3856,-408.4019C4689.9632,-405.0194 4700.2006,-401.9411 4710,-400 4721.3437,-397.753 4909.2264,-399.5334 4918,-392 4968.188,-348.9066 4966.246,-262.5335 4961.2793,-217.8019"/>
<polygon fill="#000000" stroke="#000000" points="4964.7224,-217.1265 4960.0166,-207.6341 4957.7758,-217.9893 4964.7224,-217.1265"/>
</g>
<!-- system_mem_ctrls08_port -->
<g id="node136" class="node">
<title>system_mem_ctrls08_port</title>
<path fill="#94918b" stroke="#000000" d="M5054,-171.5C5054,-171.5 5084,-171.5 5084,-171.5 5090,-171.5 5096,-177.5 5096,-183.5 5096,-183.5 5096,-195.5 5096,-195.5 5096,-201.5 5090,-207.5 5084,-207.5 5084,-207.5 5054,-207.5 5054,-207.5 5048,-207.5 5042,-201.5 5042,-195.5 5042,-195.5 5042,-183.5 5042,-183.5 5042,-177.5 5048,-171.5 5054,-171.5"/>
<text text-anchor="middle" x="5069" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls08_port -->
<g id="edge67" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls08_port</title>
<path fill="none" stroke="#000000" d="M4679.9835,-408.4383C4689.6718,-405.0077 4700.0569,-401.9002 4710,-400 4727.4672,-396.6619 5016.4303,-403.4939 5030,-392 5080.4766,-349.2451 5078.4067,-262.7219 5073.3464,-217.8806"/>
<polygon fill="#000000" stroke="#000000" points="5076.7846,-217.1705 5072.0615,-207.6867 5069.8396,-218.046 5076.7846,-217.1705"/>
</g>
<!-- system_mem_ctrls09_port -->
<g id="node137" class="node">
<title>system_mem_ctrls09_port</title>
<path fill="#94918b" stroke="#000000" d="M5166,-171.5C5166,-171.5 5196,-171.5 5196,-171.5 5202,-171.5 5208,-177.5 5208,-183.5 5208,-183.5 5208,-195.5 5208,-195.5 5208,-201.5 5202,-207.5 5196,-207.5 5196,-207.5 5166,-207.5 5166,-207.5 5160,-207.5 5154,-201.5 5154,-195.5 5154,-195.5 5154,-183.5 5154,-183.5 5154,-177.5 5160,-171.5 5166,-171.5"/>
<text text-anchor="middle" x="5181" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls09_port -->
<g id="edge68" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls09_port</title>
<path fill="none" stroke="#000000" d="M4679.9745,-408.3905C4689.6633,-404.9624 4700.0508,-401.868 4710,-400 4721.7959,-397.7853 5132.8166,-399.7276 5142,-392 5192.7219,-349.3188 5190.4743,-262.4466 5185.3461,-217.6344"/>
<polygon fill="#000000" stroke="#000000" points="5188.8178,-217.1901 5184.0829,-207.7122 5181.8739,-218.0741 5188.8178,-217.1901"/>
</g>
<!-- system_mem_ctrls10_port -->
<g id="node138" class="node">
<title>system_mem_ctrls10_port</title>
<path fill="#94918b" stroke="#000000" d="M5278,-171.5C5278,-171.5 5308,-171.5 5308,-171.5 5314,-171.5 5320,-177.5 5320,-183.5 5320,-183.5 5320,-195.5 5320,-195.5 5320,-201.5 5314,-207.5 5308,-207.5 5308,-207.5 5278,-207.5 5278,-207.5 5272,-207.5 5266,-201.5 5266,-195.5 5266,-195.5 5266,-183.5 5266,-183.5 5266,-177.5 5272,-171.5 5278,-171.5"/>
<text text-anchor="middle" x="5293" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls10_port -->
<g id="edge69" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls10_port</title>
<path fill="none" stroke="#000000" d="M4679.5871,-408.4978C4689.3848,-405.0172 4699.9163,-401.8734 4710,-400 4724.8585,-397.2396 5242.418,-401.7083 5254,-392 5304.8031,-349.4155 5302.5193,-262.5002 5297.3647,-217.6566"/>
<polygon fill="#000000" stroke="#000000" points="5300.8353,-217.2027 5296.0955,-207.7272 5293.8918,-218.0903 5300.8353,-217.2027"/>
</g>
<!-- system_mem_ctrls11_port -->
<g id="node139" class="node">
<title>system_mem_ctrls11_port</title>
<path fill="#94918b" stroke="#000000" d="M5390,-171.5C5390,-171.5 5420,-171.5 5420,-171.5 5426,-171.5 5432,-177.5 5432,-183.5 5432,-183.5 5432,-195.5 5432,-195.5 5432,-201.5 5426,-207.5 5420,-207.5 5420,-207.5 5390,-207.5 5390,-207.5 5384,-207.5 5378,-201.5 5378,-195.5 5378,-195.5 5378,-183.5 5378,-183.5 5378,-177.5 5384,-171.5 5390,-171.5"/>
<text text-anchor="middle" x="5405" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls11_port -->
<g id="edge70" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls11_port</title>
<path fill="none" stroke="#000000" d="M4679.5837,-408.4792C4689.3815,-404.9995 4699.914,-401.8607 4710,-400 4727.9212,-396.6939 5352.0192,-403.6892 5366,-392 5416.8565,-349.4793 5414.5489,-262.5355 5409.377,-217.6713"/>
<polygon fill="#000000" stroke="#000000" points="5412.8467,-217.211 5408.1038,-207.7371 5405.9035,-218.1009 5412.8467,-217.211"/>
</g>
<!-- system_mem_ctrls12_port -->
<g id="node140" class="node">
<title>system_mem_ctrls12_port</title>
<path fill="#94918b" stroke="#000000" d="M5501,-171.5C5501,-171.5 5531,-171.5 5531,-171.5 5537,-171.5 5543,-177.5 5543,-183.5 5543,-183.5 5543,-195.5 5543,-195.5 5543,-201.5 5537,-207.5 5531,-207.5 5531,-207.5 5501,-207.5 5501,-207.5 5495,-207.5 5489,-201.5 5489,-195.5 5489,-195.5 5489,-183.5 5489,-183.5 5489,-177.5 5495,-171.5 5501,-171.5"/>
<text text-anchor="middle" x="5516" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls12_port -->
<g id="edge71" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls12_port</title>
<path fill="none" stroke="#000000" d="M4679.5813,-408.4662C4689.3792,-404.9871 4699.9123,-401.8518 4710,-400 4730.9565,-396.153 5460.6419,-405.6524 5477,-392 5527.894,-349.5242 5525.5696,-262.5603 5520.3856,-217.6816"/>
<polygon fill="#000000" stroke="#000000" points="5523.8548,-217.2168 5519.1096,-207.744 5516.9118,-218.1084 5523.8548,-217.2168"/>
</g>
<!-- system_mem_ctrls13_port -->
<g id="node141" class="node">
<title>system_mem_ctrls13_port</title>
<path fill="#94918b" stroke="#000000" d="M78,-171.5C78,-171.5 108,-171.5 108,-171.5 114,-171.5 120,-177.5 120,-183.5 120,-183.5 120,-195.5 120,-195.5 120,-201.5 114,-207.5 108,-207.5 108,-207.5 78,-207.5 78,-207.5 72,-207.5 66,-201.5 66,-195.5 66,-195.5 66,-183.5 66,-183.5 66,-177.5 72,-171.5 78,-171.5"/>
<text text-anchor="middle" x="93" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls13_port -->
<g id="edge72" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls13_port</title>
<path fill="none" stroke="#000000" d="M4575.4892,-426.2912C4033.8372,-424.4506 154.3731,-410.6198 132,-392 81.0471,-349.5948 83.3978,-262.5994 88.6009,-217.6978"/>
<polygon fill="#000000" stroke="#000000" points="92.0753,-218.1201 89.8812,-207.755 85.1326,-217.226 92.0753,-218.1201"/>
</g>
<!-- system_mem_ctrls14_port -->
<g id="node142" class="node">
<title>system_mem_ctrls14_port</title>
<path fill="#94918b" stroke="#000000" d="M190,-171.5C190,-171.5 220,-171.5 220,-171.5 226,-171.5 232,-177.5 232,-183.5 232,-183.5 232,-195.5 232,-195.5 232,-201.5 226,-207.5 220,-207.5 220,-207.5 190,-207.5 190,-207.5 184,-207.5 178,-201.5 178,-195.5 178,-195.5 178,-183.5 178,-183.5 178,-177.5 184,-171.5 190,-171.5"/>
<text text-anchor="middle" x="205" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls14_port -->
<g id="edge73" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls14_port</title>
<path fill="none" stroke="#000000" d="M4575.3686,-426.2785C4040.9146,-424.3564 265.7923,-410.1401 244,-392 193.0513,-349.5898 195.4001,-262.5967 200.6018,-217.6967"/>
<polygon fill="#000000" stroke="#000000" points="204.0762,-218.1193 201.8819,-207.7542 197.1335,-217.2254 204.0762,-218.1193"/>
</g>
<!-- system_mem_ctrls15_port -->
<g id="node143" class="node">
<title>system_mem_ctrls15_port</title>
<path fill="#94918b" stroke="#000000" d="M302,-171.5C302,-171.5 332,-171.5 332,-171.5 338,-171.5 344,-177.5 344,-183.5 344,-183.5 344,-195.5 344,-195.5 344,-201.5 338,-207.5 332,-207.5 332,-207.5 302,-207.5 302,-207.5 296,-207.5 290,-201.5 290,-195.5 290,-195.5 290,-183.5 290,-183.5 290,-177.5 296,-171.5 302,-171.5"/>
<text text-anchor="middle" x="317" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls15_port -->
<g id="edge74" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls15_port</title>
<path fill="none" stroke="#000000" d="M4575.3124,-426.2653C4048.4048,-424.2605 377.2128,-409.6614 356,-392 305.0556,-349.5846 307.4025,-262.5938 312.6028,-217.6955"/>
<polygon fill="#000000" stroke="#000000" points="316.0772,-218.1184 313.8826,-207.7534 309.1345,-217.2247 316.0772,-218.1184"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5011,-40.5C5011,-40.5 5063,-40.5 5063,-40.5 5069,-40.5 5075,-46.5 5075,-52.5 5075,-52.5 5075,-64.5 5075,-64.5 5075,-70.5 5069,-76.5 5063,-76.5 5063,-76.5 5011,-76.5 5011,-76.5 5005,-76.5 4999,-70.5 4999,-64.5 4999,-64.5 4999,-52.5 4999,-52.5 4999,-46.5 5005,-40.5 5011,-40.5"/>
<text text-anchor="middle" x="5037" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5613,-171.5C5613,-171.5 5705,-171.5 5705,-171.5 5711,-171.5 5717,-177.5 5717,-183.5 5717,-183.5 5717,-195.5 5717,-195.5 5717,-201.5 5711,-207.5 5705,-207.5 5705,-207.5 5613,-207.5 5613,-207.5 5607,-207.5 5601,-201.5 5601,-195.5 5601,-195.5 5601,-183.5 5601,-183.5 5601,-177.5 5607,-171.5 5613,-171.5"/>
<text text-anchor="middle" x="5659" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.549,-165.4129C5700.6959,-158.024 5713.8151,-150.8352 5727,-147 5811.8736,-122.3118 8829.0525,-160.702 8909,-123 8929.2099,-113.4693 8944.5511,-92.2918 8953.6244,-76.7934"/>
<polygon fill="#000000" stroke="#000000" points="5687.2728,-162.733 5681.0686,-171.3213 5691.2744,-168.4765 5687.2728,-162.733"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5508,-165.4192C5700.6979,-158.0309 5713.8168,-150.8408 5727,-147 5879.6588,-102.5245 8432.6662,-152.0263 8589,-123 8637.4447,-114.0053 8690.0629,-92.3746 8724.172,-76.6361"/>
<polygon fill="#000000" stroke="#000000" points="5687.275,-162.739 5681.0702,-171.3269 5691.2762,-168.4828 5687.275,-162.739"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.548,-165.4096C5700.6949,-158.0204 5713.8143,-150.8323 5727,-147 5817.2672,-120.7649 9024.2114,-159.1134 9111,-123 9133.6037,-113.5944 9152.5344,-92.1638 9164.0314,-76.5795"/>
<polygon fill="#000000" stroke="#000000" points="5687.2716,-162.7298 5681.0678,-171.3184 5691.2734,-168.4731 5687.2716,-162.7298"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5471,-165.4064C5700.6939,-158.017 5713.8135,-150.8295 5727,-147 5822.9545,-119.1338 9232.6955,-163.5867 9324,-123 9345.3562,-113.5067 9362.369,-92.0939 9372.5357,-76.5377"/>
<polygon fill="#000000" stroke="#000000" points="5687.2705,-162.7268 5681.067,-171.3156 5691.2725,-168.47 5687.2705,-162.7268"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.573,-165.4947C5700.722,-158.1127 5713.8363,-150.9073 5727,-147 5796.1418,-126.4768 6959.9358,-154.1197 7025,-123 7045.1575,-113.3588 7060.5089,-92.2029 7069.5989,-76.7397"/>
<polygon fill="#000000" stroke="#000000" points="5687.3021,-162.8107 5681.0897,-171.3931 5691.2982,-168.558 5687.3021,-162.8107"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5865,-165.5398C5700.7366,-158.1616 5713.8482,-150.9471 5727,-147 5831.1117,-115.754 6598.2908,-143.7052 6705,-123 6753.214,-113.6448 6805.6634,-92.204 6839.805,-76.6035"/>
<polygon fill="#000000" stroke="#000000" points="5687.3184,-162.8536 5681.1015,-171.4327 5691.3115,-168.603 5687.3184,-162.8536"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5675,-165.4761C5700.716,-158.0925 5713.8315,-150.891 5727,-147 5806.928,-123.3834 7150.1952,-155.3611 7227,-123 7249.5616,-113.4938 7268.5008,-92.0837 7280.0113,-76.5316"/>
<polygon fill="#000000" stroke="#000000" points="5687.2954,-162.793 5681.0849,-171.3768 5691.2927,-168.5395 5687.2954,-162.793"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5631,-165.4612C5700.7113,-158.0764 5713.8276,-150.8779 5727,-147 5818.3018,-120.1214 7353.1719,-161.979 7440,-123 7461.3213,-113.4284 7478.3412,-92.0316 7488.5191,-76.5004"/>
<polygon fill="#000000" stroke="#000000" points="5687.29,-162.7789 5681.081,-171.3637 5691.2884,-168.5247 5687.29,-162.7789"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5559,-165.4366C5700.7034,-158.0497 5713.8212,-150.8561 5727,-147 5846.4434,-112.0505 7854.5215,-176.2614 7967,-123 7987.1948,-113.4372 8002.5389,-92.266 8011.617,-76.7778"/>
<polygon fill="#000000" stroke="#000000" points="5687.2812,-162.7555 5681.0747,-171.3421 5691.2812,-168.5001 5687.2812,-162.7555"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5598,-165.45C5700.7077,-158.0642 5713.8247,-150.8679 5727,-147 5829.3554,-116.9513 7542.1578,-142.6891 7647,-123 7695.4261,-113.9057 7748.0481,-92.2956 7782.1632,-76.5891"/>
<polygon fill="#000000" stroke="#000000" points="5687.286,-162.7682 5681.0781,-171.3538 5691.2851,-168.5134 5687.286,-162.7682"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.554,-165.43C5700.7013,-158.0426 5713.8195,-150.8503 5727,-147 5857.2303,-108.9569 8043.8097,-175.2936 8169,-123 8191.5909,-113.5635 8210.5241,-92.1392 8222.0252,-76.5648"/>
<polygon fill="#000000" stroke="#000000" points="5687.2789,-162.7492 5681.073,-171.3363 5691.2793,-168.4935 5687.2789,-162.7492"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.5522,-165.4241C5700.6995,-158.0362 5713.818,-150.8451 5727,-147 5868.6047,-105.6947 8247.2821,-183.0759 8382,-123 8403.345,-113.4814 8420.3601,-92.0738 8430.5304,-76.5257"/>
<polygon fill="#000000" stroke="#000000" points="5687.2768,-162.7436 5681.0715,-171.3311 5691.2776,-168.4877 5687.2768,-162.7436"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.8045,-165.6073C5616.2488,-158.1393 5602.6282,-150.8508 5589,-147 5463.2817,-111.4773 1012.0546,-157.3102 886,-123 852.8812,-113.9856 819.4401,-92.4755 798.0494,-76.7658"/>
<polygon fill="#000000" stroke="#000000" points="5625.9627,-168.5871 5636.2046,-171.2992 5629.8894,-162.7922 5625.9627,-168.5871"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.8051,-165.6053C5616.2494,-158.1371 5602.6287,-150.8489 5589,-147 5456.3534,-109.5387 757.2752,-168.0204 627,-123 600.4376,-113.8206 575.7973,-92.3441 560.3788,-76.6872"/>
<polygon fill="#000000" stroke="#000000" points="5625.9633,-168.5851 5636.2051,-171.2974 5629.8901,-162.7902 5625.9633,-168.5851"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.804,-165.6091C5616.2483,-158.1412 5602.6277,-150.8523 5589,-147 5468.6852,-112.9892 1201.1445,-176.2045 1088,-123 1067.6474,-113.4295 1052.2401,-92.0324 1043.1935,-76.5009"/>
<polygon fill="#000000" stroke="#000000" points="5625.9622,-168.5889 5636.2041,-171.3007 5629.8888,-162.7938 5625.9622,-168.5889"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.8033,-165.6114C5616.2475,-158.1438 5602.6271,-150.8544 5589,-147 5361.7454,-82.7208 1564.6598,-189.3461 1338,-123 1307.0336,-113.9357 1276.4121,-92.4358 1256.9267,-76.7421"/>
<polygon fill="#000000" stroke="#000000" points="5625.9616,-168.5913 5636.2035,-171.3028 5629.8879,-162.7961 5625.9616,-168.5913"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.8017,-165.6171C5616.2458,-158.1499 5602.6257,-150.8595 5589,-147 5387.9604,-90.0559 2029.5787,-178.0052 1828,-123 1794.887,-113.9644 1761.4447,-92.4587 1740.0521,-76.7557"/>
<polygon fill="#000000" stroke="#000000" points="5625.96,-168.5969 5636.2021,-171.3078 5629.886,-162.8015 5625.96,-168.5969"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.8026,-165.6139C5616.2468,-158.1465 5602.6265,-150.8567 5589,-147 5481.5519,-116.5894 1674.5234,-159.5337 1569,-123 1542.4428,-113.8055 1517.8014,-92.3321 1502.3813,-76.68"/>
<polygon fill="#000000" stroke="#000000" points="5625.9609,-168.5937 5636.2029,-171.305 5629.8871,-162.7985 5625.9609,-168.5937"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge93" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.8009,-165.6198C5616.2449,-158.1529 5602.625,-150.8619 5589,-147 5493.8837,-120.0399 2119.4359,-165.133 2030,-123 2009.7862,-113.4774 1994.4458,-92.2983 1985.3738,-76.7973"/>
<polygon fill="#000000" stroke="#000000" points="5625.9592,-168.5996 5636.2015,-171.3102 5629.885,-162.8041 5625.9592,-168.5996"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge94" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7998,-165.6237C5616.2437,-158.1572 5602.624,-150.8654 5589,-147 5412.1423,-96.8221 2456.3934,-174.7865 2280,-123 2249.0409,-113.9109 2218.4179,-92.416 2198.9301,-76.7302"/>
<polygon fill="#000000" stroke="#000000" points="5625.9581,-168.6035 5636.2005,-171.3136 5629.8837,-162.8078 5625.9581,-168.6035"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge95" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7971,-165.6333C5616.2408,-158.1677 5602.6216,-150.874 5589,-147 5438.357,-104.1571 2921.0486,-164.39 2770,-123 2736.8967,-113.9291 2703.4524,-92.4305 2682.0567,-76.7389"/>
<polygon fill="#000000" stroke="#000000" points="5625.9554,-168.6131 5636.1981,-171.3221 5629.8803,-162.817 5625.9554,-168.6131"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge96" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7987,-165.6279C5616.2425,-158.1617 5602.623,-150.8691 5589,-147 5424.5007,-100.2801 2672.5433,-179.0939 2511,-123 2484.4512,-113.7813 2459.8081,-92.3127 2444.3853,-76.6685"/>
<polygon fill="#000000" stroke="#000000" points="5625.9569,-168.6077 5636.1994,-171.3173 5629.8822,-162.8118 5625.9569,-168.6077"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge97" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7957,-165.6383C5616.2392,-158.1731 5602.6203,-150.8785 5589,-147 5519.0819,-127.0905 3037.7275,-154.0616 2972,-123 2951.7978,-113.4528 2936.4551,-92.2786 2927.3794,-76.7854"/>
<polygon fill="#000000" stroke="#000000" points="5625.954,-168.6181 5636.1968,-171.3265 5629.8786,-162.8218 5625.954,-168.6181"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge98" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7936,-165.6457C5616.2369,-158.1812 5602.6184,-150.8851 5589,-147 5462.5386,-110.9232 3348.1276,-160.227 3222,-123 3191.054,-113.8662 3160.4284,-92.3804 3140.9364,-76.7089"/>
<polygon fill="#000000" stroke="#000000" points="5625.9519,-168.6255 5636.195,-171.333 5629.876,-162.8288 5625.9519,-168.6255"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge99" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.9537,-165.6812C5701.0535,-158.39 5714.0401,-151.1937 5727,-147 5802.4393,-122.5885 6012.3265,-158.9481 6083,-123 6102.9161,-112.8696 6118.3147,-91.8093 6127.4817,-76.5022"/>
<polygon fill="#000000" stroke="#000000" points="5687.7538,-162.9462 5681.493,-171.4933 5691.7174,-168.7159 5687.7538,-162.9462"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge100" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5694.5942,-165.7958C5704.8619,-159.3606 5716.2101,-152.6233 5727,-147 5782.6819,-117.9804 5850.0114,-90.665 5892.6783,-74.2593"/>
<polygon fill="#000000" stroke="#000000" points="5692.4458,-163.0144 5685.8903,-171.3376 5696.2055,-168.9191 5692.4458,-163.0144"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge101" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.8964,-165.5003C5700.9917,-158.1949 5713.9901,-151.0357 5727,-147 5845.5422,-110.2277 6171.284,-172.7305 6285,-123 6307.2857,-113.254 6326.1505,-92.1186 6337.7233,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="5687.6854,-162.7735 5681.4424,-171.3337 5691.661,-168.5351 5687.6854,-162.7735"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge102" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5689.6013,-165.5888C5700.7526,-158.2148 5713.8613,-150.9904 5727,-147 5809.0093,-122.0928 6420.1125,-158.769 6498,-123 6519.1007,-113.3097 6536.0539,-92.1634 6546.2801,-76.7159"/>
<polygon fill="#000000" stroke="#000000" points="5687.3363,-162.9002 5681.1145,-171.4758 5691.3261,-168.6519 5687.3363,-162.9002"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge103" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7878,-165.6659C5616.2306,-158.2032 5602.6133,-150.9031 5589,-147 5388.5053,-89.5161 3913.0391,-178.5503 3712,-123 3678.9161,-113.8584 3645.4679,-92.3742 3624.066,-76.7052"/>
<polygon fill="#000000" stroke="#000000" points="5625.9462,-168.6457 5636.1899,-171.3508 5629.8689,-162.8481 5625.9462,-168.6457"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge104" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7912,-165.6541C5616.2343,-158.1903 5602.6163,-150.8925 5589,-147 5474.8967,-114.3811 3565.0407,-162.1207 3453,-123 3426.4671,-113.7356 3401.8208,-92.2764 3386.3929,-76.6468"/>
<polygon fill="#000000" stroke="#000000" points="5625.9495,-168.6339 5636.1929,-171.3404 5629.8731,-162.8368 5625.9495,-168.6339"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge105" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7844,-165.6776C5616.2269,-158.216 5602.6103,-150.9136 5589,-147 5499.559,-121.2817 3998.0395,-162.9809 3914,-123 3893.8225,-113.4008 3878.475,-92.2367 3869.3914,-76.7601"/>
<polygon fill="#000000" stroke="#000000" points="5625.9428,-168.6574 5636.1869,-171.3611 5629.8648,-162.8593 5625.9428,-168.6574"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge106" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M5627.7404,-165.8279C5616.1789,-158.38 5602.571,-151.0478 5589,-147 5513.9975,-124.6292 4963.1443,-127.392 4885,-123 4585.5753,-106.1712 4225.7814,-73.7601 4104.3579,-62.4837"/>
<polygon fill="#000000" stroke="#000000" points="5625.8994,-168.8078 5636.1482,-171.4934 5629.8111,-163.0027 5625.8994,-168.8078"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5747.5,-171.5C5747.5,-171.5 5848.5,-171.5 5848.5,-171.5 5854.5,-171.5 5860.5,-177.5 5860.5,-183.5 5860.5,-183.5 5860.5,-195.5 5860.5,-195.5 5860.5,-201.5 5854.5,-207.5 5848.5,-207.5 5848.5,-207.5 5747.5,-207.5 5747.5,-207.5 5741.5,-207.5 5735.5,-201.5 5735.5,-195.5 5735.5,-195.5 5735.5,-183.5 5735.5,-183.5 5735.5,-177.5 5741.5,-171.5 5747.5,-171.5"/>
<text text-anchor="middle" x="5798" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge107" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M5773.2386,-171.4804C5759.8874,-162.6682 5742.7502,-152.7466 5726,-147 5606.6229,-106.0445 5221.9041,-72.9019 5085.507,-62.1724"/>
<polygon fill="#000000" stroke="#000000" points="5085.6037,-58.6694 5075.3614,-61.3797 5085.0584,-65.6481 5085.6037,-58.6694"/>
</g>
</g>
</svg>
