$date
	Sun Oct 23 03:45:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1052722
b11110 &
b11110 %
1$
b11110 !
1"
#1052723
0"
#1052726
b1111 &
b1111 %
#1052730
b101110 &
b101110 %
#1052734
b10111 &
b10111 %
#1052738
b1000110 &
b1000110 %
#1052742
b100011 &
b100011 %
#1052746
b1101010 &
b1101010 %
#1052750
b110101 &
b110101 %
#1052754
b10100000 &
b10100000 %
#1052758
b1010000 &
b1010000 %
#1052762
b101000 &
b101000 %
#1052766
b10100 &
b10100 %
#1052770
b1010 &
b1010 %
#1052774
b101 &
b101 %
#1052778
b10000 &
b10000 %
#1052782
b1000 &
b1000 %
#1052786
b100 &
b100 %
#1052790
b10 &
b10 %
#1052794
b1 &
b1 %
1#
#1052798
b0 &
0#
b0 %
0$
#1996053
b10 !
1"
#1996054
b10 &
b10 %
1$
#1996055
0"
#1996058
b1 &
b1 %
1#
#1996062
b0 &
0#
b0 %
0$
#3033799
b1100 !
1"
#3033802
b1100 &
b1100 %
1$
#3033803
0"
#3033806
b110 &
b110 %
#3033810
b11 &
b11 %
#3033814
b1010 &
b1010 %
#3033818
b101 &
b101 %
#3033822
b10000 &
b10000 %
#3033826
b1000 &
b1000 %
#3033830
b100 &
b100 %
#3033834
b10 &
b10 %
#3033838
b1 &
1#
b1 %
#3033842
b0 &
b0 %
0#
0$
#4500012
