@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/counter_base.srcs/sources_1/imports/hdl/top.v":36:1:36:6|Found counter in view:work.top(verilog) instance count[7:0] 
@N: FX1016 :"/home/elicahill/icemachine/examples/ipassurance_designs/counter_base.srcs/sources_1/imports/hdl/top.v":24:10:24:14|SB_GB_IO inserted on the port clk_i.
@N: FX1016 :"/home/elicahill/icemachine/examples/ipassurance_designs/counter_base.srcs/sources_1/imports/hdl/top.v":25:10:25:14|SB_GB_IO inserted on the port rst_i.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/elicahill/icemachine/examples/ipassurance_designs/counter_base.srcs/build/test_Implmnt/test.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
