version: '1'

# Whether to receive email notifications or not
notify_email: True

# the name of the design
design_name: riscv

# put your design source file(s) in the design folder
# then, put write down a list of all input rtl files below
design_files: 
  - rv32_CPU.v

# name of top verilog modules
top_level_module: rv32_CPU

# the clock defnition
clock: 1000000

# available libraries on https://flow.theopenroadproject.org
# select from [osu045.lib]
library: osu045.lib

# constrains file
sdc_file: riscv.sdc

# flow definition
flow:
  - logic_synthesis
  - floor_planning
  - placement
  - clock_tree_synthesis
  - routing

# customize your flow using the parameters below
stages:
  logic_synthesis:
    tool: yosys
    params:
      - p1: false
      - p2: 12
  floor_planning:
    tool: tw
    params:
      - p1: false
      - p2: 'default'
  placement:
    tool: replace
    params:
      - p1: true
      - p2: 'default'
  clock_tree_synthesis:
    tool: tw
    params:
      - p1: false
      - p2: true
  routing:
    tool: tw
    params:
      - p1: 'default'
      - p2: 'default'
