Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 12:59:24 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/9bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 4.110ns (42.030%)  route 5.668ns (57.970%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           1.577     2.513    a_IBUF[2]
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.957     3.594    c_2
    SLICE_X43Y12         LUT5 (Prop_lut5_I2_O)        0.124     3.718 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.171     3.889    c_4
    SLICE_X43Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.013 r  s_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           1.025     5.038    c_6
    SLICE_X43Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.162 r  s_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.938     7.100    s_OBUF[8]
    U18                  OBUF (Prop_obuf_I_O)         2.678     9.778 r  s_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.778    s[8]
    U18                                                               r  s[8] (OUT)
  -------------------------------------------------------------------    -------------------




