#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct 10 14:33:55 2015
# Process ID: 4528
# Log file: C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.runs/impl_1/STEPPER_MOTOR.vdi
# Journal file: C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source STEPPER_MOTOR.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property PACKAGE_PIN G14 [get_ports {BOBIN(3})]' found in constraint file. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'BOBIN(3)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(2)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(2)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(1)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(1)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(0)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(0)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 448.918 ; gain = 3.035
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct 10 14:35:04 2015
# Process ID: 4116
# Log file: C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.runs/impl_1/STEPPER_MOTOR.vdi
# Journal file: C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source STEPPER_MOTOR.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'BOBIN(3)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(3)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(2)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(2)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(1)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(1)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(0)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOBIN(0)'. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.srcs/constrs_1/new/step_motor_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 449.051 ; gain = 3.246
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2268b1505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 897.430 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 2268b1505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 897.430 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 14 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1083bed71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 897.430 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 897.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1083bed71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 897.430 ; gain = 0.000
Implement Debug Cores | Checksum: 243728511
Logic Optimization | Checksum: 243728511

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1083bed71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 897.430 ; gain = 451.625
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 897.430 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/basys3_demo_board/VHDL_projeleri/step_motor/step_motor/step_motor.runs/impl_1/STEPPER_MOTOR_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f6c77ea9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 897.430 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.430 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: b7358e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 897.430 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'counter_v[1]_i_1' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	counter_v_reg[1] {FDRE}
	counter_v_reg[0] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: b7358e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: b7358e15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 46ee44fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d3bb78a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 181c7d439

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 2.2.1 Place Init Design | Checksum: 1124ce485

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 2.2 Build Placer Netlist Model | Checksum: 1124ce485

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1124ce485

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 2.3 Constrain Clocks/Macros | Checksum: 1124ce485

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 2 Placer Initialization | Checksum: 1124ce485

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 11a820706

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.875 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 11a820706

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.875 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 199f267b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.891 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 23f64f3d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.891 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 156f7e0ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.984 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 156f7e0ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.985 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 156f7e0ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 156f7e0ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 4.4 Small Shape Detail Placement | Checksum: 156f7e0ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 156f7e0ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 4 Detail Placement | Checksum: 156f7e0ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 13b219a39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 6 Post Commit Optimization
Phase 6 Post Commit Optimization | Checksum: 13b219a39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 13b219a39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 13b219a39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 5.4 Placer Reporting
Phase 5.4 Placer Reporting | Checksum: 13b219a39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: d4449e12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715
Phase 5 Post Placement Optimization and Clean-Up | Checksum: d4449e12

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.992 . Memory (MB): peak = 909.145 ; gain = 11.715
Ending Placer Task | Checksum: 94a55d0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 909.145 ; gain = 11.715
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 909.145 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 909.145 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 909.145 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.145 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
