// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.907000,HLS_SYN_LAT=21024,HLS_SYN_TPT=none,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1698,HLS_SYN_LUT=1955,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] f_address0;
reg    f_ce0;
reg    f_we0;
wire   [9:0] f_q0;
reg   [9:0] w_address0;
reg    w_ce0;
reg    w_we0;
wire   [63:0] w_q0;
reg   [9:0] hist_address0;
reg    hist_ce0;
reg    hist_we0;
reg   [63:0] hist_d0;
wire   [63:0] hist_q0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_ready;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_we0;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_d0;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_we0;
wire   [63:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_d0;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_we0;
wire   [63:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_d0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_ready;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_ce0;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_ce0;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_we0;
wire   [63:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_d0;
wire   [63:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din0;
wire   [63:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din1;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_ready;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_address0;
wire    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_ce0;
wire   [9:0] grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out;
wire    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out_ap_vld;
wire   [63:0] grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din0;
wire   [63:0] grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din1;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_ce;
reg    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln29_fu_60_p2;
wire   [0:0] grp_fu_76_p2;
reg   [63:0] grp_fu_76_p0;
reg   [63:0] grp_fu_76_p1;
reg    grp_fu_76_ce;
reg   [4:0] grp_fu_76_opcode;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg = 1'b0;
end

main_f_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
f_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f_address0),
    .ce0(f_ce0),
    .we0(f_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_d0),
    .q0(f_q0)
);

main_w_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_address0),
    .ce0(w_ce0),
    .we0(w_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_d0),
    .q0(w_q0)
);

main_w_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
hist_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist_address0),
    .ce0(hist_ce0),
    .we0(hist_we0),
    .d0(hist_d0),
    .q0(hist_q0)
);

main_main_Pipeline_VITIS_LOOP_16_1 grp_main_Pipeline_VITIS_LOOP_16_1_fu_34(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_ready),
    .f_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_address0),
    .f_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_ce0),
    .f_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_we0),
    .f_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_d0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_ce0),
    .w_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_we0),
    .w_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_d0),
    .hist_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_address0),
    .hist_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_ce0),
    .hist_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_we0),
    .hist_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_d0)
);

main_main_Pipeline_VITIS_LOOP_14_1 grp_main_Pipeline_VITIS_LOOP_14_1_fu_44(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_ready),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_ce0),
    .w_q0(w_q0),
    .f_address0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_address0),
    .f_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_ce0),
    .f_q0(f_q0),
    .hist_address0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_address0),
    .hist_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_ce0),
    .hist_we0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_we0),
    .hist_d0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_d0),
    .hist_q0(hist_q0),
    .grp_fu_76_p_din0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din0),
    .grp_fu_76_p_din1(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din1),
    .grp_fu_76_p_opcode(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_opcode),
    .grp_fu_76_p_dout0(grp_fu_76_p2),
    .grp_fu_76_p_ce(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_ce)
);

main_main_Pipeline_VITIS_LOOP_26_2 grp_main_Pipeline_VITIS_LOOP_26_2_fu_51(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_ready),
    .hist_address0(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_address0),
    .hist_ce0(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_ce0),
    .hist_q0(hist_q0),
    .t_out(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out),
    .t_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out_ap_vld),
    .grp_fu_76_p_din0(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din0),
    .grp_fu_76_p_din1(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din1),
    .grp_fu_76_p_opcode(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_opcode),
    .grp_fu_76_p_dout0(grp_fu_76_p2),
    .grp_fu_76_p_ce(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_ce)
);

main_dcmp_64ns_64ns_1_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_4_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_76_p0),
    .din1(grp_fu_76_p1),
    .ce(grp_fu_76_ce),
    .opcode(grp_fu_76_opcode),
    .dout(grp_fu_76_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_address0;
    end else begin
        f_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_ce0;
    end else begin
        f_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_we0;
    end else begin
        f_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_76_ce = grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_76_ce = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_ce;
    end else begin
        grp_fu_76_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_76_opcode = grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_76_opcode = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_opcode;
    end else begin
        grp_fu_76_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_76_p0 = grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_76_p0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din0;
    end else begin
        grp_fu_76_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_76_p1 = grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_76_p1 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din1;
    end else begin
        grp_fu_76_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        hist_address0 = grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hist_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_address0;
    end else begin
        hist_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        hist_ce0 = grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hist_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_ce0;
    end else begin
        hist_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hist_d0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_d0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_d0;
    end else begin
        hist_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hist_we0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_we0;
    end else begin
        hist_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_address0;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_ce0;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        w_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_we0;
    end else begin
        w_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_return = icmp_ln29_fu_60_p2;

assign grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start = grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start = grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start = grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg;

assign icmp_ln29_fu_60_p2 = ((grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out != 10'd1000) ? 1'b1 : 1'b0);

endmodule //main
