;; Intel® FPGA Programmable Acceleration Card (Intel FPGA PAC) D5005
;; (previously known as Intel PAC with Intel Stratix® 10 SX FPGA)
;;
;; v2.0.1 adds byte-enable
;;

[define]
PLATFORM_FPGA_FAMILY_S10=1
PLATFORM_FPGA_PAC=1
PLATFORM_FPGA_PAC_DC=1
native_class=none

[clocks]
pclk_freq=250
native_class=none

[host_chan]
native_class=native_ccip
vc_supported={ 1, 0, 1, 0 }
vc_default=2
num_phys_channels=1
max_bw_active_lines_c0={ 256, 256, 256, 256 }
max_bw_active_lines_c1={ 128, 128, 128, 128 }
byte_en_supported=1

[local_mem]
native_class=native_avalon
num_banks=4
addr_width=27
data_width=576
suggested_timing_reg_stages=2

[hssi]
native_class=raw_pr
num_ports=2
