<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='pci-board.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: pci-board
    <br/>
    Created: Dec 19, 2005
    <br/>
    Updated: Dec 20, 2005
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_A small versatile pci  board, using Spartan-II at 200k gates.">
    <h2>
     
     
     A small versatile pci  board, using Spartan-II at 200k gates.
    </h2>
    <p id="p_A small versatile pci  board, using Spartan-II at 200k gates.">
     The v1.0 of board is builded, tested with opencores pci core, its state is functional.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     v 1.0 feautures:
     <br/>
     - PCI interface fully working with opencore pci project.
     <br/>
     - I/O pins routed externaly to an external connector
     <br/>
     - JTAG header, and small xilinx eeprom for holding the configuration.
     <br/>
     - Jumper select local eeprom or external download or debug.
     <br/>
     - Project aviable in gerber for manufacturing.
     <br/>
     - .ucf aviable specificaly for use with ISE.
     <br/>
     - Schematic aviable in pdf for description of the board.
     <br/>
     v 2.0b feautures [To be Come]:
     <br/>
     - Soon, as in-house prototype line will be upgraded.
     <br/>
     - Bigger chip, projected use Spartan-III 1500/2000 BGA.
     <br/>
     - More I/O pins with daughter card posibility expansion.
     <br/>
     - SD card support, onboard flash, one I2C flash and 2x16bit wide SDRAM @100Mhz.
     <br/>
     -  TI high speed A/D chip [~200MS/s]with 2x analog input, analog level controled with OPA via i2c.
     <br/>
     - One more additional FPGA chip Spartan-III 50k gates for math computing of A/D signal.
     <br/>
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     V1.0 Status:
     <br/>
     - Prototype manufactured in-house.
     <br/>
     - Electricaly tested, passed noise or voltage stability issues.
     <br/>
     - PCI Core syntesed, tested with smal gpio application using a linux driver.
     <br/>
     - Not tested for full PCI compliance, speed or other edge parameter.
     <br/>
     V2.0 Status
     <br/>
     - Project finished, no prototype board executed yet.
     <br/>
     - Soon.
     <br/>
     For people interested in board aquisition it is posible to manufacture few pieces at low cost, please  contact author, requests accepted only for Eastern Europe.
     <br/>
     FILES upload in progress, must gather all of tham and scan some photos about the board, patience please ;-)
     <br/>
    </p>
   </div>
   <div id="d_IMAGE: PCI-Board.jpg">
    <h2>
     
     
     IMAGE: PCI-Board.jpg
    </h2>
    <p id="p_IMAGE: PCI-Board.jpg">
     FILE: PCI-Board.jpg
     <br/>
     DESCRIPTION: Board v1.0 Photo
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
