
Hethong0301.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008628  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002c574  080087c8  080087c8  000187c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08034d3c  08034d3c  00050074  2**0
                  CONTENTS
  4 .ARM          00000008  08034d3c  08034d3c  00044d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08034d44  08034d44  00050074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08034d44  08034d44  00044d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08034d48  08034d48  00044d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08034d4c  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ec  20000074  08034dc0  00050074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000860  08034dc0  00050860  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00050074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c4c  00000000  00000000  000500a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002fb9  00000000  00000000  00066cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001440  00000000  00000000  00069cb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012e8  00000000  00000000  0006b0f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018b1c  00000000  00000000  0006c3d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f546  00000000  00000000  00084ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00092837  00000000  00000000  0009443a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00126c71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059a8  00000000  00000000  00126cec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080087b0 	.word	0x080087b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080087b0 	.word	0x080087b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_d2iz>:
 8000608:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800060c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000610:	d215      	bcs.n	800063e <__aeabi_d2iz+0x36>
 8000612:	d511      	bpl.n	8000638 <__aeabi_d2iz+0x30>
 8000614:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000618:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800061c:	d912      	bls.n	8000644 <__aeabi_d2iz+0x3c>
 800061e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000622:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000626:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800062a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800062e:	fa23 f002 	lsr.w	r0, r3, r2
 8000632:	bf18      	it	ne
 8000634:	4240      	negne	r0, r0
 8000636:	4770      	bx	lr
 8000638:	f04f 0000 	mov.w	r0, #0
 800063c:	4770      	bx	lr
 800063e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000642:	d105      	bne.n	8000650 <__aeabi_d2iz+0x48>
 8000644:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000648:	bf08      	it	eq
 800064a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800064e:	4770      	bx	lr
 8000650:	f04f 0000 	mov.w	r0, #0
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <__aeabi_uldivmod>:
 8000658:	b953      	cbnz	r3, 8000670 <__aeabi_uldivmod+0x18>
 800065a:	b94a      	cbnz	r2, 8000670 <__aeabi_uldivmod+0x18>
 800065c:	2900      	cmp	r1, #0
 800065e:	bf08      	it	eq
 8000660:	2800      	cmpeq	r0, #0
 8000662:	bf1c      	itt	ne
 8000664:	f04f 31ff 	movne.w	r1, #4294967295
 8000668:	f04f 30ff 	movne.w	r0, #4294967295
 800066c:	f000 b972 	b.w	8000954 <__aeabi_idiv0>
 8000670:	f1ad 0c08 	sub.w	ip, sp, #8
 8000674:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000678:	f000 f806 	bl	8000688 <__udivmoddi4>
 800067c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000684:	b004      	add	sp, #16
 8000686:	4770      	bx	lr

08000688 <__udivmoddi4>:
 8000688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800068c:	9e08      	ldr	r6, [sp, #32]
 800068e:	4604      	mov	r4, r0
 8000690:	4688      	mov	r8, r1
 8000692:	2b00      	cmp	r3, #0
 8000694:	d14b      	bne.n	800072e <__udivmoddi4+0xa6>
 8000696:	428a      	cmp	r2, r1
 8000698:	4615      	mov	r5, r2
 800069a:	d967      	bls.n	800076c <__udivmoddi4+0xe4>
 800069c:	fab2 f282 	clz	r2, r2
 80006a0:	b14a      	cbz	r2, 80006b6 <__udivmoddi4+0x2e>
 80006a2:	f1c2 0720 	rsb	r7, r2, #32
 80006a6:	fa01 f302 	lsl.w	r3, r1, r2
 80006aa:	fa20 f707 	lsr.w	r7, r0, r7
 80006ae:	4095      	lsls	r5, r2
 80006b0:	ea47 0803 	orr.w	r8, r7, r3
 80006b4:	4094      	lsls	r4, r2
 80006b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006ba:	0c23      	lsrs	r3, r4, #16
 80006bc:	fbb8 f7fe 	udiv	r7, r8, lr
 80006c0:	fa1f fc85 	uxth.w	ip, r5
 80006c4:	fb0e 8817 	mls	r8, lr, r7, r8
 80006c8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006cc:	fb07 f10c 	mul.w	r1, r7, ip
 80006d0:	4299      	cmp	r1, r3
 80006d2:	d909      	bls.n	80006e8 <__udivmoddi4+0x60>
 80006d4:	18eb      	adds	r3, r5, r3
 80006d6:	f107 30ff 	add.w	r0, r7, #4294967295
 80006da:	f080 811b 	bcs.w	8000914 <__udivmoddi4+0x28c>
 80006de:	4299      	cmp	r1, r3
 80006e0:	f240 8118 	bls.w	8000914 <__udivmoddi4+0x28c>
 80006e4:	3f02      	subs	r7, #2
 80006e6:	442b      	add	r3, r5
 80006e8:	1a5b      	subs	r3, r3, r1
 80006ea:	b2a4      	uxth	r4, r4
 80006ec:	fbb3 f0fe 	udiv	r0, r3, lr
 80006f0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006f8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006fc:	45a4      	cmp	ip, r4
 80006fe:	d909      	bls.n	8000714 <__udivmoddi4+0x8c>
 8000700:	192c      	adds	r4, r5, r4
 8000702:	f100 33ff 	add.w	r3, r0, #4294967295
 8000706:	f080 8107 	bcs.w	8000918 <__udivmoddi4+0x290>
 800070a:	45a4      	cmp	ip, r4
 800070c:	f240 8104 	bls.w	8000918 <__udivmoddi4+0x290>
 8000710:	3802      	subs	r0, #2
 8000712:	442c      	add	r4, r5
 8000714:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000718:	eba4 040c 	sub.w	r4, r4, ip
 800071c:	2700      	movs	r7, #0
 800071e:	b11e      	cbz	r6, 8000728 <__udivmoddi4+0xa0>
 8000720:	40d4      	lsrs	r4, r2
 8000722:	2300      	movs	r3, #0
 8000724:	e9c6 4300 	strd	r4, r3, [r6]
 8000728:	4639      	mov	r1, r7
 800072a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800072e:	428b      	cmp	r3, r1
 8000730:	d909      	bls.n	8000746 <__udivmoddi4+0xbe>
 8000732:	2e00      	cmp	r6, #0
 8000734:	f000 80eb 	beq.w	800090e <__udivmoddi4+0x286>
 8000738:	2700      	movs	r7, #0
 800073a:	e9c6 0100 	strd	r0, r1, [r6]
 800073e:	4638      	mov	r0, r7
 8000740:	4639      	mov	r1, r7
 8000742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000746:	fab3 f783 	clz	r7, r3
 800074a:	2f00      	cmp	r7, #0
 800074c:	d147      	bne.n	80007de <__udivmoddi4+0x156>
 800074e:	428b      	cmp	r3, r1
 8000750:	d302      	bcc.n	8000758 <__udivmoddi4+0xd0>
 8000752:	4282      	cmp	r2, r0
 8000754:	f200 80fa 	bhi.w	800094c <__udivmoddi4+0x2c4>
 8000758:	1a84      	subs	r4, r0, r2
 800075a:	eb61 0303 	sbc.w	r3, r1, r3
 800075e:	2001      	movs	r0, #1
 8000760:	4698      	mov	r8, r3
 8000762:	2e00      	cmp	r6, #0
 8000764:	d0e0      	beq.n	8000728 <__udivmoddi4+0xa0>
 8000766:	e9c6 4800 	strd	r4, r8, [r6]
 800076a:	e7dd      	b.n	8000728 <__udivmoddi4+0xa0>
 800076c:	b902      	cbnz	r2, 8000770 <__udivmoddi4+0xe8>
 800076e:	deff      	udf	#255	; 0xff
 8000770:	fab2 f282 	clz	r2, r2
 8000774:	2a00      	cmp	r2, #0
 8000776:	f040 808f 	bne.w	8000898 <__udivmoddi4+0x210>
 800077a:	1b49      	subs	r1, r1, r5
 800077c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000780:	fa1f f885 	uxth.w	r8, r5
 8000784:	2701      	movs	r7, #1
 8000786:	fbb1 fcfe 	udiv	ip, r1, lr
 800078a:	0c23      	lsrs	r3, r4, #16
 800078c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000790:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000794:	fb08 f10c 	mul.w	r1, r8, ip
 8000798:	4299      	cmp	r1, r3
 800079a:	d907      	bls.n	80007ac <__udivmoddi4+0x124>
 800079c:	18eb      	adds	r3, r5, r3
 800079e:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007a2:	d202      	bcs.n	80007aa <__udivmoddi4+0x122>
 80007a4:	4299      	cmp	r1, r3
 80007a6:	f200 80cd 	bhi.w	8000944 <__udivmoddi4+0x2bc>
 80007aa:	4684      	mov	ip, r0
 80007ac:	1a59      	subs	r1, r3, r1
 80007ae:	b2a3      	uxth	r3, r4
 80007b0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007b4:	fb0e 1410 	mls	r4, lr, r0, r1
 80007b8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80007bc:	fb08 f800 	mul.w	r8, r8, r0
 80007c0:	45a0      	cmp	r8, r4
 80007c2:	d907      	bls.n	80007d4 <__udivmoddi4+0x14c>
 80007c4:	192c      	adds	r4, r5, r4
 80007c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80007ca:	d202      	bcs.n	80007d2 <__udivmoddi4+0x14a>
 80007cc:	45a0      	cmp	r8, r4
 80007ce:	f200 80b6 	bhi.w	800093e <__udivmoddi4+0x2b6>
 80007d2:	4618      	mov	r0, r3
 80007d4:	eba4 0408 	sub.w	r4, r4, r8
 80007d8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80007dc:	e79f      	b.n	800071e <__udivmoddi4+0x96>
 80007de:	f1c7 0c20 	rsb	ip, r7, #32
 80007e2:	40bb      	lsls	r3, r7
 80007e4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80007e8:	ea4e 0e03 	orr.w	lr, lr, r3
 80007ec:	fa01 f407 	lsl.w	r4, r1, r7
 80007f0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007f4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007f8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007fc:	4325      	orrs	r5, r4
 80007fe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000802:	0c2c      	lsrs	r4, r5, #16
 8000804:	fb08 3319 	mls	r3, r8, r9, r3
 8000808:	fa1f fa8e 	uxth.w	sl, lr
 800080c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000810:	fb09 f40a 	mul.w	r4, r9, sl
 8000814:	429c      	cmp	r4, r3
 8000816:	fa02 f207 	lsl.w	r2, r2, r7
 800081a:	fa00 f107 	lsl.w	r1, r0, r7
 800081e:	d90b      	bls.n	8000838 <__udivmoddi4+0x1b0>
 8000820:	eb1e 0303 	adds.w	r3, lr, r3
 8000824:	f109 30ff 	add.w	r0, r9, #4294967295
 8000828:	f080 8087 	bcs.w	800093a <__udivmoddi4+0x2b2>
 800082c:	429c      	cmp	r4, r3
 800082e:	f240 8084 	bls.w	800093a <__udivmoddi4+0x2b2>
 8000832:	f1a9 0902 	sub.w	r9, r9, #2
 8000836:	4473      	add	r3, lr
 8000838:	1b1b      	subs	r3, r3, r4
 800083a:	b2ad      	uxth	r5, r5
 800083c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000840:	fb08 3310 	mls	r3, r8, r0, r3
 8000844:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000848:	fb00 fa0a 	mul.w	sl, r0, sl
 800084c:	45a2      	cmp	sl, r4
 800084e:	d908      	bls.n	8000862 <__udivmoddi4+0x1da>
 8000850:	eb1e 0404 	adds.w	r4, lr, r4
 8000854:	f100 33ff 	add.w	r3, r0, #4294967295
 8000858:	d26b      	bcs.n	8000932 <__udivmoddi4+0x2aa>
 800085a:	45a2      	cmp	sl, r4
 800085c:	d969      	bls.n	8000932 <__udivmoddi4+0x2aa>
 800085e:	3802      	subs	r0, #2
 8000860:	4474      	add	r4, lr
 8000862:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000866:	fba0 8902 	umull	r8, r9, r0, r2
 800086a:	eba4 040a 	sub.w	r4, r4, sl
 800086e:	454c      	cmp	r4, r9
 8000870:	46c2      	mov	sl, r8
 8000872:	464b      	mov	r3, r9
 8000874:	d354      	bcc.n	8000920 <__udivmoddi4+0x298>
 8000876:	d051      	beq.n	800091c <__udivmoddi4+0x294>
 8000878:	2e00      	cmp	r6, #0
 800087a:	d069      	beq.n	8000950 <__udivmoddi4+0x2c8>
 800087c:	ebb1 050a 	subs.w	r5, r1, sl
 8000880:	eb64 0403 	sbc.w	r4, r4, r3
 8000884:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000888:	40fd      	lsrs	r5, r7
 800088a:	40fc      	lsrs	r4, r7
 800088c:	ea4c 0505 	orr.w	r5, ip, r5
 8000890:	e9c6 5400 	strd	r5, r4, [r6]
 8000894:	2700      	movs	r7, #0
 8000896:	e747      	b.n	8000728 <__udivmoddi4+0xa0>
 8000898:	f1c2 0320 	rsb	r3, r2, #32
 800089c:	fa20 f703 	lsr.w	r7, r0, r3
 80008a0:	4095      	lsls	r5, r2
 80008a2:	fa01 f002 	lsl.w	r0, r1, r2
 80008a6:	fa21 f303 	lsr.w	r3, r1, r3
 80008aa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80008ae:	4338      	orrs	r0, r7
 80008b0:	0c01      	lsrs	r1, r0, #16
 80008b2:	fbb3 f7fe 	udiv	r7, r3, lr
 80008b6:	fa1f f885 	uxth.w	r8, r5
 80008ba:	fb0e 3317 	mls	r3, lr, r7, r3
 80008be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008c2:	fb07 f308 	mul.w	r3, r7, r8
 80008c6:	428b      	cmp	r3, r1
 80008c8:	fa04 f402 	lsl.w	r4, r4, r2
 80008cc:	d907      	bls.n	80008de <__udivmoddi4+0x256>
 80008ce:	1869      	adds	r1, r5, r1
 80008d0:	f107 3cff 	add.w	ip, r7, #4294967295
 80008d4:	d22f      	bcs.n	8000936 <__udivmoddi4+0x2ae>
 80008d6:	428b      	cmp	r3, r1
 80008d8:	d92d      	bls.n	8000936 <__udivmoddi4+0x2ae>
 80008da:	3f02      	subs	r7, #2
 80008dc:	4429      	add	r1, r5
 80008de:	1acb      	subs	r3, r1, r3
 80008e0:	b281      	uxth	r1, r0
 80008e2:	fbb3 f0fe 	udiv	r0, r3, lr
 80008e6:	fb0e 3310 	mls	r3, lr, r0, r3
 80008ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008ee:	fb00 f308 	mul.w	r3, r0, r8
 80008f2:	428b      	cmp	r3, r1
 80008f4:	d907      	bls.n	8000906 <__udivmoddi4+0x27e>
 80008f6:	1869      	adds	r1, r5, r1
 80008f8:	f100 3cff 	add.w	ip, r0, #4294967295
 80008fc:	d217      	bcs.n	800092e <__udivmoddi4+0x2a6>
 80008fe:	428b      	cmp	r3, r1
 8000900:	d915      	bls.n	800092e <__udivmoddi4+0x2a6>
 8000902:	3802      	subs	r0, #2
 8000904:	4429      	add	r1, r5
 8000906:	1ac9      	subs	r1, r1, r3
 8000908:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800090c:	e73b      	b.n	8000786 <__udivmoddi4+0xfe>
 800090e:	4637      	mov	r7, r6
 8000910:	4630      	mov	r0, r6
 8000912:	e709      	b.n	8000728 <__udivmoddi4+0xa0>
 8000914:	4607      	mov	r7, r0
 8000916:	e6e7      	b.n	80006e8 <__udivmoddi4+0x60>
 8000918:	4618      	mov	r0, r3
 800091a:	e6fb      	b.n	8000714 <__udivmoddi4+0x8c>
 800091c:	4541      	cmp	r1, r8
 800091e:	d2ab      	bcs.n	8000878 <__udivmoddi4+0x1f0>
 8000920:	ebb8 0a02 	subs.w	sl, r8, r2
 8000924:	eb69 020e 	sbc.w	r2, r9, lr
 8000928:	3801      	subs	r0, #1
 800092a:	4613      	mov	r3, r2
 800092c:	e7a4      	b.n	8000878 <__udivmoddi4+0x1f0>
 800092e:	4660      	mov	r0, ip
 8000930:	e7e9      	b.n	8000906 <__udivmoddi4+0x27e>
 8000932:	4618      	mov	r0, r3
 8000934:	e795      	b.n	8000862 <__udivmoddi4+0x1da>
 8000936:	4667      	mov	r7, ip
 8000938:	e7d1      	b.n	80008de <__udivmoddi4+0x256>
 800093a:	4681      	mov	r9, r0
 800093c:	e77c      	b.n	8000838 <__udivmoddi4+0x1b0>
 800093e:	3802      	subs	r0, #2
 8000940:	442c      	add	r4, r5
 8000942:	e747      	b.n	80007d4 <__udivmoddi4+0x14c>
 8000944:	f1ac 0c02 	sub.w	ip, ip, #2
 8000948:	442b      	add	r3, r5
 800094a:	e72f      	b.n	80007ac <__udivmoddi4+0x124>
 800094c:	4638      	mov	r0, r7
 800094e:	e708      	b.n	8000762 <__udivmoddi4+0xda>
 8000950:	4637      	mov	r7, r6
 8000952:	e6e9      	b.n	8000728 <__udivmoddi4+0xa0>

08000954 <__aeabi_idiv0>:
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop

08000958 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800095c:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <HAL_Init+0x40>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a0d      	ldr	r2, [pc, #52]	; (8000998 <HAL_Init+0x40>)
 8000962:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000966:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000968:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <HAL_Init+0x40>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a0a      	ldr	r2, [pc, #40]	; (8000998 <HAL_Init+0x40>)
 800096e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000972:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000974:	4b08      	ldr	r3, [pc, #32]	; (8000998 <HAL_Init+0x40>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a07      	ldr	r2, [pc, #28]	; (8000998 <HAL_Init+0x40>)
 800097a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800097e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000980:	2003      	movs	r0, #3
 8000982:	f000 f957 	bl	8000c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000986:	2000      	movs	r0, #0
 8000988:	f000 f808 	bl	800099c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800098c:	f006 f804 	bl	8006998 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000990:	2300      	movs	r3, #0
}
 8000992:	4618      	mov	r0, r3
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40023c00 	.word	0x40023c00

0800099c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <HAL_InitTick+0x54>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <HAL_InitTick+0x58>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	4619      	mov	r1, r3
 80009ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ba:	4618      	mov	r0, r3
 80009bc:	f000 f96f 	bl	8000c9e <HAL_SYSTICK_Config>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009c6:	2301      	movs	r3, #1
 80009c8:	e00e      	b.n	80009e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2b0f      	cmp	r3, #15
 80009ce:	d80a      	bhi.n	80009e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d0:	2200      	movs	r2, #0
 80009d2:	6879      	ldr	r1, [r7, #4]
 80009d4:	f04f 30ff 	mov.w	r0, #4294967295
 80009d8:	f000 f937 	bl	8000c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009dc:	4a06      	ldr	r2, [pc, #24]	; (80009f8 <HAL_InitTick+0x5c>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009e2:	2300      	movs	r3, #0
 80009e4:	e000      	b.n	80009e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	2000000c 	.word	0x2000000c
 80009f4:	20000004 	.word	0x20000004
 80009f8:	20000000 	.word	0x20000000

080009fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <HAL_IncTick+0x20>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	461a      	mov	r2, r3
 8000a06:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_IncTick+0x24>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <HAL_IncTick+0x24>)
 8000a0e:	6013      	str	r3, [r2, #0]
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	20000004 	.word	0x20000004
 8000a20:	20000138 	.word	0x20000138

08000a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  return uwTick;
 8000a28:	4b03      	ldr	r3, [pc, #12]	; (8000a38 <HAL_GetTick+0x14>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	20000138 	.word	0x20000138

08000a3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a44:	f7ff ffee 	bl	8000a24 <HAL_GetTick>
 8000a48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a54:	d005      	beq.n	8000a62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a56:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <HAL_Delay+0x40>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	4413      	add	r3, r2
 8000a60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a62:	bf00      	nop
 8000a64:	f7ff ffde 	bl	8000a24 <HAL_GetTick>
 8000a68:	4602      	mov	r2, r0
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	68fa      	ldr	r2, [r7, #12]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d8f7      	bhi.n	8000a64 <HAL_Delay+0x28>
  {
  }
}
 8000a74:	bf00      	nop
 8000a76:	3710      	adds	r7, #16
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20000004 	.word	0x20000004

08000a80 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 8000a84:	4b02      	ldr	r3, [pc, #8]	; (8000a90 <HAL_GetHalVersion+0x10>)
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	01070600 	.word	0x01070600

08000a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aaa:	68ba      	ldr	r2, [r7, #8]
 8000aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000abc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ac0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ac6:	4a04      	ldr	r2, [pc, #16]	; (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	60d3      	str	r3, [r2, #12]
}
 8000acc:	bf00      	nop
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae0:	4b04      	ldr	r3, [pc, #16]	; (8000af4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	0a1b      	lsrs	r3, r3, #8
 8000ae6:	f003 0307 	and.w	r3, r3, #7
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	db0b      	blt.n	8000b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	f003 021f 	and.w	r2, r3, #31
 8000b10:	4907      	ldr	r1, [pc, #28]	; (8000b30 <__NVIC_EnableIRQ+0x38>)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	095b      	lsrs	r3, r3, #5
 8000b18:	2001      	movs	r0, #1
 8000b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000e100 	.word	0xe000e100

08000b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	6039      	str	r1, [r7, #0]
 8000b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	db0a      	blt.n	8000b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	490c      	ldr	r1, [pc, #48]	; (8000b80 <__NVIC_SetPriority+0x4c>)
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	0112      	lsls	r2, r2, #4
 8000b54:	b2d2      	uxtb	r2, r2
 8000b56:	440b      	add	r3, r1
 8000b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b5c:	e00a      	b.n	8000b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	4908      	ldr	r1, [pc, #32]	; (8000b84 <__NVIC_SetPriority+0x50>)
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	f003 030f 	and.w	r3, r3, #15
 8000b6a:	3b04      	subs	r3, #4
 8000b6c:	0112      	lsls	r2, r2, #4
 8000b6e:	b2d2      	uxtb	r2, r2
 8000b70:	440b      	add	r3, r1
 8000b72:	761a      	strb	r2, [r3, #24]
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000e100 	.word	0xe000e100
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b089      	sub	sp, #36	; 0x24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	f003 0307 	and.w	r3, r3, #7
 8000b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ba2:	2b04      	cmp	r3, #4
 8000ba4:	bf28      	it	cs
 8000ba6:	2304      	movcs	r3, #4
 8000ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	3304      	adds	r3, #4
 8000bae:	2b06      	cmp	r3, #6
 8000bb0:	d902      	bls.n	8000bb8 <NVIC_EncodePriority+0x30>
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	3b03      	subs	r3, #3
 8000bb6:	e000      	b.n	8000bba <NVIC_EncodePriority+0x32>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc6:	43da      	mvns	r2, r3
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	401a      	ands	r2, r3
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bda:	43d9      	mvns	r1, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be0:	4313      	orrs	r3, r2
         );
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3724      	adds	r7, #36	; 0x24
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
	...

08000bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	3b01      	subs	r3, #1
 8000bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c00:	d301      	bcc.n	8000c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c02:	2301      	movs	r3, #1
 8000c04:	e00f      	b.n	8000c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c06:	4a0a      	ldr	r2, [pc, #40]	; (8000c30 <SysTick_Config+0x40>)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c0e:	210f      	movs	r1, #15
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	f7ff ff8e 	bl	8000b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <SysTick_Config+0x40>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c1e:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <SysTick_Config+0x40>)
 8000c20:	2207      	movs	r2, #7
 8000c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	e000e010 	.word	0xe000e010

08000c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff29 	bl	8000a94 <__NVIC_SetPriorityGrouping>
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b086      	sub	sp, #24
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	4603      	mov	r3, r0
 8000c52:	60b9      	str	r1, [r7, #8]
 8000c54:	607a      	str	r2, [r7, #4]
 8000c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c5c:	f7ff ff3e 	bl	8000adc <__NVIC_GetPriorityGrouping>
 8000c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	68b9      	ldr	r1, [r7, #8]
 8000c66:	6978      	ldr	r0, [r7, #20]
 8000c68:	f7ff ff8e 	bl	8000b88 <NVIC_EncodePriority>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c72:	4611      	mov	r1, r2
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff ff5d 	bl	8000b34 <__NVIC_SetPriority>
}
 8000c7a:	bf00      	nop
 8000c7c:	3718      	adds	r7, #24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b082      	sub	sp, #8
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	4603      	mov	r3, r0
 8000c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ff31 	bl	8000af8 <__NVIC_EnableIRQ>
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b082      	sub	sp, #8
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff ffa2 	bl	8000bf0 <SysTick_Config>
 8000cac:	4603      	mov	r3, r0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	b083      	sub	sp, #12
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d004      	beq.n	8000cd4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2280      	movs	r2, #128	; 0x80
 8000cce:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e00c      	b.n	8000cee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2205      	movs	r2, #5
 8000cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f022 0201 	bic.w	r2, r2, #1
 8000cea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b089      	sub	sp, #36	; 0x24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d12:	2300      	movs	r3, #0
 8000d14:	61fb      	str	r3, [r7, #28]
 8000d16:	e159      	b.n	8000fcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d18:	2201      	movs	r2, #1
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	4013      	ands	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	f040 8148 	bne.w	8000fc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d003      	beq.n	8000d46 <HAL_GPIO_Init+0x4a>
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	2b12      	cmp	r3, #18
 8000d44:	d123      	bne.n	8000d8e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	08da      	lsrs	r2, r3, #3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	3208      	adds	r2, #8
 8000d4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	220f      	movs	r2, #15
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43db      	mvns	r3, r3
 8000d64:	69ba      	ldr	r2, [r7, #24]
 8000d66:	4013      	ands	r3, r2
 8000d68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	691a      	ldr	r2, [r3, #16]
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	f003 0307 	and.w	r3, r3, #7
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	69ba      	ldr	r2, [r7, #24]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	08da      	lsrs	r2, r3, #3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3208      	adds	r2, #8
 8000d88:	69b9      	ldr	r1, [r7, #24]
 8000d8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	2203      	movs	r2, #3
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	69ba      	ldr	r2, [r7, #24]
 8000da2:	4013      	ands	r3, r2
 8000da4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 0203 	and.w	r2, r3, #3
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	fa02 f303 	lsl.w	r3, r2, r3
 8000db6:	69ba      	ldr	r2, [r7, #24]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	69ba      	ldr	r2, [r7, #24]
 8000dc0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d00b      	beq.n	8000de2 <HAL_GPIO_Init+0xe6>
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d007      	beq.n	8000de2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dd6:	2b11      	cmp	r3, #17
 8000dd8:	d003      	beq.n	8000de2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b12      	cmp	r3, #18
 8000de0:	d130      	bne.n	8000e44 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	2203      	movs	r2, #3
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	43db      	mvns	r3, r3
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	4013      	ands	r3, r2
 8000df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	68da      	ldr	r2, [r3, #12]
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e18:	2201      	movs	r2, #1
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	43db      	mvns	r3, r3
 8000e22:	69ba      	ldr	r2, [r7, #24]
 8000e24:	4013      	ands	r3, r2
 8000e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	091b      	lsrs	r3, r3, #4
 8000e2e:	f003 0201 	and.w	r2, r3, #1
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	2203      	movs	r2, #3
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	43db      	mvns	r3, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	689a      	ldr	r2, [r3, #8]
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	f000 80a2 	beq.w	8000fc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	4b56      	ldr	r3, [pc, #344]	; (8000fe0 <HAL_GPIO_Init+0x2e4>)
 8000e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8a:	4a55      	ldr	r2, [pc, #340]	; (8000fe0 <HAL_GPIO_Init+0x2e4>)
 8000e8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e90:	6453      	str	r3, [r2, #68]	; 0x44
 8000e92:	4b53      	ldr	r3, [pc, #332]	; (8000fe0 <HAL_GPIO_Init+0x2e4>)
 8000e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e9e:	4a51      	ldr	r2, [pc, #324]	; (8000fe4 <HAL_GPIO_Init+0x2e8>)
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	089b      	lsrs	r3, r3, #2
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	f003 0303 	and.w	r3, r3, #3
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	220f      	movs	r2, #15
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a48      	ldr	r2, [pc, #288]	; (8000fe8 <HAL_GPIO_Init+0x2ec>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d019      	beq.n	8000efe <HAL_GPIO_Init+0x202>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a47      	ldr	r2, [pc, #284]	; (8000fec <HAL_GPIO_Init+0x2f0>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d013      	beq.n	8000efa <HAL_GPIO_Init+0x1fe>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a46      	ldr	r2, [pc, #280]	; (8000ff0 <HAL_GPIO_Init+0x2f4>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d00d      	beq.n	8000ef6 <HAL_GPIO_Init+0x1fa>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a45      	ldr	r2, [pc, #276]	; (8000ff4 <HAL_GPIO_Init+0x2f8>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d007      	beq.n	8000ef2 <HAL_GPIO_Init+0x1f6>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a44      	ldr	r2, [pc, #272]	; (8000ff8 <HAL_GPIO_Init+0x2fc>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d101      	bne.n	8000eee <HAL_GPIO_Init+0x1f2>
 8000eea:	2304      	movs	r3, #4
 8000eec:	e008      	b.n	8000f00 <HAL_GPIO_Init+0x204>
 8000eee:	2307      	movs	r3, #7
 8000ef0:	e006      	b.n	8000f00 <HAL_GPIO_Init+0x204>
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e004      	b.n	8000f00 <HAL_GPIO_Init+0x204>
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	e002      	b.n	8000f00 <HAL_GPIO_Init+0x204>
 8000efa:	2301      	movs	r3, #1
 8000efc:	e000      	b.n	8000f00 <HAL_GPIO_Init+0x204>
 8000efe:	2300      	movs	r3, #0
 8000f00:	69fa      	ldr	r2, [r7, #28]
 8000f02:	f002 0203 	and.w	r2, r2, #3
 8000f06:	0092      	lsls	r2, r2, #2
 8000f08:	4093      	lsls	r3, r2
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f10:	4934      	ldr	r1, [pc, #208]	; (8000fe4 <HAL_GPIO_Init+0x2e8>)
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	089b      	lsrs	r3, r3, #2
 8000f16:	3302      	adds	r3, #2
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f1e:	4b37      	ldr	r3, [pc, #220]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	43db      	mvns	r3, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d003      	beq.n	8000f42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f42:	4a2e      	ldr	r2, [pc, #184]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f48:	4b2c      	ldr	r3, [pc, #176]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	43db      	mvns	r3, r3
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	4013      	ands	r3, r2
 8000f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d003      	beq.n	8000f6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f6c:	4a23      	ldr	r2, [pc, #140]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f72:	4b22      	ldr	r3, [pc, #136]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f96:	4a19      	ldr	r2, [pc, #100]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f9c:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d003      	beq.n	8000fc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fc0:	4a0e      	ldr	r2, [pc, #56]	; (8000ffc <HAL_GPIO_Init+0x300>)
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	61fb      	str	r3, [r7, #28]
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	2b0f      	cmp	r3, #15
 8000fd0:	f67f aea2 	bls.w	8000d18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fd4:	bf00      	nop
 8000fd6:	3724      	adds	r7, #36	; 0x24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40013800 	.word	0x40013800
 8000fe8:	40020000 	.word	0x40020000
 8000fec:	40020400 	.word	0x40020400
 8000ff0:	40020800 	.word	0x40020800
 8000ff4:	40020c00 	.word	0x40020c00
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40013c00 	.word	0x40013c00

08001000 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	807b      	strh	r3, [r7, #2]
 800100c:	4613      	mov	r3, r2
 800100e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001010:	787b      	ldrb	r3, [r7, #1]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d003      	beq.n	800101e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800101c:	e003      	b.n	8001026 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800101e:	887b      	ldrh	r3, [r7, #2]
 8001020:	041a      	lsls	r2, r3, #16
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	619a      	str	r2, [r3, #24]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d101      	bne.n	8001046 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e10f      	b.n	8001266 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b00      	cmp	r3, #0
 8001050:	d106      	bne.n	8001060 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2200      	movs	r2, #0
 8001056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f005 fcc4 	bl	80069e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2224      	movs	r2, #36	; 0x24
 8001064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f022 0201 	bic.w	r2, r2, #1
 8001076:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001078:	f001 fb14 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 800107c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	4a7b      	ldr	r2, [pc, #492]	; (8001270 <HAL_I2C_Init+0x23c>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d807      	bhi.n	8001098 <HAL_I2C_Init+0x64>
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	4a7a      	ldr	r2, [pc, #488]	; (8001274 <HAL_I2C_Init+0x240>)
 800108c:	4293      	cmp	r3, r2
 800108e:	bf94      	ite	ls
 8001090:	2301      	movls	r3, #1
 8001092:	2300      	movhi	r3, #0
 8001094:	b2db      	uxtb	r3, r3
 8001096:	e006      	b.n	80010a6 <HAL_I2C_Init+0x72>
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	4a77      	ldr	r2, [pc, #476]	; (8001278 <HAL_I2C_Init+0x244>)
 800109c:	4293      	cmp	r3, r2
 800109e:	bf94      	ite	ls
 80010a0:	2301      	movls	r3, #1
 80010a2:	2300      	movhi	r3, #0
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e0db      	b.n	8001266 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	4a72      	ldr	r2, [pc, #456]	; (800127c <HAL_I2C_Init+0x248>)
 80010b2:	fba2 2303 	umull	r2, r3, r2, r3
 80010b6:	0c9b      	lsrs	r3, r3, #18
 80010b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	68ba      	ldr	r2, [r7, #8]
 80010ca:	430a      	orrs	r2, r1
 80010cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6a1b      	ldr	r3, [r3, #32]
 80010d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	4a64      	ldr	r2, [pc, #400]	; (8001270 <HAL_I2C_Init+0x23c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d802      	bhi.n	80010e8 <HAL_I2C_Init+0xb4>
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	3301      	adds	r3, #1
 80010e6:	e009      	b.n	80010fc <HAL_I2C_Init+0xc8>
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80010ee:	fb02 f303 	mul.w	r3, r2, r3
 80010f2:	4a63      	ldr	r2, [pc, #396]	; (8001280 <HAL_I2C_Init+0x24c>)
 80010f4:	fba2 2303 	umull	r2, r3, r2, r3
 80010f8:	099b      	lsrs	r3, r3, #6
 80010fa:	3301      	adds	r3, #1
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	6812      	ldr	r2, [r2, #0]
 8001100:	430b      	orrs	r3, r1
 8001102:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	69db      	ldr	r3, [r3, #28]
 800110a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800110e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	4956      	ldr	r1, [pc, #344]	; (8001270 <HAL_I2C_Init+0x23c>)
 8001118:	428b      	cmp	r3, r1
 800111a:	d80d      	bhi.n	8001138 <HAL_I2C_Init+0x104>
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	1e59      	subs	r1, r3, #1
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	fbb1 f3f3 	udiv	r3, r1, r3
 800112a:	3301      	adds	r3, #1
 800112c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001130:	2b04      	cmp	r3, #4
 8001132:	bf38      	it	cc
 8001134:	2304      	movcc	r3, #4
 8001136:	e04f      	b.n	80011d8 <HAL_I2C_Init+0x1a4>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d111      	bne.n	8001164 <HAL_I2C_Init+0x130>
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	1e58      	subs	r0, r3, #1
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6859      	ldr	r1, [r3, #4]
 8001148:	460b      	mov	r3, r1
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	440b      	add	r3, r1
 800114e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001152:	3301      	adds	r3, #1
 8001154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001158:	2b00      	cmp	r3, #0
 800115a:	bf0c      	ite	eq
 800115c:	2301      	moveq	r3, #1
 800115e:	2300      	movne	r3, #0
 8001160:	b2db      	uxtb	r3, r3
 8001162:	e012      	b.n	800118a <HAL_I2C_Init+0x156>
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	1e58      	subs	r0, r3, #1
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6859      	ldr	r1, [r3, #4]
 800116c:	460b      	mov	r3, r1
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	440b      	add	r3, r1
 8001172:	0099      	lsls	r1, r3, #2
 8001174:	440b      	add	r3, r1
 8001176:	fbb0 f3f3 	udiv	r3, r0, r3
 800117a:	3301      	adds	r3, #1
 800117c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001180:	2b00      	cmp	r3, #0
 8001182:	bf0c      	ite	eq
 8001184:	2301      	moveq	r3, #1
 8001186:	2300      	movne	r3, #0
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_I2C_Init+0x15e>
 800118e:	2301      	movs	r3, #1
 8001190:	e022      	b.n	80011d8 <HAL_I2C_Init+0x1a4>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d10e      	bne.n	80011b8 <HAL_I2C_Init+0x184>
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	1e58      	subs	r0, r3, #1
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6859      	ldr	r1, [r3, #4]
 80011a2:	460b      	mov	r3, r1
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	440b      	add	r3, r1
 80011a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80011ac:	3301      	adds	r3, #1
 80011ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011b6:	e00f      	b.n	80011d8 <HAL_I2C_Init+0x1a4>
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	1e58      	subs	r0, r3, #1
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6859      	ldr	r1, [r3, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	440b      	add	r3, r1
 80011c6:	0099      	lsls	r1, r3, #2
 80011c8:	440b      	add	r3, r1
 80011ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80011ce:	3301      	adds	r3, #1
 80011d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	6809      	ldr	r1, [r1, #0]
 80011dc:	4313      	orrs	r3, r2
 80011de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69da      	ldr	r2, [r3, #28]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a1b      	ldr	r3, [r3, #32]
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	430a      	orrs	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001206:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	6911      	ldr	r1, [r2, #16]
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	68d2      	ldr	r2, [r2, #12]
 8001212:	4311      	orrs	r1, r2
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	6812      	ldr	r2, [r2, #0]
 8001218:	430b      	orrs	r3, r1
 800121a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68db      	ldr	r3, [r3, #12]
 8001222:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	695a      	ldr	r2, [r3, #20]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	431a      	orrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	430a      	orrs	r2, r1
 8001236:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f042 0201 	orr.w	r2, r2, #1
 8001246:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2200      	movs	r2, #0
 800124c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2220      	movs	r2, #32
 8001252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	000186a0 	.word	0x000186a0
 8001274:	001e847f 	.word	0x001e847f
 8001278:	003d08ff 	.word	0x003d08ff
 800127c:	431bde83 	.word	0x431bde83
 8001280:	10624dd3 	.word	0x10624dd3

08001284 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b088      	sub	sp, #32
 8001288:	af02      	add	r7, sp, #8
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	607a      	str	r2, [r7, #4]
 800128e:	461a      	mov	r2, r3
 8001290:	460b      	mov	r3, r1
 8001292:	817b      	strh	r3, [r7, #10]
 8001294:	4613      	mov	r3, r2
 8001296:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001298:	f7ff fbc4 	bl	8000a24 <HAL_GetTick>
 800129c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2b20      	cmp	r3, #32
 80012a8:	f040 80e0 	bne.w	800146c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	2319      	movs	r3, #25
 80012b2:	2201      	movs	r2, #1
 80012b4:	4970      	ldr	r1, [pc, #448]	; (8001478 <HAL_I2C_Master_Transmit+0x1f4>)
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f000 fc34 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80012c2:	2302      	movs	r3, #2
 80012c4:	e0d3      	b.n	800146e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d101      	bne.n	80012d4 <HAL_I2C_Master_Transmit+0x50>
 80012d0:	2302      	movs	r3, #2
 80012d2:	e0cc      	b.n	800146e <HAL_I2C_Master_Transmit+0x1ea>
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d007      	beq.n	80012fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f042 0201 	orr.w	r2, r2, #1
 80012f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001308:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2221      	movs	r2, #33	; 0x21
 800130e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	2210      	movs	r2, #16
 8001316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2200      	movs	r2, #0
 800131e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	893a      	ldrh	r2, [r7, #8]
 800132a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001330:	b29a      	uxth	r2, r3
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	4a50      	ldr	r2, [pc, #320]	; (800147c <HAL_I2C_Master_Transmit+0x1f8>)
 800133a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800133c:	8979      	ldrh	r1, [r7, #10]
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	6a3a      	ldr	r2, [r7, #32]
 8001342:	68f8      	ldr	r0, [r7, #12]
 8001344:	f000 fac2 	bl	80018cc <I2C_MasterRequestWrite>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e08d      	b.n	800146e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	699b      	ldr	r3, [r3, #24]
 8001364:	613b      	str	r3, [r7, #16]
 8001366:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001368:	e066      	b.n	8001438 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800136a:	697a      	ldr	r2, [r7, #20]
 800136c:	6a39      	ldr	r1, [r7, #32]
 800136e:	68f8      	ldr	r0, [r7, #12]
 8001370:	f000 fcae 	bl	8001cd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d00d      	beq.n	8001396 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137e:	2b04      	cmp	r3, #4
 8001380:	d107      	bne.n	8001392 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001390:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e06b      	b.n	800146e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139a:	781a      	ldrb	r2, [r3, #0]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a6:	1c5a      	adds	r2, r3, #1
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	3b01      	subs	r3, #1
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013be:	3b01      	subs	r3, #1
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	695b      	ldr	r3, [r3, #20]
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	d11b      	bne.n	800140c <HAL_I2C_Master_Transmit+0x188>
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d017      	beq.n	800140c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e0:	781a      	ldrb	r2, [r3, #0]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ec:	1c5a      	adds	r2, r3, #1
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	3b01      	subs	r3, #1
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001404:	3b01      	subs	r3, #1
 8001406:	b29a      	uxth	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800140c:	697a      	ldr	r2, [r7, #20]
 800140e:	6a39      	ldr	r1, [r7, #32]
 8001410:	68f8      	ldr	r0, [r7, #12]
 8001412:	f000 fc9e 	bl	8001d52 <I2C_WaitOnBTFFlagUntilTimeout>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d00d      	beq.n	8001438 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001420:	2b04      	cmp	r3, #4
 8001422:	d107      	bne.n	8001434 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001432:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e01a      	b.n	800146e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800143c:	2b00      	cmp	r3, #0
 800143e:	d194      	bne.n	800136a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800144e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2220      	movs	r2, #32
 8001454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001468:	2300      	movs	r3, #0
 800146a:	e000      	b.n	800146e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800146c:	2302      	movs	r3, #2
  }
}
 800146e:	4618      	mov	r0, r3
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	00100002 	.word	0x00100002
 800147c:	ffff0000 	.word	0xffff0000

08001480 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08c      	sub	sp, #48	; 0x30
 8001484:	af02      	add	r7, sp, #8
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	607a      	str	r2, [r7, #4]
 800148a:	461a      	mov	r2, r3
 800148c:	460b      	mov	r3, r1
 800148e:	817b      	strh	r3, [r7, #10]
 8001490:	4613      	mov	r3, r2
 8001492:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001494:	f7ff fac6 	bl	8000a24 <HAL_GetTick>
 8001498:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b20      	cmp	r3, #32
 80014a4:	f040 820b 	bne.w	80018be <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80014a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	2319      	movs	r3, #25
 80014ae:	2201      	movs	r2, #1
 80014b0:	497c      	ldr	r1, [pc, #496]	; (80016a4 <HAL_I2C_Master_Receive+0x224>)
 80014b2:	68f8      	ldr	r0, [r7, #12]
 80014b4:	f000 fb36 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80014be:	2302      	movs	r3, #2
 80014c0:	e1fe      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d101      	bne.n	80014d0 <HAL_I2C_Master_Receive+0x50>
 80014cc:	2302      	movs	r3, #2
 80014ce:	e1f7      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2201      	movs	r2, #1
 80014d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d007      	beq.n	80014f6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f042 0201 	orr.w	r2, r2, #1
 80014f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001504:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2222      	movs	r2, #34	; 0x22
 800150a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2210      	movs	r2, #16
 8001512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2200      	movs	r2, #0
 800151a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	893a      	ldrh	r2, [r7, #8]
 8001526:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800152c:	b29a      	uxth	r2, r3
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	4a5c      	ldr	r2, [pc, #368]	; (80016a8 <HAL_I2C_Master_Receive+0x228>)
 8001536:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001538:	8979      	ldrh	r1, [r7, #10]
 800153a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f000 fa3a 	bl	80019b8 <I2C_MasterRequestRead>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e1b8      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001552:	2b00      	cmp	r3, #0
 8001554:	d113      	bne.n	800157e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	623b      	str	r3, [r7, #32]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	623b      	str	r3, [r7, #32]
 800156a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	e18c      	b.n	8001898 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001582:	2b01      	cmp	r3, #1
 8001584:	d11b      	bne.n	80015be <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001594:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	61fb      	str	r3, [r7, #28]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	61fb      	str	r3, [r7, #28]
 80015aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	e16c      	b.n	8001898 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d11b      	bne.n	80015fe <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015e6:	2300      	movs	r3, #0
 80015e8:	61bb      	str	r3, [r7, #24]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	61bb      	str	r3, [r7, #24]
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	e14c      	b.n	8001898 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800160c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001624:	e138      	b.n	8001898 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800162a:	2b03      	cmp	r3, #3
 800162c:	f200 80f1 	bhi.w	8001812 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001634:	2b01      	cmp	r3, #1
 8001636:	d123      	bne.n	8001680 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800163a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800163c:	68f8      	ldr	r0, [r7, #12]
 800163e:	f000 fbc9 	bl	8001dd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e139      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691a      	ldr	r2, [r3, #16]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165e:	1c5a      	adds	r2, r3, #1
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001668:	3b01      	subs	r3, #1
 800166a:	b29a      	uxth	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001674:	b29b      	uxth	r3, r3
 8001676:	3b01      	subs	r3, #1
 8001678:	b29a      	uxth	r2, r3
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800167e:	e10b      	b.n	8001898 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001684:	2b02      	cmp	r3, #2
 8001686:	d14e      	bne.n	8001726 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800168e:	2200      	movs	r2, #0
 8001690:	4906      	ldr	r1, [pc, #24]	; (80016ac <HAL_I2C_Master_Receive+0x22c>)
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f000 fa46 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d008      	beq.n	80016b0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e10e      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
 80016a2:	bf00      	nop
 80016a4:	00100002 	.word	0x00100002
 80016a8:	ffff0000 	.word	0xffff0000
 80016ac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	691a      	ldr	r2, [r3, #16]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016dc:	3b01      	subs	r3, #1
 80016de:	b29a      	uxth	r2, r3
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	3b01      	subs	r3, #1
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	691a      	ldr	r2, [r3, #16]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	b2d2      	uxtb	r2, r2
 80016fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001704:	1c5a      	adds	r2, r3, #1
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800170e:	3b01      	subs	r3, #1
 8001710:	b29a      	uxth	r2, r3
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800171a:	b29b      	uxth	r3, r3
 800171c:	3b01      	subs	r3, #1
 800171e:	b29a      	uxth	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001724:	e0b8      	b.n	8001898 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800172c:	2200      	movs	r2, #0
 800172e:	4966      	ldr	r1, [pc, #408]	; (80018c8 <HAL_I2C_Master_Receive+0x448>)
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f000 f9f7 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0bf      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800174e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	691a      	ldr	r2, [r3, #16]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001762:	1c5a      	adds	r2, r3, #1
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800176c:	3b01      	subs	r3, #1
 800176e:	b29a      	uxth	r2, r3
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001778:	b29b      	uxth	r3, r3
 800177a:	3b01      	subs	r3, #1
 800177c:	b29a      	uxth	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001788:	2200      	movs	r2, #0
 800178a:	494f      	ldr	r1, [pc, #316]	; (80018c8 <HAL_I2C_Master_Receive+0x448>)
 800178c:	68f8      	ldr	r0, [r7, #12]
 800178e:	f000 f9c9 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e091      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	691a      	ldr	r2, [r3, #16]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017c8:	3b01      	subs	r3, #1
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	3b01      	subs	r3, #1
 80017d8:	b29a      	uxth	r2, r3
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	691a      	ldr	r2, [r3, #16]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017fa:	3b01      	subs	r3, #1
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001806:	b29b      	uxth	r3, r3
 8001808:	3b01      	subs	r3, #1
 800180a:	b29a      	uxth	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001810:	e042      	b.n	8001898 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001812:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001814:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f000 fadc 	bl	8001dd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e04c      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	691a      	ldr	r2, [r3, #16]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001842:	3b01      	subs	r3, #1
 8001844:	b29a      	uxth	r2, r3
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800184e:	b29b      	uxth	r3, r3
 8001850:	3b01      	subs	r3, #1
 8001852:	b29a      	uxth	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	2b04      	cmp	r3, #4
 8001864:	d118      	bne.n	8001898 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	691a      	ldr	r2, [r3, #16]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001878:	1c5a      	adds	r2, r3, #1
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001882:	3b01      	subs	r3, #1
 8001884:	b29a      	uxth	r2, r3
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800188e:	b29b      	uxth	r3, r3
 8001890:	3b01      	subs	r3, #1
 8001892:	b29a      	uxth	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800189c:	2b00      	cmp	r3, #0
 800189e:	f47f aec2 	bne.w	8001626 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2220      	movs	r2, #32
 80018a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2200      	movs	r2, #0
 80018ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80018ba:	2300      	movs	r3, #0
 80018bc:	e000      	b.n	80018c0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80018be:	2302      	movs	r3, #2
  }
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3728      	adds	r7, #40	; 0x28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	00010004 	.word	0x00010004

080018cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b088      	sub	sp, #32
 80018d0:	af02      	add	r7, sp, #8
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	607a      	str	r2, [r7, #4]
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	460b      	mov	r3, r1
 80018da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	2b08      	cmp	r3, #8
 80018e6:	d006      	beq.n	80018f6 <I2C_MasterRequestWrite+0x2a>
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d003      	beq.n	80018f6 <I2C_MasterRequestWrite+0x2a>
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80018f4:	d108      	bne.n	8001908 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	e00b      	b.n	8001920 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190c:	2b12      	cmp	r3, #18
 800190e:	d107      	bne.n	8001920 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800191e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2200      	movs	r2, #0
 8001928:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f000 f8f9 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e035      	b.n	80019a8 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001944:	d108      	bne.n	8001958 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001946:	897b      	ldrh	r3, [r7, #10]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	461a      	mov	r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001954:	611a      	str	r2, [r3, #16]
 8001956:	e01b      	b.n	8001990 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001958:	897b      	ldrh	r3, [r7, #10]
 800195a:	11db      	asrs	r3, r3, #7
 800195c:	b2db      	uxtb	r3, r3
 800195e:	f003 0306 	and.w	r3, r3, #6
 8001962:	b2db      	uxtb	r3, r3
 8001964:	f063 030f 	orn	r3, r3, #15
 8001968:	b2da      	uxtb	r2, r3
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	490e      	ldr	r1, [pc, #56]	; (80019b0 <I2C_MasterRequestWrite+0xe4>)
 8001976:	68f8      	ldr	r0, [r7, #12]
 8001978:	f000 f92b 	bl	8001bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e010      	b.n	80019a8 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001986:	897b      	ldrh	r3, [r7, #10]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	4907      	ldr	r1, [pc, #28]	; (80019b4 <I2C_MasterRequestWrite+0xe8>)
 8001996:	68f8      	ldr	r0, [r7, #12]
 8001998:	f000 f91b 	bl	8001bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e000      	b.n	80019a8 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	00010008 	.word	0x00010008
 80019b4:	00010002 	.word	0x00010002

080019b8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af02      	add	r7, sp, #8
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	607a      	str	r2, [r7, #4]
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	460b      	mov	r3, r1
 80019c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019cc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80019dc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	2b08      	cmp	r3, #8
 80019e2:	d006      	beq.n	80019f2 <I2C_MasterRequestRead+0x3a>
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d003      	beq.n	80019f2 <I2C_MasterRequestRead+0x3a>
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80019f0:	d108      	bne.n	8001a04 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	e00b      	b.n	8001a1c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a08:	2b11      	cmp	r3, #17
 8001a0a:	d107      	bne.n	8001a1c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f000 f87b 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e06d      	b.n	8001b14 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a40:	d108      	bne.n	8001a54 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001a42:	897b      	ldrh	r3, [r7, #10]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	611a      	str	r2, [r3, #16]
 8001a52:	e053      	b.n	8001afc <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001a54:	897b      	ldrh	r3, [r7, #10]
 8001a56:	11db      	asrs	r3, r3, #7
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	f003 0306 	and.w	r3, r3, #6
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	f063 030f 	orn	r3, r3, #15
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	492a      	ldr	r1, [pc, #168]	; (8001b1c <I2C_MasterRequestRead+0x164>)
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f000 f8ad 	bl	8001bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e048      	b.n	8001b14 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001a82:	897b      	ldrh	r3, [r7, #10]
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	4923      	ldr	r1, [pc, #140]	; (8001b20 <I2C_MasterRequestRead+0x168>)
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f000 f89d 	bl	8001bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e038      	b.n	8001b14 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	695b      	ldr	r3, [r3, #20]
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ac6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f000 f825 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e017      	b.n	8001b14 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001ae4:	897b      	ldrh	r3, [r7, #10]
 8001ae6:	11db      	asrs	r3, r3, #7
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	f003 0306 	and.w	r3, r3, #6
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	f063 030e 	orn	r3, r3, #14
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	4907      	ldr	r1, [pc, #28]	; (8001b20 <I2C_MasterRequestRead+0x168>)
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f000 f865 	bl	8001bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	00010008 	.word	0x00010008
 8001b20:	00010002 	.word	0x00010002

08001b24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	4613      	mov	r3, r2
 8001b32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b34:	e025      	b.n	8001b82 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b3c:	d021      	beq.n	8001b82 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b3e:	f7fe ff71 	bl	8000a24 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d302      	bcc.n	8001b54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d116      	bne.n	8001b82 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2200      	movs	r2, #0
 8001b58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2220      	movs	r2, #32
 8001b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6e:	f043 0220 	orr.w	r2, r3, #32
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e023      	b.n	8001bca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	0c1b      	lsrs	r3, r3, #16
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d10d      	bne.n	8001ba8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	43da      	mvns	r2, r3
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	4013      	ands	r3, r2
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	bf0c      	ite	eq
 8001b9e:	2301      	moveq	r3, #1
 8001ba0:	2300      	movne	r3, #0
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	e00c      	b.n	8001bc2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	43da      	mvns	r2, r3
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	bf0c      	ite	eq
 8001bba:	2301      	moveq	r3, #1
 8001bbc:	2300      	movne	r3, #0
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d0b6      	beq.n	8001b36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b084      	sub	sp, #16
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001be0:	e051      	b.n	8001c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bf0:	d123      	bne.n	8001c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001c0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2220      	movs	r2, #32
 8001c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	f043 0204 	orr.w	r2, r3, #4
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e046      	b.n	8001cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c40:	d021      	beq.n	8001c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c42:	f7fe feef 	bl	8000a24 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d302      	bcc.n	8001c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d116      	bne.n	8001c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2220      	movs	r2, #32
 8001c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	f043 0220 	orr.w	r2, r3, #32
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e020      	b.n	8001cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	0c1b      	lsrs	r3, r3, #16
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d10c      	bne.n	8001caa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	43da      	mvns	r2, r3
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	bf14      	ite	ne
 8001ca2:	2301      	movne	r3, #1
 8001ca4:	2300      	moveq	r3, #0
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	e00b      	b.n	8001cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	43da      	mvns	r2, r3
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	bf14      	ite	ne
 8001cbc:	2301      	movne	r3, #1
 8001cbe:	2300      	moveq	r3, #0
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d18d      	bne.n	8001be2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cdc:	e02d      	b.n	8001d3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f000 f8ce 	bl	8001e80 <I2C_IsAcknowledgeFailed>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e02d      	b.n	8001d4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf4:	d021      	beq.n	8001d3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cf6:	f7fe fe95 	bl	8000a24 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	68ba      	ldr	r2, [r7, #8]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d302      	bcc.n	8001d0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d116      	bne.n	8001d3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2220      	movs	r2, #32
 8001d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	f043 0220 	orr.w	r2, r3, #32
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e007      	b.n	8001d4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	695b      	ldr	r3, [r3, #20]
 8001d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d44:	2b80      	cmp	r3, #128	; 0x80
 8001d46:	d1ca      	bne.n	8001cde <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b084      	sub	sp, #16
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001d5e:	e02d      	b.n	8001dbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f000 f88d 	bl	8001e80 <I2C_IsAcknowledgeFailed>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e02d      	b.n	8001dcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d76:	d021      	beq.n	8001dbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d78:	f7fe fe54 	bl	8000a24 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d302      	bcc.n	8001d8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d116      	bne.n	8001dbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2200      	movs	r2, #0
 8001d92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2220      	movs	r2, #32
 8001d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	f043 0220 	orr.w	r2, r3, #32
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e007      	b.n	8001dcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	f003 0304 	and.w	r3, r3, #4
 8001dc6:	2b04      	cmp	r3, #4
 8001dc8:	d1ca      	bne.n	8001d60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001dca:	2300      	movs	r3, #0
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001de0:	e042      	b.n	8001e68 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	695b      	ldr	r3, [r3, #20]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b10      	cmp	r3, #16
 8001dee:	d119      	bne.n	8001e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f06f 0210 	mvn.w	r2, #16
 8001df8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2220      	movs	r2, #32
 8001e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e029      	b.n	8001e78 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e24:	f7fe fdfe 	bl	8000a24 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d302      	bcc.n	8001e3a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d116      	bne.n	8001e68 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2220      	movs	r2, #32
 8001e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e54:	f043 0220 	orr.w	r2, r3, #32
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e007      	b.n	8001e78 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e72:	2b40      	cmp	r3, #64	; 0x40
 8001e74:	d1b5      	bne.n	8001de2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e96:	d11b      	bne.n	8001ed0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001ea0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebc:	f043 0204 	orr.w	r2, r3, #4
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e000      	b.n	8001ed2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
	...

08001ee0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e22d      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d075      	beq.n	8001fea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001efe:	4ba3      	ldr	r3, [pc, #652]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d00c      	beq.n	8001f24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f0a:	4ba0      	ldr	r3, [pc, #640]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f12:	2b08      	cmp	r3, #8
 8001f14:	d112      	bne.n	8001f3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f16:	4b9d      	ldr	r3, [pc, #628]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f22:	d10b      	bne.n	8001f3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f24:	4b99      	ldr	r3, [pc, #612]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d05b      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x108>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d157      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e208      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f44:	d106      	bne.n	8001f54 <HAL_RCC_OscConfig+0x74>
 8001f46:	4b91      	ldr	r3, [pc, #580]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a90      	ldr	r2, [pc, #576]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	e01d      	b.n	8001f90 <HAL_RCC_OscConfig+0xb0>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f5c:	d10c      	bne.n	8001f78 <HAL_RCC_OscConfig+0x98>
 8001f5e:	4b8b      	ldr	r3, [pc, #556]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a8a      	ldr	r2, [pc, #552]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	4b88      	ldr	r3, [pc, #544]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a87      	ldr	r2, [pc, #540]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	e00b      	b.n	8001f90 <HAL_RCC_OscConfig+0xb0>
 8001f78:	4b84      	ldr	r3, [pc, #528]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a83      	ldr	r2, [pc, #524]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f82:	6013      	str	r3, [r2, #0]
 8001f84:	4b81      	ldr	r3, [pc, #516]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a80      	ldr	r2, [pc, #512]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001f8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d013      	beq.n	8001fc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f98:	f7fe fd44 	bl	8000a24 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fa0:	f7fe fd40 	bl	8000a24 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b64      	cmp	r3, #100	; 0x64
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e1cd      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb2:	4b76      	ldr	r3, [pc, #472]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0xc0>
 8001fbe:	e014      	b.n	8001fea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7fe fd30 	bl	8000a24 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fc8:	f7fe fd2c 	bl	8000a24 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e1b9      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fda:	4b6c      	ldr	r3, [pc, #432]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0xe8>
 8001fe6:	e000      	b.n	8001fea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d063      	beq.n	80020be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ff6:	4b65      	ldr	r3, [pc, #404]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 030c 	and.w	r3, r3, #12
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00b      	beq.n	800201a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002002:	4b62      	ldr	r3, [pc, #392]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800200a:	2b08      	cmp	r3, #8
 800200c:	d11c      	bne.n	8002048 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800200e:	4b5f      	ldr	r3, [pc, #380]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d116      	bne.n	8002048 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800201a:	4b5c      	ldr	r3, [pc, #368]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d005      	beq.n	8002032 <HAL_RCC_OscConfig+0x152>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d001      	beq.n	8002032 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e18d      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002032:	4b56      	ldr	r3, [pc, #344]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	4952      	ldr	r1, [pc, #328]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002046:	e03a      	b.n	80020be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d020      	beq.n	8002092 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002050:	4b4f      	ldr	r3, [pc, #316]	; (8002190 <HAL_RCC_OscConfig+0x2b0>)
 8002052:	2201      	movs	r2, #1
 8002054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002056:	f7fe fce5 	bl	8000a24 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800205e:	f7fe fce1 	bl	8000a24 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e16e      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002070:	4b46      	ldr	r3, [pc, #280]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f0      	beq.n	800205e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207c:	4b43      	ldr	r3, [pc, #268]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	4940      	ldr	r1, [pc, #256]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 800208c:	4313      	orrs	r3, r2
 800208e:	600b      	str	r3, [r1, #0]
 8002090:	e015      	b.n	80020be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002092:	4b3f      	ldr	r3, [pc, #252]	; (8002190 <HAL_RCC_OscConfig+0x2b0>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002098:	f7fe fcc4 	bl	8000a24 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020a0:	f7fe fcc0 	bl	8000a24 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e14d      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b2:	4b36      	ldr	r3, [pc, #216]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d030      	beq.n	800212c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d016      	beq.n	8002100 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d2:	4b30      	ldr	r3, [pc, #192]	; (8002194 <HAL_RCC_OscConfig+0x2b4>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d8:	f7fe fca4 	bl	8000a24 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020e0:	f7fe fca0 	bl	8000a24 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e12d      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020f2:	4b26      	ldr	r3, [pc, #152]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 80020f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x200>
 80020fe:	e015      	b.n	800212c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002100:	4b24      	ldr	r3, [pc, #144]	; (8002194 <HAL_RCC_OscConfig+0x2b4>)
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002106:	f7fe fc8d 	bl	8000a24 <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800210c:	e008      	b.n	8002120 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210e:	f7fe fc89 	bl	8000a24 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e116      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002120:	4b1a      	ldr	r3, [pc, #104]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002122:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f0      	bne.n	800210e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 80a0 	beq.w	800227a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800213a:	2300      	movs	r3, #0
 800213c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800213e:	4b13      	ldr	r3, [pc, #76]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10f      	bne.n	800216a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b0f      	ldr	r3, [pc, #60]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	4a0e      	ldr	r2, [pc, #56]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 8002154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002158:	6413      	str	r3, [r2, #64]	; 0x40
 800215a:	4b0c      	ldr	r3, [pc, #48]	; (800218c <HAL_RCC_OscConfig+0x2ac>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002166:	2301      	movs	r3, #1
 8002168:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800216a:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <HAL_RCC_OscConfig+0x2b8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002172:	2b00      	cmp	r3, #0
 8002174:	d121      	bne.n	80021ba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002176:	4b08      	ldr	r3, [pc, #32]	; (8002198 <HAL_RCC_OscConfig+0x2b8>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a07      	ldr	r2, [pc, #28]	; (8002198 <HAL_RCC_OscConfig+0x2b8>)
 800217c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002180:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002182:	f7fe fc4f 	bl	8000a24 <HAL_GetTick>
 8002186:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002188:	e011      	b.n	80021ae <HAL_RCC_OscConfig+0x2ce>
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800
 8002190:	42470000 	.word	0x42470000
 8002194:	42470e80 	.word	0x42470e80
 8002198:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800219c:	f7fe fc42 	bl	8000a24 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e0cf      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ae:	4b6a      	ldr	r3, [pc, #424]	; (8002358 <HAL_RCC_OscConfig+0x478>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0f0      	beq.n	800219c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d106      	bne.n	80021d0 <HAL_RCC_OscConfig+0x2f0>
 80021c2:	4b66      	ldr	r3, [pc, #408]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021c6:	4a65      	ldr	r2, [pc, #404]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6713      	str	r3, [r2, #112]	; 0x70
 80021ce:	e01c      	b.n	800220a <HAL_RCC_OscConfig+0x32a>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	2b05      	cmp	r3, #5
 80021d6:	d10c      	bne.n	80021f2 <HAL_RCC_OscConfig+0x312>
 80021d8:	4b60      	ldr	r3, [pc, #384]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021dc:	4a5f      	ldr	r2, [pc, #380]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021de:	f043 0304 	orr.w	r3, r3, #4
 80021e2:	6713      	str	r3, [r2, #112]	; 0x70
 80021e4:	4b5d      	ldr	r3, [pc, #372]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e8:	4a5c      	ldr	r2, [pc, #368]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021ea:	f043 0301 	orr.w	r3, r3, #1
 80021ee:	6713      	str	r3, [r2, #112]	; 0x70
 80021f0:	e00b      	b.n	800220a <HAL_RCC_OscConfig+0x32a>
 80021f2:	4b5a      	ldr	r3, [pc, #360]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f6:	4a59      	ldr	r2, [pc, #356]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80021f8:	f023 0301 	bic.w	r3, r3, #1
 80021fc:	6713      	str	r3, [r2, #112]	; 0x70
 80021fe:	4b57      	ldr	r3, [pc, #348]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 8002200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002202:	4a56      	ldr	r2, [pc, #344]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 8002204:	f023 0304 	bic.w	r3, r3, #4
 8002208:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d015      	beq.n	800223e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002212:	f7fe fc07 	bl	8000a24 <HAL_GetTick>
 8002216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002218:	e00a      	b.n	8002230 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800221a:	f7fe fc03 	bl	8000a24 <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	f241 3288 	movw	r2, #5000	; 0x1388
 8002228:	4293      	cmp	r3, r2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e08e      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002230:	4b4a      	ldr	r3, [pc, #296]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 8002232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d0ee      	beq.n	800221a <HAL_RCC_OscConfig+0x33a>
 800223c:	e014      	b.n	8002268 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223e:	f7fe fbf1 	bl	8000a24 <HAL_GetTick>
 8002242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002244:	e00a      	b.n	800225c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002246:	f7fe fbed 	bl	8000a24 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	f241 3288 	movw	r2, #5000	; 0x1388
 8002254:	4293      	cmp	r3, r2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e078      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800225c:	4b3f      	ldr	r3, [pc, #252]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 800225e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d1ee      	bne.n	8002246 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002268:	7dfb      	ldrb	r3, [r7, #23]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d105      	bne.n	800227a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226e:	4b3b      	ldr	r3, [pc, #236]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	4a3a      	ldr	r2, [pc, #232]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 8002274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002278:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d064      	beq.n	800234c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002282:	4b36      	ldr	r3, [pc, #216]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 030c 	and.w	r3, r3, #12
 800228a:	2b08      	cmp	r3, #8
 800228c:	d05c      	beq.n	8002348 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d141      	bne.n	800231a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002296:	4b32      	ldr	r3, [pc, #200]	; (8002360 <HAL_RCC_OscConfig+0x480>)
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7fe fbc2 	bl	8000a24 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022a4:	f7fe fbbe 	bl	8000a24 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e04b      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b6:	4b29      	ldr	r3, [pc, #164]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f0      	bne.n	80022a4 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69da      	ldr	r2, [r3, #28]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	431a      	orrs	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d0:	019b      	lsls	r3, r3, #6
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d8:	085b      	lsrs	r3, r3, #1
 80022da:	3b01      	subs	r3, #1
 80022dc:	041b      	lsls	r3, r3, #16
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e4:	061b      	lsls	r3, r3, #24
 80022e6:	491d      	ldr	r1, [pc, #116]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022ec:	4b1c      	ldr	r3, [pc, #112]	; (8002360 <HAL_RCC_OscConfig+0x480>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f2:	f7fe fb97 	bl	8000a24 <HAL_GetTick>
 80022f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f8:	e008      	b.n	800230c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022fa:	f7fe fb93 	bl	8000a24 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e020      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230c:	4b13      	ldr	r3, [pc, #76]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d0f0      	beq.n	80022fa <HAL_RCC_OscConfig+0x41a>
 8002318:	e018      	b.n	800234c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800231a:	4b11      	ldr	r3, [pc, #68]	; (8002360 <HAL_RCC_OscConfig+0x480>)
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002320:	f7fe fb80 	bl	8000a24 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002328:	f7fe fb7c 	bl	8000a24 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e009      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800233a:	4b08      	ldr	r3, [pc, #32]	; (800235c <HAL_RCC_OscConfig+0x47c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1f0      	bne.n	8002328 <HAL_RCC_OscConfig+0x448>
 8002346:	e001      	b.n	800234c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40007000 	.word	0x40007000
 800235c:	40023800 	.word	0x40023800
 8002360:	42470060 	.word	0x42470060

08002364 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0ca      	b.n	800250e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002378:	4b67      	ldr	r3, [pc, #412]	; (8002518 <HAL_RCC_ClockConfig+0x1b4>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 030f 	and.w	r3, r3, #15
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d90c      	bls.n	80023a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002386:	4b64      	ldr	r3, [pc, #400]	; (8002518 <HAL_RCC_ClockConfig+0x1b4>)
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800238e:	4b62      	ldr	r3, [pc, #392]	; (8002518 <HAL_RCC_ClockConfig+0x1b4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e0b6      	b.n	800250e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d020      	beq.n	80023ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d005      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023b8:	4b58      	ldr	r3, [pc, #352]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	4a57      	ldr	r2, [pc, #348]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80023be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023d0:	4b52      	ldr	r3, [pc, #328]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	4a51      	ldr	r2, [pc, #324]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80023d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023dc:	4b4f      	ldr	r3, [pc, #316]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	494c      	ldr	r1, [pc, #304]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d044      	beq.n	8002484 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d107      	bne.n	8002412 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002402:	4b46      	ldr	r3, [pc, #280]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d119      	bne.n	8002442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e07d      	b.n	800250e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d003      	beq.n	8002422 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800241e:	2b03      	cmp	r3, #3
 8002420:	d107      	bne.n	8002432 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002422:	4b3e      	ldr	r3, [pc, #248]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d109      	bne.n	8002442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e06d      	b.n	800250e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002432:	4b3a      	ldr	r3, [pc, #232]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e065      	b.n	800250e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002442:	4b36      	ldr	r3, [pc, #216]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f023 0203 	bic.w	r2, r3, #3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	4933      	ldr	r1, [pc, #204]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 8002450:	4313      	orrs	r3, r2
 8002452:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002454:	f7fe fae6 	bl	8000a24 <HAL_GetTick>
 8002458:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245a:	e00a      	b.n	8002472 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800245c:	f7fe fae2 	bl	8000a24 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	f241 3288 	movw	r2, #5000	; 0x1388
 800246a:	4293      	cmp	r3, r2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e04d      	b.n	800250e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002472:	4b2a      	ldr	r3, [pc, #168]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 020c 	and.w	r2, r3, #12
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	429a      	cmp	r2, r3
 8002482:	d1eb      	bne.n	800245c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002484:	4b24      	ldr	r3, [pc, #144]	; (8002518 <HAL_RCC_ClockConfig+0x1b4>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 030f 	and.w	r3, r3, #15
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	429a      	cmp	r2, r3
 8002490:	d20c      	bcs.n	80024ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002492:	4b21      	ldr	r3, [pc, #132]	; (8002518 <HAL_RCC_ClockConfig+0x1b4>)
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	b2d2      	uxtb	r2, r2
 8002498:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800249a:	4b1f      	ldr	r3, [pc, #124]	; (8002518 <HAL_RCC_ClockConfig+0x1b4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 030f 	and.w	r3, r3, #15
 80024a2:	683a      	ldr	r2, [r7, #0]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e030      	b.n	800250e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d008      	beq.n	80024ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024b8:	4b18      	ldr	r3, [pc, #96]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	4915      	ldr	r1, [pc, #84]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d009      	beq.n	80024ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	490d      	ldr	r1, [pc, #52]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024ea:	f000 f81d 	bl	8002528 <HAL_RCC_GetSysClockFreq>
 80024ee:	4601      	mov	r1, r0
 80024f0:	4b0a      	ldr	r3, [pc, #40]	; (800251c <HAL_RCC_ClockConfig+0x1b8>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	091b      	lsrs	r3, r3, #4
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	4a09      	ldr	r2, [pc, #36]	; (8002520 <HAL_RCC_ClockConfig+0x1bc>)
 80024fc:	5cd3      	ldrb	r3, [r2, r3]
 80024fe:	fa21 f303 	lsr.w	r3, r1, r3
 8002502:	4a08      	ldr	r2, [pc, #32]	; (8002524 <HAL_RCC_ClockConfig+0x1c0>)
 8002504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002506:	2000      	movs	r0, #0
 8002508:	f7fe fa48 	bl	800099c <HAL_InitTick>

  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40023c00 	.word	0x40023c00
 800251c:	40023800 	.word	0x40023800
 8002520:	0802e19c 	.word	0x0802e19c
 8002524:	2000000c 	.word	0x2000000c

08002528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	2300      	movs	r3, #0
 8002538:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800253a:	2300      	movs	r3, #0
 800253c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800253e:	4b50      	ldr	r3, [pc, #320]	; (8002680 <HAL_RCC_GetSysClockFreq+0x158>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 030c 	and.w	r3, r3, #12
 8002546:	2b04      	cmp	r3, #4
 8002548:	d007      	beq.n	800255a <HAL_RCC_GetSysClockFreq+0x32>
 800254a:	2b08      	cmp	r3, #8
 800254c:	d008      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0x38>
 800254e:	2b00      	cmp	r3, #0
 8002550:	f040 808d 	bne.w	800266e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002554:	4b4b      	ldr	r3, [pc, #300]	; (8002684 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002556:	60bb      	str	r3, [r7, #8]
       break;
 8002558:	e08c      	b.n	8002674 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800255a:	4b4b      	ldr	r3, [pc, #300]	; (8002688 <HAL_RCC_GetSysClockFreq+0x160>)
 800255c:	60bb      	str	r3, [r7, #8]
      break;
 800255e:	e089      	b.n	8002674 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002560:	4b47      	ldr	r3, [pc, #284]	; (8002680 <HAL_RCC_GetSysClockFreq+0x158>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002568:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800256a:	4b45      	ldr	r3, [pc, #276]	; (8002680 <HAL_RCC_GetSysClockFreq+0x158>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d023      	beq.n	80025be <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002576:	4b42      	ldr	r3, [pc, #264]	; (8002680 <HAL_RCC_GetSysClockFreq+0x158>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	099b      	lsrs	r3, r3, #6
 800257c:	f04f 0400 	mov.w	r4, #0
 8002580:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	ea03 0501 	and.w	r5, r3, r1
 800258c:	ea04 0602 	and.w	r6, r4, r2
 8002590:	4a3d      	ldr	r2, [pc, #244]	; (8002688 <HAL_RCC_GetSysClockFreq+0x160>)
 8002592:	fb02 f106 	mul.w	r1, r2, r6
 8002596:	2200      	movs	r2, #0
 8002598:	fb02 f205 	mul.w	r2, r2, r5
 800259c:	440a      	add	r2, r1
 800259e:	493a      	ldr	r1, [pc, #232]	; (8002688 <HAL_RCC_GetSysClockFreq+0x160>)
 80025a0:	fba5 0101 	umull	r0, r1, r5, r1
 80025a4:	1853      	adds	r3, r2, r1
 80025a6:	4619      	mov	r1, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f04f 0400 	mov.w	r4, #0
 80025ae:	461a      	mov	r2, r3
 80025b0:	4623      	mov	r3, r4
 80025b2:	f7fe f851 	bl	8000658 <__aeabi_uldivmod>
 80025b6:	4603      	mov	r3, r0
 80025b8:	460c      	mov	r4, r1
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	e049      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025be:	4b30      	ldr	r3, [pc, #192]	; (8002680 <HAL_RCC_GetSysClockFreq+0x158>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	099b      	lsrs	r3, r3, #6
 80025c4:	f04f 0400 	mov.w	r4, #0
 80025c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80025cc:	f04f 0200 	mov.w	r2, #0
 80025d0:	ea03 0501 	and.w	r5, r3, r1
 80025d4:	ea04 0602 	and.w	r6, r4, r2
 80025d8:	4629      	mov	r1, r5
 80025da:	4632      	mov	r2, r6
 80025dc:	f04f 0300 	mov.w	r3, #0
 80025e0:	f04f 0400 	mov.w	r4, #0
 80025e4:	0154      	lsls	r4, r2, #5
 80025e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80025ea:	014b      	lsls	r3, r1, #5
 80025ec:	4619      	mov	r1, r3
 80025ee:	4622      	mov	r2, r4
 80025f0:	1b49      	subs	r1, r1, r5
 80025f2:	eb62 0206 	sbc.w	r2, r2, r6
 80025f6:	f04f 0300 	mov.w	r3, #0
 80025fa:	f04f 0400 	mov.w	r4, #0
 80025fe:	0194      	lsls	r4, r2, #6
 8002600:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002604:	018b      	lsls	r3, r1, #6
 8002606:	1a5b      	subs	r3, r3, r1
 8002608:	eb64 0402 	sbc.w	r4, r4, r2
 800260c:	f04f 0100 	mov.w	r1, #0
 8002610:	f04f 0200 	mov.w	r2, #0
 8002614:	00e2      	lsls	r2, r4, #3
 8002616:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800261a:	00d9      	lsls	r1, r3, #3
 800261c:	460b      	mov	r3, r1
 800261e:	4614      	mov	r4, r2
 8002620:	195b      	adds	r3, r3, r5
 8002622:	eb44 0406 	adc.w	r4, r4, r6
 8002626:	f04f 0100 	mov.w	r1, #0
 800262a:	f04f 0200 	mov.w	r2, #0
 800262e:	02a2      	lsls	r2, r4, #10
 8002630:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002634:	0299      	lsls	r1, r3, #10
 8002636:	460b      	mov	r3, r1
 8002638:	4614      	mov	r4, r2
 800263a:	4618      	mov	r0, r3
 800263c:	4621      	mov	r1, r4
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f04f 0400 	mov.w	r4, #0
 8002644:	461a      	mov	r2, r3
 8002646:	4623      	mov	r3, r4
 8002648:	f7fe f806 	bl	8000658 <__aeabi_uldivmod>
 800264c:	4603      	mov	r3, r0
 800264e:	460c      	mov	r4, r1
 8002650:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002652:	4b0b      	ldr	r3, [pc, #44]	; (8002680 <HAL_RCC_GetSysClockFreq+0x158>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	0c1b      	lsrs	r3, r3, #16
 8002658:	f003 0303 	and.w	r3, r3, #3
 800265c:	3301      	adds	r3, #1
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	fbb2 f3f3 	udiv	r3, r2, r3
 800266a:	60bb      	str	r3, [r7, #8]
      break;
 800266c:	e002      	b.n	8002674 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800266e:	4b05      	ldr	r3, [pc, #20]	; (8002684 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002670:	60bb      	str	r3, [r7, #8]
      break;
 8002672:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002674:	68bb      	ldr	r3, [r7, #8]
}
 8002676:	4618      	mov	r0, r3
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800267e:	bf00      	nop
 8002680:	40023800 	.word	0x40023800
 8002684:	00f42400 	.word	0x00f42400
 8002688:	017d7840 	.word	0x017d7840

0800268c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002690:	4b03      	ldr	r3, [pc, #12]	; (80026a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002692:	681b      	ldr	r3, [r3, #0]
}
 8002694:	4618      	mov	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	2000000c 	.word	0x2000000c

080026a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80026a8:	f7ff fff0 	bl	800268c <HAL_RCC_GetHCLKFreq>
 80026ac:	4601      	mov	r1, r0
 80026ae:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	0a9b      	lsrs	r3, r3, #10
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	4a03      	ldr	r2, [pc, #12]	; (80026c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026ba:	5cd3      	ldrb	r3, [r2, r3]
 80026bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40023800 	.word	0x40023800
 80026c8:	0802e1ac 	.word	0x0802e1ac

080026cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80026d0:	f7ff ffdc 	bl	800268c <HAL_RCC_GetHCLKFreq>
 80026d4:	4601      	mov	r1, r0
 80026d6:	4b05      	ldr	r3, [pc, #20]	; (80026ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	0b5b      	lsrs	r3, r3, #13
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	4a03      	ldr	r2, [pc, #12]	; (80026f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026e2:	5cd3      	ldrb	r3, [r2, r3]
 80026e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40023800 	.word	0x40023800
 80026f0:	0802e1ac 	.word	0x0802e1ac

080026f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e056      	b.n	80027b4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	d106      	bne.n	8002726 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f004 f9a9 	bl	8006a78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2202      	movs	r2, #2
 800272a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800273c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	431a      	orrs	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	431a      	orrs	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	695b      	ldr	r3, [r3, #20]
 8002758:	431a      	orrs	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002762:	431a      	orrs	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	431a      	orrs	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	ea42 0103 	orr.w	r1, r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	0c1b      	lsrs	r3, r3, #16
 8002784:	f003 0104 	and.w	r1, r3, #4
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	69da      	ldr	r2, [r3, #28]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b088      	sub	sp, #32
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	603b      	str	r3, [r7, #0]
 80027c8:	4613      	mov	r3, r2
 80027ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80027cc:	2300      	movs	r3, #0
 80027ce:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d101      	bne.n	80027de <HAL_SPI_Transmit+0x22>
 80027da:	2302      	movs	r3, #2
 80027dc:	e11e      	b.n	8002a1c <HAL_SPI_Transmit+0x260>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027e6:	f7fe f91d 	bl	8000a24 <HAL_GetTick>
 80027ea:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80027ec:	88fb      	ldrh	r3, [r7, #6]
 80027ee:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d002      	beq.n	8002802 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80027fc:	2302      	movs	r3, #2
 80027fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002800:	e103      	b.n	8002a0a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d002      	beq.n	800280e <HAL_SPI_Transmit+0x52>
 8002808:	88fb      	ldrh	r3, [r7, #6]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d102      	bne.n	8002814 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002812:	e0fa      	b.n	8002a0a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2203      	movs	r2, #3
 8002818:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	88fa      	ldrh	r2, [r7, #6]
 800282c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	88fa      	ldrh	r2, [r7, #6]
 8002832:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2200      	movs	r2, #0
 800283e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800285a:	d107      	bne.n	800286c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800286a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002876:	2b40      	cmp	r3, #64	; 0x40
 8002878:	d007      	beq.n	800288a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002888:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002892:	d14b      	bne.n	800292c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d002      	beq.n	80028a2 <HAL_SPI_Transmit+0xe6>
 800289c:	8afb      	ldrh	r3, [r7, #22]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d13e      	bne.n	8002920 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	881a      	ldrh	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	1c9a      	adds	r2, r3, #2
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028bc:	b29b      	uxth	r3, r3
 80028be:	3b01      	subs	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80028c6:	e02b      	b.n	8002920 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d112      	bne.n	80028fc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	881a      	ldrh	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	1c9a      	adds	r2, r3, #2
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	3b01      	subs	r3, #1
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	86da      	strh	r2, [r3, #54]	; 0x36
 80028fa:	e011      	b.n	8002920 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028fc:	f7fe f892 	bl	8000a24 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	429a      	cmp	r2, r3
 800290a:	d803      	bhi.n	8002914 <HAL_SPI_Transmit+0x158>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002912:	d102      	bne.n	800291a <HAL_SPI_Transmit+0x15e>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d102      	bne.n	8002920 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800291e:	e074      	b.n	8002a0a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1ce      	bne.n	80028c8 <HAL_SPI_Transmit+0x10c>
 800292a:	e04c      	b.n	80029c6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <HAL_SPI_Transmit+0x17e>
 8002934:	8afb      	ldrh	r3, [r7, #22]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d140      	bne.n	80029bc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	330c      	adds	r3, #12
 8002944:	7812      	ldrb	r2, [r2, #0]
 8002946:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294c:	1c5a      	adds	r2, r3, #1
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002956:	b29b      	uxth	r3, r3
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002960:	e02c      	b.n	80029bc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b02      	cmp	r3, #2
 800296e:	d113      	bne.n	8002998 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	330c      	adds	r3, #12
 800297a:	7812      	ldrb	r2, [r2, #0]
 800297c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	1c5a      	adds	r2, r3, #1
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800298c:	b29b      	uxth	r3, r3
 800298e:	3b01      	subs	r3, #1
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	86da      	strh	r2, [r3, #54]	; 0x36
 8002996:	e011      	b.n	80029bc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002998:	f7fe f844 	bl	8000a24 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d803      	bhi.n	80029b0 <HAL_SPI_Transmit+0x1f4>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ae:	d102      	bne.n	80029b6 <HAL_SPI_Transmit+0x1fa>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80029ba:	e026      	b.n	8002a0a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1cd      	bne.n	8002962 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	6839      	ldr	r1, [r7, #0]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 f9b2 	bl	8002d34 <SPI_EndRxTxTransaction>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d002      	beq.n	80029dc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2220      	movs	r2, #32
 80029da:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d10a      	bne.n	80029fa <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029e4:	2300      	movs	r3, #0
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	613b      	str	r3, [r7, #16]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d002      	beq.n	8002a08 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	77fb      	strb	r3, [r7, #31]
 8002a06:	e000      	b.n	8002a0a <HAL_SPI_Transmit+0x24e>
  }

error:
 8002a08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002a1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3720      	adds	r7, #32
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	099b      	lsrs	r3, r3, #6
 8002a40:	f003 0301 	and.w	r3, r3, #1
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10f      	bne.n	8002a68 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00a      	beq.n	8002a68 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	099b      	lsrs	r3, r3, #6
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d004      	beq.n	8002a68 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	4798      	blx	r3
    return;
 8002a66:	e0d8      	b.n	8002c1a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	085b      	lsrs	r3, r3, #1
 8002a6c:	f003 0301 	and.w	r3, r3, #1
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d00a      	beq.n	8002a8a <HAL_SPI_IRQHandler+0x66>
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	09db      	lsrs	r3, r3, #7
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d004      	beq.n	8002a8a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	4798      	blx	r3
    return;
 8002a88:	e0c7      	b.n	8002c1a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	095b      	lsrs	r3, r3, #5
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10c      	bne.n	8002ab0 <HAL_SPI_IRQHandler+0x8c>
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	099b      	lsrs	r3, r3, #6
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d106      	bne.n	8002ab0 <HAL_SPI_IRQHandler+0x8c>
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	0a1b      	lsrs	r3, r3, #8
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 80b5 	beq.w	8002c1a <HAL_SPI_IRQHandler+0x1f6>
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	095b      	lsrs	r3, r3, #5
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 80ae 	beq.w	8002c1a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	099b      	lsrs	r3, r3, #6
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d023      	beq.n	8002b12 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b03      	cmp	r3, #3
 8002ad4:	d011      	beq.n	8002afa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ada:	f043 0204 	orr.w	r2, r3, #4
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	e00b      	b.n	8002b12 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	613b      	str	r3, [r7, #16]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	693b      	ldr	r3, [r7, #16]
        return;
 8002b10:	e083      	b.n	8002c1a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	095b      	lsrs	r3, r3, #5
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d014      	beq.n	8002b48 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b22:	f043 0201 	orr.w	r2, r3, #1
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	60fb      	str	r3, [r7, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	0a1b      	lsrs	r3, r3, #8
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00c      	beq.n	8002b6e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b58:	f043 0208 	orr.w	r2, r3, #8
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002b60:	2300      	movs	r3, #0
 8002b62:	60bb      	str	r3, [r7, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	60bb      	str	r3, [r7, #8]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d050      	beq.n	8002c18 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685a      	ldr	r2, [r3, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002b84:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d104      	bne.n	8002ba2 <HAL_SPI_IRQHandler+0x17e>
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d034      	beq.n	8002c0c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f022 0203 	bic.w	r2, r2, #3
 8002bb0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d011      	beq.n	8002bde <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bbe:	4a18      	ldr	r2, [pc, #96]	; (8002c20 <HAL_SPI_IRQHandler+0x1fc>)
 8002bc0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe f875 	bl	8000cb6 <HAL_DMA_Abort_IT>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d016      	beq.n	8002c14 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bea:	4a0d      	ldr	r2, [pc, #52]	; (8002c20 <HAL_SPI_IRQHandler+0x1fc>)
 8002bec:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fe f85f 	bl	8000cb6 <HAL_DMA_Abort_IT>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00a      	beq.n	8002c14 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002c0a:	e003      	b.n	8002c14 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f000 f809 	bl	8002c24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002c12:	e000      	b.n	8002c16 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8002c14:	bf00      	nop
    return;
 8002c16:	bf00      	nop
 8002c18:	bf00      	nop
  }
}
 8002c1a:	3720      	adds	r7, #32
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	08002c39 	.word	0x08002c39

08002c24 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c44:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f7ff ffe6 	bl	8002c24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002c58:	bf00      	nop
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	603b      	str	r3, [r7, #0]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c70:	e04c      	b.n	8002d0c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c78:	d048      	beq.n	8002d0c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002c7a:	f7fd fed3 	bl	8000a24 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	683a      	ldr	r2, [r7, #0]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d902      	bls.n	8002c90 <SPI_WaitFlagStateUntilTimeout+0x30>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d13d      	bne.n	8002d0c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685a      	ldr	r2, [r3, #4]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ca8:	d111      	bne.n	8002cce <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cb2:	d004      	beq.n	8002cbe <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cbc:	d107      	bne.n	8002cce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ccc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cd6:	d10f      	bne.n	8002cf8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cf6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e00f      	b.n	8002d2c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	4013      	ands	r3, r2
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	461a      	mov	r2, r3
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d1a3      	bne.n	8002c72 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002d40:	4b1b      	ldr	r3, [pc, #108]	; (8002db0 <SPI_EndRxTxTransaction+0x7c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a1b      	ldr	r2, [pc, #108]	; (8002db4 <SPI_EndRxTxTransaction+0x80>)
 8002d46:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4a:	0d5b      	lsrs	r3, r3, #21
 8002d4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d50:	fb02 f303 	mul.w	r3, r2, r3
 8002d54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d5e:	d112      	bne.n	8002d86 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2200      	movs	r2, #0
 8002d68:	2180      	movs	r1, #128	; 0x80
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f7ff ff78 	bl	8002c60 <SPI_WaitFlagStateUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d016      	beq.n	8002da4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7a:	f043 0220 	orr.w	r2, r3, #32
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e00f      	b.n	8002da6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00a      	beq.n	8002da2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d9c:	2b80      	cmp	r3, #128	; 0x80
 8002d9e:	d0f2      	beq.n	8002d86 <SPI_EndRxTxTransaction+0x52>
 8002da0:	e000      	b.n	8002da4 <SPI_EndRxTxTransaction+0x70>
        break;
 8002da2:	bf00      	nop
  }

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3718      	adds	r7, #24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	2000000c 	.word	0x2000000c
 8002db4:	165e9f81 	.word	0x165e9f81

08002db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e01d      	b.n	8002e06 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d106      	bne.n	8002de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f003 fef8 	bl	8006bd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2202      	movs	r2, #2
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3304      	adds	r3, #4
 8002df4:	4619      	mov	r1, r3
 8002df6:	4610      	mov	r0, r2
 8002df8:	f000 fb1e 	bl	8003438 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b082      	sub	sp, #8
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e01d      	b.n	8002e5c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d106      	bne.n	8002e3a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f003 fe8f 	bl	8006b58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3304      	adds	r3, #4
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	4610      	mov	r0, r2
 8002e4e:	f000 faf3 	bl	8003438 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2201      	movs	r2, #1
 8002e74:	6839      	ldr	r1, [r7, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 fd84 	bl	8003984 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a10      	ldr	r2, [pc, #64]	; (8002ec4 <HAL_TIM_PWM_Start+0x60>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d107      	bne.n	8002e96 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2b06      	cmp	r3, #6
 8002ea6:	d007      	beq.n	8002eb8 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f042 0201 	orr.w	r2, r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40010000 	.word	0x40010000

08002ec8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d122      	bne.n	8002f24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d11b      	bne.n	8002f24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f06f 0202 	mvn.w	r2, #2
 8002ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 fa75 	bl	80033fa <HAL_TIM_IC_CaptureCallback>
 8002f10:	e005      	b.n	8002f1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 fa67 	bl	80033e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 fa78 	bl	800340e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d122      	bne.n	8002f78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	f003 0304 	and.w	r3, r3, #4
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d11b      	bne.n	8002f78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f06f 0204 	mvn.w	r2, #4
 8002f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2202      	movs	r2, #2
 8002f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 fa4b 	bl	80033fa <HAL_TIM_IC_CaptureCallback>
 8002f64:	e005      	b.n	8002f72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 fa3d 	bl	80033e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f000 fa4e 	bl	800340e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	f003 0308 	and.w	r3, r3, #8
 8002f82:	2b08      	cmp	r3, #8
 8002f84:	d122      	bne.n	8002fcc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f003 0308 	and.w	r3, r3, #8
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d11b      	bne.n	8002fcc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f06f 0208 	mvn.w	r2, #8
 8002f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2204      	movs	r2, #4
 8002fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 fa21 	bl	80033fa <HAL_TIM_IC_CaptureCallback>
 8002fb8:	e005      	b.n	8002fc6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 fa13 	bl	80033e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fa24 	bl	800340e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	f003 0310 	and.w	r3, r3, #16
 8002fd6:	2b10      	cmp	r3, #16
 8002fd8:	d122      	bne.n	8003020 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	f003 0310 	and.w	r3, r3, #16
 8002fe4:	2b10      	cmp	r3, #16
 8002fe6:	d11b      	bne.n	8003020 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 0210 	mvn.w	r2, #16
 8002ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2208      	movs	r2, #8
 8002ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f9f7 	bl	80033fa <HAL_TIM_IC_CaptureCallback>
 800300c:	e005      	b.n	800301a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f9e9 	bl	80033e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 f9fa 	bl	800340e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b01      	cmp	r3, #1
 800302c:	d10e      	bne.n	800304c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d107      	bne.n	800304c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f06f 0201 	mvn.w	r2, #1
 8003044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f9c3 	bl	80033d2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003056:	2b80      	cmp	r3, #128	; 0x80
 8003058:	d10e      	bne.n	8003078 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003064:	2b80      	cmp	r3, #128	; 0x80
 8003066:	d107      	bne.n	8003078 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 fd4c 	bl	8003b10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003082:	2b40      	cmp	r3, #64	; 0x40
 8003084:	d10e      	bne.n	80030a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003090:	2b40      	cmp	r3, #64	; 0x40
 8003092:	d107      	bne.n	80030a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800309c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f9bf 	bl	8003422 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	f003 0320 	and.w	r3, r3, #32
 80030ae:	2b20      	cmp	r3, #32
 80030b0:	d10e      	bne.n	80030d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f003 0320 	and.w	r3, r3, #32
 80030bc:	2b20      	cmp	r3, #32
 80030be:	d107      	bne.n	80030d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f06f 0220 	mvn.w	r2, #32
 80030c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 fd16 	bl	8003afc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030d0:	bf00      	nop
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e0b4      	b.n	800325c <HAL_TIM_PWM_ConfigChannel+0x184>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2202      	movs	r2, #2
 80030fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b0c      	cmp	r3, #12
 8003106:	f200 809f 	bhi.w	8003248 <HAL_TIM_PWM_ConfigChannel+0x170>
 800310a:	a201      	add	r2, pc, #4	; (adr r2, 8003110 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800310c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003110:	08003145 	.word	0x08003145
 8003114:	08003249 	.word	0x08003249
 8003118:	08003249 	.word	0x08003249
 800311c:	08003249 	.word	0x08003249
 8003120:	08003185 	.word	0x08003185
 8003124:	08003249 	.word	0x08003249
 8003128:	08003249 	.word	0x08003249
 800312c:	08003249 	.word	0x08003249
 8003130:	080031c7 	.word	0x080031c7
 8003134:	08003249 	.word	0x08003249
 8003138:	08003249 	.word	0x08003249
 800313c:	08003249 	.word	0x08003249
 8003140:	08003207 	.word	0x08003207
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f9f4 	bl	8003538 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	699a      	ldr	r2, [r3, #24]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 0208 	orr.w	r2, r2, #8
 800315e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	699a      	ldr	r2, [r3, #24]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0204 	bic.w	r2, r2, #4
 800316e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6999      	ldr	r1, [r3, #24]
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	691a      	ldr	r2, [r3, #16]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	619a      	str	r2, [r3, #24]
      break;
 8003182:	e062      	b.n	800324a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68b9      	ldr	r1, [r7, #8]
 800318a:	4618      	mov	r0, r3
 800318c:	f000 fa3a 	bl	8003604 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	699a      	ldr	r2, [r3, #24]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800319e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	699a      	ldr	r2, [r3, #24]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6999      	ldr	r1, [r3, #24]
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	021a      	lsls	r2, r3, #8
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	619a      	str	r2, [r3, #24]
      break;
 80031c4:	e041      	b.n	800324a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68b9      	ldr	r1, [r7, #8]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f000 fa85 	bl	80036dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	69da      	ldr	r2, [r3, #28]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f042 0208 	orr.w	r2, r2, #8
 80031e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69da      	ldr	r2, [r3, #28]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0204 	bic.w	r2, r2, #4
 80031f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	69d9      	ldr	r1, [r3, #28]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	691a      	ldr	r2, [r3, #16]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	61da      	str	r2, [r3, #28]
      break;
 8003204:	e021      	b.n	800324a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68b9      	ldr	r1, [r7, #8]
 800320c:	4618      	mov	r0, r3
 800320e:	f000 facf 	bl	80037b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	69da      	ldr	r2, [r3, #28]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003220:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	69da      	ldr	r2, [r3, #28]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003230:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	69d9      	ldr	r1, [r3, #28]
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	021a      	lsls	r2, r3, #8
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	61da      	str	r2, [r3, #28]
      break;
 8003246:	e000      	b.n	800324a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003248:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003274:	2b01      	cmp	r3, #1
 8003276:	d101      	bne.n	800327c <HAL_TIM_ConfigClockSource+0x18>
 8003278:	2302      	movs	r3, #2
 800327a:	e0a6      	b.n	80033ca <HAL_TIM_ConfigClockSource+0x166>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800329a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032a2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2b40      	cmp	r3, #64	; 0x40
 80032b2:	d067      	beq.n	8003384 <HAL_TIM_ConfigClockSource+0x120>
 80032b4:	2b40      	cmp	r3, #64	; 0x40
 80032b6:	d80b      	bhi.n	80032d0 <HAL_TIM_ConfigClockSource+0x6c>
 80032b8:	2b10      	cmp	r3, #16
 80032ba:	d073      	beq.n	80033a4 <HAL_TIM_ConfigClockSource+0x140>
 80032bc:	2b10      	cmp	r3, #16
 80032be:	d802      	bhi.n	80032c6 <HAL_TIM_ConfigClockSource+0x62>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d06f      	beq.n	80033a4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80032c4:	e078      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	d06c      	beq.n	80033a4 <HAL_TIM_ConfigClockSource+0x140>
 80032ca:	2b30      	cmp	r3, #48	; 0x30
 80032cc:	d06a      	beq.n	80033a4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80032ce:	e073      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80032d0:	2b70      	cmp	r3, #112	; 0x70
 80032d2:	d00d      	beq.n	80032f0 <HAL_TIM_ConfigClockSource+0x8c>
 80032d4:	2b70      	cmp	r3, #112	; 0x70
 80032d6:	d804      	bhi.n	80032e2 <HAL_TIM_ConfigClockSource+0x7e>
 80032d8:	2b50      	cmp	r3, #80	; 0x50
 80032da:	d033      	beq.n	8003344 <HAL_TIM_ConfigClockSource+0xe0>
 80032dc:	2b60      	cmp	r3, #96	; 0x60
 80032de:	d041      	beq.n	8003364 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80032e0:	e06a      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80032e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032e6:	d066      	beq.n	80033b6 <HAL_TIM_ConfigClockSource+0x152>
 80032e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ec:	d017      	beq.n	800331e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80032ee:	e063      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6818      	ldr	r0, [r3, #0]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	6899      	ldr	r1, [r3, #8]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	f000 fb20 	bl	8003944 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003312:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	609a      	str	r2, [r3, #8]
      break;
 800331c:	e04c      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	6899      	ldr	r1, [r3, #8]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	f000 fb09 	bl	8003944 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003340:	609a      	str	r2, [r3, #8]
      break;
 8003342:	e039      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6818      	ldr	r0, [r3, #0]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	6859      	ldr	r1, [r3, #4]
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	461a      	mov	r2, r3
 8003352:	f000 fa7d 	bl	8003850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2150      	movs	r1, #80	; 0x50
 800335c:	4618      	mov	r0, r3
 800335e:	f000 fad6 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 8003362:	e029      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	461a      	mov	r2, r3
 8003372:	f000 fa9c 	bl	80038ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2160      	movs	r1, #96	; 0x60
 800337c:	4618      	mov	r0, r3
 800337e:	f000 fac6 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 8003382:	e019      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	461a      	mov	r2, r3
 8003392:	f000 fa5d 	bl	8003850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2140      	movs	r1, #64	; 0x40
 800339c:	4618      	mov	r0, r3
 800339e:	f000 fab6 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 80033a2:	e009      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4619      	mov	r1, r3
 80033ae:	4610      	mov	r0, r2
 80033b0:	f000 faad 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 80033b4:	e000      	b.n	80033b8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80033b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b083      	sub	sp, #12
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr

0800340e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800340e:	b480      	push	{r7}
 8003410:	b083      	sub	sp, #12
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003422:	b480      	push	{r7}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
	...

08003438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a34      	ldr	r2, [pc, #208]	; (800351c <TIM_Base_SetConfig+0xe4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00f      	beq.n	8003470 <TIM_Base_SetConfig+0x38>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003456:	d00b      	beq.n	8003470 <TIM_Base_SetConfig+0x38>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a31      	ldr	r2, [pc, #196]	; (8003520 <TIM_Base_SetConfig+0xe8>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d007      	beq.n	8003470 <TIM_Base_SetConfig+0x38>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a30      	ldr	r2, [pc, #192]	; (8003524 <TIM_Base_SetConfig+0xec>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d003      	beq.n	8003470 <TIM_Base_SetConfig+0x38>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a2f      	ldr	r2, [pc, #188]	; (8003528 <TIM_Base_SetConfig+0xf0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d108      	bne.n	8003482 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003476:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	4313      	orrs	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a25      	ldr	r2, [pc, #148]	; (800351c <TIM_Base_SetConfig+0xe4>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d01b      	beq.n	80034c2 <TIM_Base_SetConfig+0x8a>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003490:	d017      	beq.n	80034c2 <TIM_Base_SetConfig+0x8a>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a22      	ldr	r2, [pc, #136]	; (8003520 <TIM_Base_SetConfig+0xe8>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d013      	beq.n	80034c2 <TIM_Base_SetConfig+0x8a>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a21      	ldr	r2, [pc, #132]	; (8003524 <TIM_Base_SetConfig+0xec>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d00f      	beq.n	80034c2 <TIM_Base_SetConfig+0x8a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a20      	ldr	r2, [pc, #128]	; (8003528 <TIM_Base_SetConfig+0xf0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00b      	beq.n	80034c2 <TIM_Base_SetConfig+0x8a>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a1f      	ldr	r2, [pc, #124]	; (800352c <TIM_Base_SetConfig+0xf4>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d007      	beq.n	80034c2 <TIM_Base_SetConfig+0x8a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a1e      	ldr	r2, [pc, #120]	; (8003530 <TIM_Base_SetConfig+0xf8>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d003      	beq.n	80034c2 <TIM_Base_SetConfig+0x8a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a1d      	ldr	r2, [pc, #116]	; (8003534 <TIM_Base_SetConfig+0xfc>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d108      	bne.n	80034d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	4313      	orrs	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a08      	ldr	r2, [pc, #32]	; (800351c <TIM_Base_SetConfig+0xe4>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d103      	bne.n	8003508 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	615a      	str	r2, [r3, #20]
}
 800350e:	bf00      	nop
 8003510:	3714      	adds	r7, #20
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	40010000 	.word	0x40010000
 8003520:	40000400 	.word	0x40000400
 8003524:	40000800 	.word	0x40000800
 8003528:	40000c00 	.word	0x40000c00
 800352c:	40014000 	.word	0x40014000
 8003530:	40014400 	.word	0x40014400
 8003534:	40014800 	.word	0x40014800

08003538 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	f023 0201 	bic.w	r2, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f023 0303 	bic.w	r3, r3, #3
 800356e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	4313      	orrs	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f023 0302 	bic.w	r3, r3, #2
 8003580:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	4313      	orrs	r3, r2
 800358a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a1c      	ldr	r2, [pc, #112]	; (8003600 <TIM_OC1_SetConfig+0xc8>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d10c      	bne.n	80035ae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f023 0308 	bic.w	r3, r3, #8
 800359a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f023 0304 	bic.w	r3, r3, #4
 80035ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a13      	ldr	r2, [pc, #76]	; (8003600 <TIM_OC1_SetConfig+0xc8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d111      	bne.n	80035da <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	621a      	str	r2, [r3, #32]
}
 80035f4:	bf00      	nop
 80035f6:	371c      	adds	r7, #28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	40010000 	.word	0x40010000

08003604 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003604:	b480      	push	{r7}
 8003606:	b087      	sub	sp, #28
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	f023 0210 	bic.w	r2, r3, #16
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800363a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	021b      	lsls	r3, r3, #8
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	4313      	orrs	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	f023 0320 	bic.w	r3, r3, #32
 800364e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	011b      	lsls	r3, r3, #4
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4313      	orrs	r3, r2
 800365a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a1e      	ldr	r2, [pc, #120]	; (80036d8 <TIM_OC2_SetConfig+0xd4>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d10d      	bne.n	8003680 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800366a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	4313      	orrs	r3, r2
 8003676:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800367e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a15      	ldr	r2, [pc, #84]	; (80036d8 <TIM_OC2_SetConfig+0xd4>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d113      	bne.n	80036b0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800368e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003696:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	621a      	str	r2, [r3, #32]
}
 80036ca:	bf00      	nop
 80036cc:	371c      	adds	r7, #28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	40010000 	.word	0x40010000

080036dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036dc:	b480      	push	{r7}
 80036de:	b087      	sub	sp, #28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800370a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f023 0303 	bic.w	r3, r3, #3
 8003712:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	4313      	orrs	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003724:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	021b      	lsls	r3, r3, #8
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	4313      	orrs	r3, r2
 8003730:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a1d      	ldr	r2, [pc, #116]	; (80037ac <TIM_OC3_SetConfig+0xd0>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d10d      	bne.n	8003756 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003740:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	021b      	lsls	r3, r3, #8
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	4313      	orrs	r3, r2
 800374c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a14      	ldr	r2, [pc, #80]	; (80037ac <TIM_OC3_SetConfig+0xd0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d113      	bne.n	8003786 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800376c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	4313      	orrs	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	697a      	ldr	r2, [r7, #20]
 800379e:	621a      	str	r2, [r3, #32]
}
 80037a0:	bf00      	nop
 80037a2:	371c      	adds	r7, #28
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	40010000 	.word	0x40010000

080037b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b087      	sub	sp, #28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69db      	ldr	r3, [r3, #28]
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	021b      	lsls	r3, r3, #8
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	031b      	lsls	r3, r3, #12
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	4313      	orrs	r3, r2
 8003806:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a10      	ldr	r2, [pc, #64]	; (800384c <TIM_OC4_SetConfig+0x9c>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d109      	bne.n	8003824 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003816:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	019b      	lsls	r3, r3, #6
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	4313      	orrs	r3, r2
 8003822:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	621a      	str	r2, [r3, #32]
}
 800383e:	bf00      	nop
 8003840:	371c      	adds	r7, #28
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40010000 	.word	0x40010000

08003850 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003850:	b480      	push	{r7}
 8003852:	b087      	sub	sp, #28
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	f023 0201 	bic.w	r2, r3, #1
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800387a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	4313      	orrs	r3, r2
 8003884:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f023 030a 	bic.w	r3, r3, #10
 800388c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4313      	orrs	r3, r2
 8003894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	621a      	str	r2, [r3, #32]
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b087      	sub	sp, #28
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	60f8      	str	r0, [r7, #12]
 80038b6:	60b9      	str	r1, [r7, #8]
 80038b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	f023 0210 	bic.w	r2, r3, #16
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	031b      	lsls	r3, r3, #12
 80038de:	697a      	ldr	r2, [r7, #20]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	621a      	str	r2, [r3, #32]
}
 8003902:	bf00      	nop
 8003904:	371c      	adds	r7, #28
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr

0800390e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800390e:	b480      	push	{r7}
 8003910:	b085      	sub	sp, #20
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
 8003916:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003924:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4313      	orrs	r3, r2
 800392c:	f043 0307 	orr.w	r3, r3, #7
 8003930:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	609a      	str	r2, [r3, #8]
}
 8003938:	bf00      	nop
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003944:	b480      	push	{r7}
 8003946:	b087      	sub	sp, #28
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800395e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	021a      	lsls	r2, r3, #8
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	431a      	orrs	r2, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4313      	orrs	r3, r2
 800396c:	697a      	ldr	r2, [r7, #20]
 800396e:	4313      	orrs	r3, r2
 8003970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	609a      	str	r2, [r3, #8]
}
 8003978:	bf00      	nop
 800397a:	371c      	adds	r7, #28
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003984:	b480      	push	{r7}
 8003986:	b087      	sub	sp, #28
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f003 031f 	and.w	r3, r3, #31
 8003996:	2201      	movs	r2, #1
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6a1a      	ldr	r2, [r3, #32]
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	43db      	mvns	r3, r3
 80039a6:	401a      	ands	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6a1a      	ldr	r2, [r3, #32]
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	f003 031f 	and.w	r3, r3, #31
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	fa01 f303 	lsl.w	r3, r1, r3
 80039bc:	431a      	orrs	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	621a      	str	r2, [r3, #32]
}
 80039c2:	bf00      	nop
 80039c4:	371c      	adds	r7, #28
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b085      	sub	sp, #20
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
 80039d6:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d101      	bne.n	80039e6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039e2:	2302      	movs	r3, #2
 80039e4:	e032      	b.n	8003a4c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2202      	movs	r2, #2
 80039f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a0c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a1e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003a62:	2300      	movs	r3, #0
 8003a64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d101      	bne.n	8003a74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003a70:	2302      	movs	r3, #2
 8003a72:	e03d      	b.n	8003af0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e03f      	b.n	8003bb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d106      	bne.n	8003b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f003 f8ec 	bl	8006d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2224      	movs	r2, #36	; 0x24
 8003b54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 fb93 	bl	8004294 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	691a      	ldr	r2, [r3, #16]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695a      	ldr	r2, [r3, #20]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68da      	ldr	r2, [r3, #12]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2220      	movs	r2, #32
 8003bb0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b088      	sub	sp, #32
 8003bc2:	af02      	add	r7, sp, #8
 8003bc4:	60f8      	str	r0, [r7, #12]
 8003bc6:	60b9      	str	r1, [r7, #8]
 8003bc8:	603b      	str	r3, [r7, #0]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b20      	cmp	r3, #32
 8003bdc:	f040 8083 	bne.w	8003ce6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d002      	beq.n	8003bec <HAL_UART_Transmit+0x2e>
 8003be6:	88fb      	ldrh	r3, [r7, #6]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e07b      	b.n	8003ce8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d101      	bne.n	8003bfe <HAL_UART_Transmit+0x40>
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	e074      	b.n	8003ce8 <HAL_UART_Transmit+0x12a>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2221      	movs	r2, #33	; 0x21
 8003c10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003c14:	f7fc ff06 	bl	8000a24 <HAL_GetTick>
 8003c18:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	88fa      	ldrh	r2, [r7, #6]
 8003c1e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	88fa      	ldrh	r2, [r7, #6]
 8003c24:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c26:	e042      	b.n	8003cae <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3e:	d122      	bne.n	8003c86 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	2200      	movs	r2, #0
 8003c48:	2180      	movs	r1, #128	; 0x80
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 f9b6 	bl	8003fbc <UART_WaitOnFlagUntilTimeout>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e046      	b.n	8003ce8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	881b      	ldrh	r3, [r3, #0]
 8003c62:	461a      	mov	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c6c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d103      	bne.n	8003c7e <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	3302      	adds	r3, #2
 8003c7a:	60bb      	str	r3, [r7, #8]
 8003c7c:	e017      	b.n	8003cae <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	3301      	adds	r3, #1
 8003c82:	60bb      	str	r3, [r7, #8]
 8003c84:	e013      	b.n	8003cae <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	2180      	movs	r1, #128	; 0x80
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 f993 	bl	8003fbc <UART_WaitOnFlagUntilTimeout>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e023      	b.n	8003ce8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	1c5a      	adds	r2, r3, #1
 8003ca4:	60ba      	str	r2, [r7, #8]
 8003ca6:	781a      	ldrb	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1b7      	bne.n	8003c28 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2140      	movs	r1, #64	; 0x40
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f97a 	bl	8003fbc <UART_WaitOnFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e00a      	b.n	8003ce8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	e000      	b.n	8003ce8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003ce6:	2302      	movs	r3, #2
  }
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b20      	cmp	r3, #32
 8003d08:	d140      	bne.n	8003d8c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <HAL_UART_Receive_IT+0x26>
 8003d10:	88fb      	ldrh	r3, [r7, #6]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e039      	b.n	8003d8e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d101      	bne.n	8003d28 <HAL_UART_Receive_IT+0x38>
 8003d24:	2302      	movs	r3, #2
 8003d26:	e032      	b.n	8003d8e <HAL_UART_Receive_IT+0x9e>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	88fa      	ldrh	r2, [r7, #6]
 8003d3a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	88fa      	ldrh	r2, [r7, #6]
 8003d40:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2222      	movs	r2, #34	; 0x22
 8003d4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d66:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	695a      	ldr	r2, [r3, #20]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0201 	orr.w	r2, r2, #1
 8003d76:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68da      	ldr	r2, [r3, #12]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0220 	orr.w	r2, r2, #32
 8003d86:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	e000      	b.n	8003d8e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003d8c:	2302      	movs	r3, #2
  }
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
	...

08003d9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10d      	bne.n	8003dee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	f003 0320 	and.w	r3, r3, #32
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d008      	beq.n	8003dee <HAL_UART_IRQHandler+0x52>
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f9d2 	bl	8004190 <UART_Receive_IT>
      return;
 8003dec:	e0cc      	b.n	8003f88 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f000 80ab 	beq.w	8003f4c <HAL_UART_IRQHandler+0x1b0>
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d105      	bne.n	8003e0c <HAL_UART_IRQHandler+0x70>
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f000 80a0 	beq.w	8003f4c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00a      	beq.n	8003e2c <HAL_UART_IRQHandler+0x90>
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e24:	f043 0201 	orr.w	r2, r3, #1
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	f003 0304 	and.w	r3, r3, #4
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00a      	beq.n	8003e4c <HAL_UART_IRQHandler+0xb0>
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d005      	beq.n	8003e4c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e44:	f043 0202 	orr.w	r2, r3, #2
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00a      	beq.n	8003e6c <HAL_UART_IRQHandler+0xd0>
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d005      	beq.n	8003e6c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e64:	f043 0204 	orr.w	r2, r3, #4
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00a      	beq.n	8003e8c <HAL_UART_IRQHandler+0xf0>
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d005      	beq.n	8003e8c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e84:	f043 0208 	orr.w	r2, r3, #8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d078      	beq.n	8003f86 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f003 0320 	and.w	r3, r3, #32
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d007      	beq.n	8003eae <HAL_UART_IRQHandler+0x112>
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	f003 0320 	and.w	r3, r3, #32
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d002      	beq.n	8003eae <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f000 f971 	bl	8004190 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb8:	2b40      	cmp	r3, #64	; 0x40
 8003eba:	bf0c      	ite	eq
 8003ebc:	2301      	moveq	r3, #1
 8003ebe:	2300      	movne	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d102      	bne.n	8003ed6 <HAL_UART_IRQHandler+0x13a>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d031      	beq.n	8003f3a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f8ba 	bl	8004050 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee6:	2b40      	cmp	r3, #64	; 0x40
 8003ee8:	d123      	bne.n	8003f32 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	695a      	ldr	r2, [r3, #20]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ef8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d013      	beq.n	8003f2a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f06:	4a22      	ldr	r2, [pc, #136]	; (8003f90 <HAL_UART_IRQHandler+0x1f4>)
 8003f08:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fc fed1 	bl	8000cb6 <HAL_DMA_Abort_IT>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d016      	beq.n	8003f48 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f24:	4610      	mov	r0, r2
 8003f26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f28:	e00e      	b.n	8003f48 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f83c 	bl	8003fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f30:	e00a      	b.n	8003f48 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f838 	bl	8003fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f38:	e006      	b.n	8003f48 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f834 	bl	8003fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003f46:	e01e      	b.n	8003f86 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f48:	bf00      	nop
    return;
 8003f4a:	e01c      	b.n	8003f86 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d008      	beq.n	8003f68 <HAL_UART_IRQHandler+0x1cc>
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 f8a7 	bl	80040b4 <UART_Transmit_IT>
    return;
 8003f66:	e00f      	b.n	8003f88 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <HAL_UART_IRQHandler+0x1ec>
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f8ef 	bl	8004160 <UART_EndTransmit_IT>
    return;
 8003f82:	bf00      	nop
 8003f84:	e000      	b.n	8003f88 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003f86:	bf00      	nop
  }
}
 8003f88:	3720      	adds	r7, #32
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	0800408d 	.word	0x0800408d

08003f94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	603b      	str	r3, [r7, #0]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fcc:	e02c      	b.n	8004028 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd4:	d028      	beq.n	8004028 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d007      	beq.n	8003fec <UART_WaitOnFlagUntilTimeout+0x30>
 8003fdc:	f7fc fd22 	bl	8000a24 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d21d      	bcs.n	8004028 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ffa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695a      	ldr	r2, [r3, #20]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f022 0201 	bic.w	r2, r2, #1
 800400a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2220      	movs	r2, #32
 8004010:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e00f      	b.n	8004048 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	4013      	ands	r3, r2
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	429a      	cmp	r2, r3
 8004036:	bf0c      	ite	eq
 8004038:	2301      	moveq	r3, #1
 800403a:	2300      	movne	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	79fb      	ldrb	r3, [r7, #7]
 8004042:	429a      	cmp	r2, r3
 8004044:	d0c3      	beq.n	8003fce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004066:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695a      	ldr	r2, [r3, #20]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004098:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f7ff ff7e 	bl	8003fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040ac:	bf00      	nop
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b21      	cmp	r3, #33	; 0x21
 80040c6:	d144      	bne.n	8004152 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040d0:	d11a      	bne.n	8004108 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	881b      	ldrh	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040e6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d105      	bne.n	80040fc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	1c9a      	adds	r2, r3, #2
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	621a      	str	r2, [r3, #32]
 80040fa:	e00e      	b.n	800411a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	621a      	str	r2, [r3, #32]
 8004106:	e008      	b.n	800411a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	1c59      	adds	r1, r3, #1
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6211      	str	r1, [r2, #32]
 8004112:	781a      	ldrb	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800411e:	b29b      	uxth	r3, r3
 8004120:	3b01      	subs	r3, #1
 8004122:	b29b      	uxth	r3, r3
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	4619      	mov	r1, r3
 8004128:	84d1      	strh	r1, [r2, #38]	; 0x26
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10f      	bne.n	800414e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68da      	ldr	r2, [r3, #12]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800413c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68da      	ldr	r2, [r3, #12]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800414c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800414e:	2300      	movs	r3, #0
 8004150:	e000      	b.n	8004154 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004152:	2302      	movs	r3, #2
  }
}
 8004154:	4618      	mov	r0, r3
 8004156:	3714      	adds	r7, #20
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68da      	ldr	r2, [r3, #12]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004176:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2220      	movs	r2, #32
 800417c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f7ff ff07 	bl	8003f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3708      	adds	r7, #8
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b22      	cmp	r3, #34	; 0x22
 80041a2:	d171      	bne.n	8004288 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ac:	d123      	bne.n	80041f6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10e      	bne.n	80041da <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d2:	1c9a      	adds	r2, r3, #2
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	629a      	str	r2, [r3, #40]	; 0x28
 80041d8:	e029      	b.n	800422e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	629a      	str	r2, [r3, #40]	; 0x28
 80041f4:	e01b      	b.n	800422e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10a      	bne.n	8004214 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6858      	ldr	r0, [r3, #4]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004208:	1c59      	adds	r1, r3, #1
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	6291      	str	r1, [r2, #40]	; 0x28
 800420e:	b2c2      	uxtb	r2, r0
 8004210:	701a      	strb	r2, [r3, #0]
 8004212:	e00c      	b.n	800422e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	b2da      	uxtb	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004220:	1c58      	adds	r0, r3, #1
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	6288      	str	r0, [r1, #40]	; 0x28
 8004226:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800422a:	b2d2      	uxtb	r2, r2
 800422c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004232:	b29b      	uxth	r3, r3
 8004234:	3b01      	subs	r3, #1
 8004236:	b29b      	uxth	r3, r3
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	4619      	mov	r1, r3
 800423c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800423e:	2b00      	cmp	r3, #0
 8004240:	d120      	bne.n	8004284 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0220 	bic.w	r2, r2, #32
 8004250:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68da      	ldr	r2, [r3, #12]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004260:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	695a      	ldr	r2, [r3, #20]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0201 	bic.w	r2, r2, #1
 8004270:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 fbf4 	bl	8004a68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004280:	2300      	movs	r3, #0
 8004282:	e002      	b.n	800428a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	e000      	b.n	800428a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
  }
}
 800428a:	4618      	mov	r0, r3
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004294:	b5b0      	push	{r4, r5, r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689a      	ldr	r2, [r3, #8]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	431a      	orrs	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80042d4:	f023 030c 	bic.w	r3, r3, #12
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6812      	ldr	r2, [r2, #0]
 80042dc:	68f9      	ldr	r1, [r7, #12]
 80042de:	430b      	orrs	r3, r1
 80042e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	699a      	ldr	r2, [r3, #24]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004300:	f040 80e4 	bne.w	80044cc <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4aab      	ldr	r2, [pc, #684]	; (80045b8 <UART_SetConfig+0x324>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d004      	beq.n	8004318 <UART_SetConfig+0x84>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4aaa      	ldr	r2, [pc, #680]	; (80045bc <UART_SetConfig+0x328>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d16c      	bne.n	80043f2 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004318:	f7fe f9d8 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 800431c:	4602      	mov	r2, r0
 800431e:	4613      	mov	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	4413      	add	r3, r2
 8004324:	009a      	lsls	r2, r3, #2
 8004326:	441a      	add	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004332:	4aa3      	ldr	r2, [pc, #652]	; (80045c0 <UART_SetConfig+0x32c>)
 8004334:	fba2 2303 	umull	r2, r3, r2, r3
 8004338:	095b      	lsrs	r3, r3, #5
 800433a:	011c      	lsls	r4, r3, #4
 800433c:	f7fe f9c6 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 8004340:	4602      	mov	r2, r0
 8004342:	4613      	mov	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4413      	add	r3, r2
 8004348:	009a      	lsls	r2, r3, #2
 800434a:	441a      	add	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	fbb2 f5f3 	udiv	r5, r2, r3
 8004356:	f7fe f9b9 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 800435a:	4602      	mov	r2, r0
 800435c:	4613      	mov	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	009a      	lsls	r2, r3, #2
 8004364:	441a      	add	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004370:	4a93      	ldr	r2, [pc, #588]	; (80045c0 <UART_SetConfig+0x32c>)
 8004372:	fba2 2303 	umull	r2, r3, r2, r3
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	2264      	movs	r2, #100	; 0x64
 800437a:	fb02 f303 	mul.w	r3, r2, r3
 800437e:	1aeb      	subs	r3, r5, r3
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	3332      	adds	r3, #50	; 0x32
 8004384:	4a8e      	ldr	r2, [pc, #568]	; (80045c0 <UART_SetConfig+0x32c>)
 8004386:	fba2 2303 	umull	r2, r3, r2, r3
 800438a:	095b      	lsrs	r3, r3, #5
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004392:	441c      	add	r4, r3
 8004394:	f7fe f99a 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 8004398:	4602      	mov	r2, r0
 800439a:	4613      	mov	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	009a      	lsls	r2, r3, #2
 80043a2:	441a      	add	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	fbb2 f5f3 	udiv	r5, r2, r3
 80043ae:	f7fe f98d 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 80043b2:	4602      	mov	r2, r0
 80043b4:	4613      	mov	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	4413      	add	r3, r2
 80043ba:	009a      	lsls	r2, r3, #2
 80043bc:	441a      	add	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c8:	4a7d      	ldr	r2, [pc, #500]	; (80045c0 <UART_SetConfig+0x32c>)
 80043ca:	fba2 2303 	umull	r2, r3, r2, r3
 80043ce:	095b      	lsrs	r3, r3, #5
 80043d0:	2264      	movs	r2, #100	; 0x64
 80043d2:	fb02 f303 	mul.w	r3, r2, r3
 80043d6:	1aeb      	subs	r3, r5, r3
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	3332      	adds	r3, #50	; 0x32
 80043dc:	4a78      	ldr	r2, [pc, #480]	; (80045c0 <UART_SetConfig+0x32c>)
 80043de:	fba2 2303 	umull	r2, r3, r2, r3
 80043e2:	095b      	lsrs	r3, r3, #5
 80043e4:	f003 0207 	and.w	r2, r3, #7
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4422      	add	r2, r4
 80043ee:	609a      	str	r2, [r3, #8]
 80043f0:	e154      	b.n	800469c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80043f2:	f7fe f957 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 80043f6:	4602      	mov	r2, r0
 80043f8:	4613      	mov	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	4413      	add	r3, r2
 80043fe:	009a      	lsls	r2, r3, #2
 8004400:	441a      	add	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	fbb2 f3f3 	udiv	r3, r2, r3
 800440c:	4a6c      	ldr	r2, [pc, #432]	; (80045c0 <UART_SetConfig+0x32c>)
 800440e:	fba2 2303 	umull	r2, r3, r2, r3
 8004412:	095b      	lsrs	r3, r3, #5
 8004414:	011c      	lsls	r4, r3, #4
 8004416:	f7fe f945 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 800441a:	4602      	mov	r2, r0
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	009a      	lsls	r2, r3, #2
 8004424:	441a      	add	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004430:	f7fe f938 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 8004434:	4602      	mov	r2, r0
 8004436:	4613      	mov	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	4413      	add	r3, r2
 800443c:	009a      	lsls	r2, r3, #2
 800443e:	441a      	add	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	fbb2 f3f3 	udiv	r3, r2, r3
 800444a:	4a5d      	ldr	r2, [pc, #372]	; (80045c0 <UART_SetConfig+0x32c>)
 800444c:	fba2 2303 	umull	r2, r3, r2, r3
 8004450:	095b      	lsrs	r3, r3, #5
 8004452:	2264      	movs	r2, #100	; 0x64
 8004454:	fb02 f303 	mul.w	r3, r2, r3
 8004458:	1aeb      	subs	r3, r5, r3
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	3332      	adds	r3, #50	; 0x32
 800445e:	4a58      	ldr	r2, [pc, #352]	; (80045c0 <UART_SetConfig+0x32c>)
 8004460:	fba2 2303 	umull	r2, r3, r2, r3
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800446c:	441c      	add	r4, r3
 800446e:	f7fe f919 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 8004472:	4602      	mov	r2, r0
 8004474:	4613      	mov	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	009a      	lsls	r2, r3, #2
 800447c:	441a      	add	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	fbb2 f5f3 	udiv	r5, r2, r3
 8004488:	f7fe f90c 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 800448c:	4602      	mov	r2, r0
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	009a      	lsls	r2, r3, #2
 8004496:	441a      	add	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a2:	4a47      	ldr	r2, [pc, #284]	; (80045c0 <UART_SetConfig+0x32c>)
 80044a4:	fba2 2303 	umull	r2, r3, r2, r3
 80044a8:	095b      	lsrs	r3, r3, #5
 80044aa:	2264      	movs	r2, #100	; 0x64
 80044ac:	fb02 f303 	mul.w	r3, r2, r3
 80044b0:	1aeb      	subs	r3, r5, r3
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	3332      	adds	r3, #50	; 0x32
 80044b6:	4a42      	ldr	r2, [pc, #264]	; (80045c0 <UART_SetConfig+0x32c>)
 80044b8:	fba2 2303 	umull	r2, r3, r2, r3
 80044bc:	095b      	lsrs	r3, r3, #5
 80044be:	f003 0207 	and.w	r2, r3, #7
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4422      	add	r2, r4
 80044c8:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80044ca:	e0e7      	b.n	800469c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a39      	ldr	r2, [pc, #228]	; (80045b8 <UART_SetConfig+0x324>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d004      	beq.n	80044e0 <UART_SetConfig+0x24c>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a38      	ldr	r2, [pc, #224]	; (80045bc <UART_SetConfig+0x328>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d171      	bne.n	80045c4 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80044e0:	f7fe f8f4 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 80044e4:	4602      	mov	r2, r0
 80044e6:	4613      	mov	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	009a      	lsls	r2, r3, #2
 80044ee:	441a      	add	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fa:	4a31      	ldr	r2, [pc, #196]	; (80045c0 <UART_SetConfig+0x32c>)
 80044fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004500:	095b      	lsrs	r3, r3, #5
 8004502:	011c      	lsls	r4, r3, #4
 8004504:	f7fe f8e2 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 8004508:	4602      	mov	r2, r0
 800450a:	4613      	mov	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	4413      	add	r3, r2
 8004510:	009a      	lsls	r2, r3, #2
 8004512:	441a      	add	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	fbb2 f5f3 	udiv	r5, r2, r3
 800451e:	f7fe f8d5 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 8004522:	4602      	mov	r2, r0
 8004524:	4613      	mov	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	4413      	add	r3, r2
 800452a:	009a      	lsls	r2, r3, #2
 800452c:	441a      	add	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	fbb2 f3f3 	udiv	r3, r2, r3
 8004538:	4a21      	ldr	r2, [pc, #132]	; (80045c0 <UART_SetConfig+0x32c>)
 800453a:	fba2 2303 	umull	r2, r3, r2, r3
 800453e:	095b      	lsrs	r3, r3, #5
 8004540:	2264      	movs	r2, #100	; 0x64
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	1aeb      	subs	r3, r5, r3
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	3332      	adds	r3, #50	; 0x32
 800454c:	4a1c      	ldr	r2, [pc, #112]	; (80045c0 <UART_SetConfig+0x32c>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	095b      	lsrs	r3, r3, #5
 8004554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004558:	441c      	add	r4, r3
 800455a:	f7fe f8b7 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 800455e:	4602      	mov	r2, r0
 8004560:	4613      	mov	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	4413      	add	r3, r2
 8004566:	009a      	lsls	r2, r3, #2
 8004568:	441a      	add	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	fbb2 f5f3 	udiv	r5, r2, r3
 8004574:	f7fe f8aa 	bl	80026cc <HAL_RCC_GetPCLK2Freq>
 8004578:	4602      	mov	r2, r0
 800457a:	4613      	mov	r3, r2
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	009a      	lsls	r2, r3, #2
 8004582:	441a      	add	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	fbb2 f3f3 	udiv	r3, r2, r3
 800458e:	4a0c      	ldr	r2, [pc, #48]	; (80045c0 <UART_SetConfig+0x32c>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
 8004594:	095b      	lsrs	r3, r3, #5
 8004596:	2264      	movs	r2, #100	; 0x64
 8004598:	fb02 f303 	mul.w	r3, r2, r3
 800459c:	1aeb      	subs	r3, r5, r3
 800459e:	011b      	lsls	r3, r3, #4
 80045a0:	3332      	adds	r3, #50	; 0x32
 80045a2:	4a07      	ldr	r2, [pc, #28]	; (80045c0 <UART_SetConfig+0x32c>)
 80045a4:	fba2 2303 	umull	r2, r3, r2, r3
 80045a8:	095b      	lsrs	r3, r3, #5
 80045aa:	f003 020f 	and.w	r2, r3, #15
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4422      	add	r2, r4
 80045b4:	609a      	str	r2, [r3, #8]
 80045b6:	e071      	b.n	800469c <UART_SetConfig+0x408>
 80045b8:	40011000 	.word	0x40011000
 80045bc:	40011400 	.word	0x40011400
 80045c0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80045c4:	f7fe f86e 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 80045c8:	4602      	mov	r2, r0
 80045ca:	4613      	mov	r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	4413      	add	r3, r2
 80045d0:	009a      	lsls	r2, r3, #2
 80045d2:	441a      	add	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	fbb2 f3f3 	udiv	r3, r2, r3
 80045de:	4a31      	ldr	r2, [pc, #196]	; (80046a4 <UART_SetConfig+0x410>)
 80045e0:	fba2 2303 	umull	r2, r3, r2, r3
 80045e4:	095b      	lsrs	r3, r3, #5
 80045e6:	011c      	lsls	r4, r3, #4
 80045e8:	f7fe f85c 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 80045ec:	4602      	mov	r2, r0
 80045ee:	4613      	mov	r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	4413      	add	r3, r2
 80045f4:	009a      	lsls	r2, r3, #2
 80045f6:	441a      	add	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	fbb2 f5f3 	udiv	r5, r2, r3
 8004602:	f7fe f84f 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 8004606:	4602      	mov	r2, r0
 8004608:	4613      	mov	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	009a      	lsls	r2, r3, #2
 8004610:	441a      	add	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	fbb2 f3f3 	udiv	r3, r2, r3
 800461c:	4a21      	ldr	r2, [pc, #132]	; (80046a4 <UART_SetConfig+0x410>)
 800461e:	fba2 2303 	umull	r2, r3, r2, r3
 8004622:	095b      	lsrs	r3, r3, #5
 8004624:	2264      	movs	r2, #100	; 0x64
 8004626:	fb02 f303 	mul.w	r3, r2, r3
 800462a:	1aeb      	subs	r3, r5, r3
 800462c:	011b      	lsls	r3, r3, #4
 800462e:	3332      	adds	r3, #50	; 0x32
 8004630:	4a1c      	ldr	r2, [pc, #112]	; (80046a4 <UART_SetConfig+0x410>)
 8004632:	fba2 2303 	umull	r2, r3, r2, r3
 8004636:	095b      	lsrs	r3, r3, #5
 8004638:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800463c:	441c      	add	r4, r3
 800463e:	f7fe f831 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 8004642:	4602      	mov	r2, r0
 8004644:	4613      	mov	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	009a      	lsls	r2, r3, #2
 800464c:	441a      	add	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	fbb2 f5f3 	udiv	r5, r2, r3
 8004658:	f7fe f824 	bl	80026a4 <HAL_RCC_GetPCLK1Freq>
 800465c:	4602      	mov	r2, r0
 800465e:	4613      	mov	r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	4413      	add	r3, r2
 8004664:	009a      	lsls	r2, r3, #2
 8004666:	441a      	add	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004672:	4a0c      	ldr	r2, [pc, #48]	; (80046a4 <UART_SetConfig+0x410>)
 8004674:	fba2 2303 	umull	r2, r3, r2, r3
 8004678:	095b      	lsrs	r3, r3, #5
 800467a:	2264      	movs	r2, #100	; 0x64
 800467c:	fb02 f303 	mul.w	r3, r2, r3
 8004680:	1aeb      	subs	r3, r5, r3
 8004682:	011b      	lsls	r3, r3, #4
 8004684:	3332      	adds	r3, #50	; 0x32
 8004686:	4a07      	ldr	r2, [pc, #28]	; (80046a4 <UART_SetConfig+0x410>)
 8004688:	fba2 2303 	umull	r2, r3, r2, r3
 800468c:	095b      	lsrs	r3, r3, #5
 800468e:	f003 020f 	and.w	r2, r3, #15
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4422      	add	r2, r4
 8004698:	609a      	str	r2, [r3, #8]
}
 800469a:	e7ff      	b.n	800469c <UART_SetConfig+0x408>
 800469c:	bf00      	nop
 800469e:	3710      	adds	r7, #16
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bdb0      	pop	{r4, r5, r7, pc}
 80046a4:	51eb851f 	.word	0x51eb851f

080046a8 <fan_init>:
 * f(STM32F4) = 84MHz ; f(PWM) = 10KHz ; Counter Period = 100 -> Prescaler = 84MHz/(10KHz*100) = 84
 * 
 */
#include "fan.h"

void fan_init(){
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b092      	sub	sp, #72	; 0x48
 80046ac:	af00      	add	r7, sp, #0
  //Copy from CubeMX
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80046b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	605a      	str	r2, [r3, #4]
 80046c2:	609a      	str	r2, [r3, #8]
 80046c4:	60da      	str	r2, [r3, #12]
 80046c6:	611a      	str	r2, [r3, #16]
 80046c8:	615a      	str	r2, [r3, #20]
 80046ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80046cc:	1d3b      	adds	r3, r7, #4
 80046ce:	2220      	movs	r2, #32
 80046d0:	2100      	movs	r1, #0
 80046d2:	4618      	mov	r0, r3
 80046d4:	f003 fbd6 	bl	8007e84 <memset>

  htim1.Instance = TIM1;
 80046d8:	4b40      	ldr	r3, [pc, #256]	; (80047dc <fan_init+0x134>)
 80046da:	4a41      	ldr	r2, [pc, #260]	; (80047e0 <fan_init+0x138>)
 80046dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 80046de:	4b3f      	ldr	r3, [pc, #252]	; (80047dc <fan_init+0x134>)
 80046e0:	2254      	movs	r2, #84	; 0x54
 80046e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046e4:	4b3d      	ldr	r3, [pc, #244]	; (80047dc <fan_init+0x134>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80046ea:	4b3c      	ldr	r3, [pc, #240]	; (80047dc <fan_init+0x134>)
 80046ec:	2264      	movs	r2, #100	; 0x64
 80046ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046f0:	4b3a      	ldr	r3, [pc, #232]	; (80047dc <fan_init+0x134>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80046f6:	4b39      	ldr	r3, [pc, #228]	; (80047dc <fan_init+0x134>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046fc:	4b37      	ldr	r3, [pc, #220]	; (80047dc <fan_init+0x134>)
 80046fe:	2200      	movs	r2, #0
 8004700:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004702:	4836      	ldr	r0, [pc, #216]	; (80047dc <fan_init+0x134>)
 8004704:	f7fe fb83 	bl	8002e0e <HAL_TIM_PWM_Init>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <fan_init+0x6a>
  {
    Error_Handler();
 800470e:	f001 fb85 	bl	8005e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004712:	2300      	movs	r3, #0
 8004714:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004716:	2300      	movs	r3, #0
 8004718:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800471a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800471e:	4619      	mov	r1, r3
 8004720:	482e      	ldr	r0, [pc, #184]	; (80047dc <fan_init+0x134>)
 8004722:	f7ff f954 	bl	80039ce <HAL_TIMEx_MasterConfigSynchronization>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <fan_init+0x88>
  {
    Error_Handler();
 800472c:	f001 fb76 	bl	8005e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004730:	2360      	movs	r3, #96	; 0x60
 8004732:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004734:	2300      	movs	r3, #0
 8004736:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004738:	2300      	movs	r3, #0
 800473a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800473c:	2300      	movs	r3, #0
 800473e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004740:	2300      	movs	r3, #0
 8004742:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004744:	2300      	movs	r3, #0
 8004746:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004748:	2300      	movs	r3, #0
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800474c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004750:	2200      	movs	r2, #0
 8004752:	4619      	mov	r1, r3
 8004754:	4821      	ldr	r0, [pc, #132]	; (80047dc <fan_init+0x134>)
 8004756:	f7fe fcbf 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <fan_init+0xbc>
  {
    Error_Handler();
 8004760:	f001 fb5c 	bl	8005e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004764:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004768:	220c      	movs	r2, #12
 800476a:	4619      	mov	r1, r3
 800476c:	481b      	ldr	r0, [pc, #108]	; (80047dc <fan_init+0x134>)
 800476e:	f7fe fcb3 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <fan_init+0xd4>
  {
    Error_Handler();
 8004778:	f001 fb50 	bl	8005e1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800477c:	2300      	movs	r3, #0
 800477e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004780:	2300      	movs	r3, #0
 8004782:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004784:	2300      	movs	r3, #0
 8004786:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004788:	2300      	movs	r3, #0
 800478a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004790:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004794:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004796:	2300      	movs	r3, #0
 8004798:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800479a:	1d3b      	adds	r3, r7, #4
 800479c:	4619      	mov	r1, r3
 800479e:	480f      	ldr	r0, [pc, #60]	; (80047dc <fan_init+0x134>)
 80047a0:	f7ff f95a 	bl	8003a58 <HAL_TIMEx_ConfigBreakDeadTime>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <fan_init+0x106>
  {
    Error_Handler();
 80047aa:	f001 fb37 	bl	8005e1c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80047ae:	480b      	ldr	r0, [pc, #44]	; (80047dc <fan_init+0x134>)
 80047b0:	f002 fa36 	bl	8006c20 <HAL_TIM_MspPostInit>
  //End copy from CubeMX
  
  /* PWM1 and PWM2 set */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80047b4:	2100      	movs	r1, #0
 80047b6:	4809      	ldr	r0, [pc, #36]	; (80047dc <fan_init+0x134>)
 80047b8:	f7fe fb54 	bl	8002e64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80047bc:	210c      	movs	r1, #12
 80047be:	4807      	ldr	r0, [pc, #28]	; (80047dc <fan_init+0x134>)
 80047c0:	f7fe fb50 	bl	8002e64 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);	// 0/100
 80047c4:	4b05      	ldr	r3, [pc, #20]	; (80047dc <fan_init+0x134>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2200      	movs	r2, #0
 80047ca:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);	// 0/100
 80047cc:	4b03      	ldr	r3, [pc, #12]	; (80047dc <fan_init+0x134>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2200      	movs	r2, #0
 80047d2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80047d4:	bf00      	nop
 80047d6:	3748      	adds	r7, #72	; 0x48
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	200004fc 	.word	0x200004fc
 80047e0:	40010000 	.word	0x40010000

080047e4 <fan_1_run>:
void fan_1_stop(){
//  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1); dau ra bi floating point
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 100);	//Do thiet ke mach dang de keo len
}

void fan_1_run(uint8_t level){
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
  if(level > 100) level = 100;
 80047ee:	79fb      	ldrb	r3, [r7, #7]
 80047f0:	2b64      	cmp	r3, #100	; 0x64
 80047f2:	d901      	bls.n	80047f8 <fan_1_run+0x14>
 80047f4:	2364      	movs	r3, #100	; 0x64
 80047f6:	71fb      	strb	r3, [r7, #7]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 100 - level);
 80047f8:	79fb      	ldrb	r3, [r7, #7]
 80047fa:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 80047fe:	4b04      	ldr	r3, [pc, #16]	; (8004810 <fan_1_run+0x2c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	200004fc 	.word	0x200004fc

08004814 <fan_2_run>:
void fan_2_stop(){
//	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 100);
}

void fan_2_run(uint8_t level){
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 100 - level);
 800481e:	79fb      	ldrb	r3, [r7, #7]
 8004820:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8004824:	4b04      	ldr	r3, [pc, #16]	; (8004838 <fan_2_run+0x24>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	641a      	str	r2, [r3, #64]	; 0x40
}
 800482a:	bf00      	nop
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	200004fc 	.word	0x200004fc

0800483c <main>:
int nightmode ;
int filmode;
int ctrmode;

int main(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004842:	f7fc f889 	bl	8000958 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004846:	f000 fff9 	bl	800583c <SystemClock_Config>

  /* Khởi tạo sử dụng các chân ngoại vi */

  MX_GPIO_Init();
 800484a:	f001 fa6b 	bl	8005d24 <MX_GPIO_Init>
  MX_I2C1_Init();
 800484e:	f001 f85f 	bl	8005910 <MX_I2C1_Init>
  MX_SPI2_Init();
 8004852:	f001 f88b 	bl	800596c <MX_SPI2_Init>
  MX_TIM1_Init();
 8004856:	f001 f8bf 	bl	80059d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800485a:	f001 f94b 	bl	8005af4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800485e:	f001 f9d3 	bl	8005c08 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8004862:	f001 fa35 	bl	8005cd0 <MX_USART1_UART_Init>
  sensirion_i2c_init();
 8004866:	f001 fcc3 	bl	80061f0 <sensirion_i2c_init>
  tft_init();
 800486a:	f002 fc3b 	bl	80070e4 <tft_init>
  fan_init();
 800486e:	f7ff ff1b 	bl	80046a8 <fan_init>
  tft_puts_image(vht1);
 8004872:	4864      	ldr	r0, [pc, #400]	; (8004a04 <main+0x1c8>)
 8004874:	f002 ff8a 	bl	800778c <tft_puts_image>
  HAL_Delay(3000);
 8004878:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800487c:	f7fc f8de 	bl	8000a3c <HAL_Delay>
  tft_fill(0,0,320,240,BLACK);
 8004880:	2300      	movs	r3, #0
 8004882:	9300      	str	r3, [sp, #0]
 8004884:	23f0      	movs	r3, #240	; 0xf0
 8004886:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800488a:	2100      	movs	r1, #0
 800488c:	2000      	movs	r0, #0
 800488e:	f002 ff37 	bl	8007700 <tft_fill>
  POINT_COLOR=CYAN;
 8004892:	4b5d      	ldr	r3, [pc, #372]	; (8004a08 <main+0x1cc>)
 8004894:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8004898:	801a      	strh	r2, [r3, #0]
  tft_puts26x48(58,3,(int8_t*)" Viettel",TFT_STRING_MODE_NO_BACKGROUND);
 800489a:	2301      	movs	r3, #1
 800489c:	4a5b      	ldr	r2, [pc, #364]	; (8004a0c <main+0x1d0>)
 800489e:	2103      	movs	r1, #3
 80048a0:	203a      	movs	r0, #58	; 0x3a
 80048a2:	f002 fe25 	bl	80074f0 <tft_puts26x48>
  tft_puts26x48(58,5,(int8_t*)" Viettel",TFT_STRING_MODE_NO_BACKGROUND);
 80048a6:	2301      	movs	r3, #1
 80048a8:	4a58      	ldr	r2, [pc, #352]	; (8004a0c <main+0x1d0>)
 80048aa:	2105      	movs	r1, #5
 80048ac:	203a      	movs	r0, #58	; 0x3a
 80048ae:	f002 fe1f 	bl	80074f0 <tft_puts26x48>
  tft_puts18x32(114,3,(int8_t*)"   MEDICAL",TFT_STRING_MODE_NO_BACKGROUND);
 80048b2:	2301      	movs	r3, #1
 80048b4:	4a56      	ldr	r2, [pc, #344]	; (8004a10 <main+0x1d4>)
 80048b6:	2103      	movs	r1, #3
 80048b8:	2072      	movs	r0, #114	; 0x72
 80048ba:	f002 fddb 	bl	8007474 <tft_puts18x32>
  tft_puts18x32(160,3,(int8_t*)"   PRODUCTS",TFT_STRING_MODE_NO_BACKGROUND);
 80048be:	2301      	movs	r3, #1
 80048c0:	4a54      	ldr	r2, [pc, #336]	; (8004a14 <main+0x1d8>)
 80048c2:	2103      	movs	r1, #3
 80048c4:	20a0      	movs	r0, #160	; 0xa0
 80048c6:	f002 fdd5 	bl	8007474 <tft_puts18x32>
  HAL_Delay(3000);
 80048ca:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80048ce:	f7fc f8b5 	bl	8000a3c <HAL_Delay>
  tft_fill(0,0,320,240,BLACK);
 80048d2:	2300      	movs	r3, #0
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	23f0      	movs	r3, #240	; 0xf0
 80048d8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80048dc:	2100      	movs	r1, #0
 80048de:	2000      	movs	r0, #0
 80048e0:	f002 ff0e 	bl	8007700 <tft_fill>
  /* UART */
  HAL_UART_Receive_IT(&huart1, Rx_data, 1);
 80048e4:	2201      	movs	r2, #1
 80048e6:	494c      	ldr	r1, [pc, #304]	; (8004a18 <main+0x1dc>)
 80048e8:	484c      	ldr	r0, [pc, #304]	; (8004a1c <main+0x1e0>)
 80048ea:	f7ff fa01 	bl	8003cf0 <HAL_UART_Receive_IT>
   ret = sps30_start_measurement();
 80048ee:	f001 fdf4 	bl	80064da <sps30_start_measurement>
 80048f2:	4603      	mov	r3, r0
 80048f4:	461a      	mov	r2, r3
 80048f6:	4b4a      	ldr	r3, [pc, #296]	; (8004a20 <main+0x1e4>)
 80048f8:	801a      	strh	r2, [r3, #0]
   err = sgp30_iaq_init();
 80048fa:	f001 fd84 	bl	8006406 <sgp30_iaq_init>
 80048fe:	4603      	mov	r3, r0
 8004900:	461a      	mov	r2, r3
 8004902:	4b48      	ldr	r3, [pc, #288]	; (8004a24 <main+0x1e8>)
 8004904:	801a      	strh	r2, [r3, #0]
    if (ret < 0){
   	  //error
    }
    /* Code khởi tạo chế độ ban đầu */
    // set PWM cho tốc độ động cơ quạt là trung bình
    speed = 2;
 8004906:	4b48      	ldr	r3, [pc, #288]	; (8004a28 <main+0x1ec>)
 8004908:	2202      	movs	r2, #2
 800490a:	601a      	str	r2, [r3, #0]
    power = 1;
 800490c:	4b47      	ldr	r3, [pc, #284]	; (8004a2c <main+0x1f0>)
 800490e:	2201      	movs	r2, #1
 8004910:	601a      	str	r2, [r3, #0]
    ctrmode = 1;
 8004912:	4b47      	ldr	r3, [pc, #284]	; (8004a30 <main+0x1f4>)
 8004914:	2201      	movs	r2, #1
 8004916:	601a      	str	r2, [r3, #0]
    filmode = 1;
 8004918:	4b46      	ldr	r3, [pc, #280]	; (8004a34 <main+0x1f8>)
 800491a:	2201      	movs	r2, #1
 800491c:	601a      	str	r2, [r3, #0]
    nightmode = 0;
 800491e:	4b46      	ldr	r3, [pc, #280]	; (8004a38 <main+0x1fc>)
 8004920:	2200      	movs	r2, #0
 8004922:	601a      	str	r2, [r3, #0]
    BACK_COLOR=BLACK;
 8004924:	4b45      	ldr	r3, [pc, #276]	; (8004a3c <main+0x200>)
 8004926:	2200      	movs	r2, #0
 8004928:	801a      	strh	r2, [r3, #0]
    POINT_COLOR=BLUE;
 800492a:	4b37      	ldr	r3, [pc, #220]	; (8004a08 <main+0x1cc>)
 800492c:	221f      	movs	r2, #31
 800492e:	801a      	strh	r2, [r3, #0]
    tft_puts14x24(220,3,(int8_t*)"SPEED: MEDIUM",TFT_STRING_MODE_BACKGROUND);
 8004930:	2300      	movs	r3, #0
 8004932:	4a43      	ldr	r2, [pc, #268]	; (8004a40 <main+0x204>)
 8004934:	2103      	movs	r1, #3
 8004936:	20dc      	movs	r0, #220	; 0xdc
 8004938:	f002 fd5e 	bl	80073f8 <tft_puts14x24>
    tft_puts14x24(260,3,(int8_t*)"Filter:Fresh_air     ",TFT_STRING_MODE_BACKGROUND);
 800493c:	2300      	movs	r3, #0
 800493e:	4a41      	ldr	r2, [pc, #260]	; (8004a44 <main+0x208>)
 8004940:	2103      	movs	r1, #3
 8004942:	f44f 7082 	mov.w	r0, #260	; 0x104
 8004946:	f002 fd57 	bl	80073f8 <tft_puts14x24>
    tft_puts14x24(240,3,(int8_t*)"NIGHT MODE: ON        ",TFT_STRING_MODE_BACKGROUND);
 800494a:	2300      	movs	r3, #0
 800494c:	4a3e      	ldr	r2, [pc, #248]	; (8004a48 <main+0x20c>)
 800494e:	2103      	movs	r1, #3
 8004950:	20f0      	movs	r0, #240	; 0xf0
 8004952:	f002 fd51 	bl	80073f8 <tft_puts14x24>
    BACK_COLOR=BLACK;
 8004956:	4b39      	ldr	r3, [pc, #228]	; (8004a3c <main+0x200>)
 8004958:	2200      	movs	r2, #0
 800495a:	801a      	strh	r2, [r3, #0]
   	POINT_COLOR=RED;
 800495c:	4b2a      	ldr	r3, [pc, #168]	; (8004a08 <main+0x1cc>)
 800495e:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004962:	801a      	strh	r2, [r3, #0]
   	tft_puts14x24(200,3,(int8_t*)"POWER: ON  ",TFT_STRING_MODE_BACKGROUND);
 8004964:	2300      	movs	r3, #0
 8004966:	4a39      	ldr	r2, [pc, #228]	; (8004a4c <main+0x210>)
 8004968:	2103      	movs	r1, #3
 800496a:	20c8      	movs	r0, #200	; 0xc8
 800496c:	f002 fd44 	bl	80073f8 <tft_puts14x24>
   	tft_puts14x24(280,3,(int8_t*)"Mode CTRL:Manual   ",TFT_STRING_MODE_BACKGROUND);
 8004970:	2300      	movs	r3, #0
 8004972:	4a37      	ldr	r2, [pc, #220]	; (8004a50 <main+0x214>)
 8004974:	2103      	movs	r1, #3
 8004976:	f44f 708c 	mov.w	r0, #280	; 0x118
 800497a:	f002 fd3d 	bl	80073f8 <tft_puts14x24>

    // Mở van hoạt động ở chế độ trao đổi khí tươi
   	fan_1_run(40);
 800497e:	2028      	movs	r0, #40	; 0x28
 8004980:	f7ff ff30 	bl	80047e4 <fan_1_run>
   	fan_2_run(40);
 8004984:	2028      	movs	r0, #40	; 0x28
 8004986:	f7ff ff45 	bl	8004814 <fan_2_run>
	  	  //code đọc trạng thái từ các chân động cơ
	  // Sau khi đọc trạng thái là code gửi dữ liệu lên LCD
	  // Gán biến để gửi lên APP

    /*code đọc tín hiệu từ ESP gửi qua UART*/
	  CheckUART(); //ham này nhận lệnh từ ESP để điều khiển động co và update trạng thái lên server
 800498a:	f000 fc39 	bl	8005200 <CheckUART>
    /* END UART */
	  count++;
 800498e:	4b31      	ldr	r3, [pc, #196]	; (8004a54 <main+0x218>)
 8004990:	881b      	ldrh	r3, [r3, #0]
 8004992:	3301      	adds	r3, #1
 8004994:	b29a      	uxth	r2, r3
 8004996:	4b2f      	ldr	r3, [pc, #188]	; (8004a54 <main+0x218>)
 8004998:	801a      	strh	r2, [r3, #0]
	  sprintf(buffer5,"%d",count);
 800499a:	4b2e      	ldr	r3, [pc, #184]	; (8004a54 <main+0x218>)
 800499c:	881b      	ldrh	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	492d      	ldr	r1, [pc, #180]	; (8004a58 <main+0x21c>)
 80049a2:	482e      	ldr	r0, [pc, #184]	; (8004a5c <main+0x220>)
 80049a4:	f003 fa76 	bl	8007e94 <siprintf>

      //BACK_COLOR=BLACK;
	 // POINT_COLOR=GREEN;
	  IAQcolor();
 80049a8:	f000 fee2 	bl	8005770 <IAQcolor>
	  tft_draw_circle(100,120,60);
 80049ac:	223c      	movs	r2, #60	; 0x3c
 80049ae:	2178      	movs	r1, #120	; 0x78
 80049b0:	2064      	movs	r0, #100	; 0x64
 80049b2:	f002 fddb 	bl	800756c <tft_draw_circle>
	  tft_draw_circle(100,120,61);
 80049b6:	223d      	movs	r2, #61	; 0x3d
 80049b8:	2178      	movs	r1, #120	; 0x78
 80049ba:	2064      	movs	r0, #100	; 0x64
 80049bc:	f002 fdd6 	bl	800756c <tft_draw_circle>
	  tft_draw_circle(100,120,62);
 80049c0:	223e      	movs	r2, #62	; 0x3e
 80049c2:	2178      	movs	r1, #120	; 0x78
 80049c4:	2064      	movs	r0, #100	; 0x64
 80049c6:	f002 fdd1 	bl	800756c <tft_draw_circle>


	  tft_puts18x32(85,95,(int8_t*)"IAQ",TFT_STRING_MODE_NO_BACKGROUND);
 80049ca:	2301      	movs	r3, #1
 80049cc:	4a24      	ldr	r2, [pc, #144]	; (8004a60 <main+0x224>)
 80049ce:	215f      	movs	r1, #95	; 0x5f
 80049d0:	2055      	movs	r0, #85	; 0x55
 80049d2:	f002 fd4f 	bl	8007474 <tft_puts18x32>
	  tft_puts18x32(85,96,(int8_t*)"IAQ",TFT_STRING_MODE_NO_BACKGROUND);
 80049d6:	2301      	movs	r3, #1
 80049d8:	4a21      	ldr	r2, [pc, #132]	; (8004a60 <main+0x224>)
 80049da:	2160      	movs	r1, #96	; 0x60
 80049dc:	2055      	movs	r0, #85	; 0x55
 80049de:	f002 fd49 	bl	8007474 <tft_puts18x32>
	  //tft_puts18x32(200,96,(int8_t*)buffer5,TFT_STRING_MODE_BACKGROUND);
	  tft_puts14x24(115,100,(int8_t*)buffer5,TFT_STRING_MODE_BACKGROUND);
 80049e2:	2300      	movs	r3, #0
 80049e4:	4a1d      	ldr	r2, [pc, #116]	; (8004a5c <main+0x220>)
 80049e6:	2164      	movs	r1, #100	; 0x64
 80049e8:	2073      	movs	r0, #115	; 0x73
 80049ea:	f002 fd05 	bl	80073f8 <tft_puts14x24>
	  POINT_COLOR=GBLUE;
 80049ee:	4b06      	ldr	r3, [pc, #24]	; (8004a08 <main+0x1cc>)
 80049f0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80049f4:	801a      	strh	r2, [r3, #0]
	  tft_puts8x16(17,3,(int8_t*)"VIETTEL HIGH TECHNOLOGY",TFT_STRING_MODE_NO_BACKGROUND);
 80049f6:	2301      	movs	r3, #1
 80049f8:	4a1a      	ldr	r2, [pc, #104]	; (8004a64 <main+0x228>)
 80049fa:	2103      	movs	r1, #3
 80049fc:	2011      	movs	r0, #17
 80049fe:	f002 fcad 	bl	800735c <tft_puts8x16>
	  CheckUART(); //ham này nhận lệnh từ ESP để điều khiển động co và update trạng thái lên server
 8004a02:	e7c2      	b.n	800498a <main+0x14e>
 8004a04:	08008974 	.word	0x08008974
 8004a08:	2000085a 	.word	0x2000085a
 8004a0c:	080087c8 	.word	0x080087c8
 8004a10:	080087d4 	.word	0x080087d4
 8004a14:	080087e0 	.word	0x080087e0
 8004a18:	200001fc 	.word	0x200001fc
 8004a1c:	2000027c 	.word	0x2000027c
 8004a20:	20000828 	.word	0x20000828
 8004a24:	200004dc 	.word	0x200004dc
 8004a28:	200005b4 	.word	0x200005b4
 8004a2c:	200001a4 	.word	0x200001a4
 8004a30:	20000208 	.word	0x20000208
 8004a34:	20000854 	.word	0x20000854
 8004a38:	200004d8 	.word	0x200004d8
 8004a3c:	20000858 	.word	0x20000858
 8004a40:	080087ec 	.word	0x080087ec
 8004a44:	080087fc 	.word	0x080087fc
 8004a48:	08008814 	.word	0x08008814
 8004a4c:	0800882c 	.word	0x0800882c
 8004a50:	08008838 	.word	0x08008838
 8004a54:	20000090 	.word	0x20000090
 8004a58:	0800884c 	.word	0x0800884c
 8004a5c:	200004e0 	.word	0x200004e0
 8004a60:	08008850 	.word	0x08008850
 8004a64:	08008854 	.word	0x08008854

08004a68 <HAL_UART_RxCpltCallback>:
  }
  /* USER CODE END 3 */
}
/* USER CODE FOR UART*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
    uint8_t i;
    if (huart->Instance == USART1)  //Xét UART nhận dữ liệu
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a18      	ldr	r2, [pc, #96]	; (8004ad8 <HAL_UART_RxCpltCallback+0x70>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d129      	bne.n	8004ace <HAL_UART_RxCpltCallback+0x66>
        {
        if (Rx_indx==0) {for (i=0;i<100;i++) Rx_Buffer[i]=0;}   //clear Rx_buffer trước khi nhận dữ liệu mới
 8004a7a:	4b18      	ldr	r3, [pc, #96]	; (8004adc <HAL_UART_RxCpltCallback+0x74>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10c      	bne.n	8004a9c <HAL_UART_RxCpltCallback+0x34>
 8004a82:	2300      	movs	r3, #0
 8004a84:	73fb      	strb	r3, [r7, #15]
 8004a86:	e006      	b.n	8004a96 <HAL_UART_RxCpltCallback+0x2e>
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
 8004a8a:	4a15      	ldr	r2, [pc, #84]	; (8004ae0 <HAL_UART_RxCpltCallback+0x78>)
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	54d1      	strb	r1, [r2, r3]
 8004a90:	7bfb      	ldrb	r3, [r7, #15]
 8004a92:	3301      	adds	r3, #1
 8004a94:	73fb      	strb	r3, [r7, #15]
 8004a96:	7bfb      	ldrb	r3, [r7, #15]
 8004a98:	2b63      	cmp	r3, #99	; 0x63
 8004a9a:	d9f5      	bls.n	8004a88 <HAL_UART_RxCpltCallback+0x20>

        if (Rx_data[0]!='\n') //Nếu nhận dữ liệu là khác dấu xuống dòng
 8004a9c:	4b11      	ldr	r3, [pc, #68]	; (8004ae4 <HAL_UART_RxCpltCallback+0x7c>)
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	2b0a      	cmp	r3, #10
 8004aa2:	d009      	beq.n	8004ab8 <HAL_UART_RxCpltCallback+0x50>
            {
            Rx_Buffer[Rx_indx++]=Rx_data[0];    //thêm dữ liệu vào Rx_Buffer
 8004aa4:	4b0d      	ldr	r3, [pc, #52]	; (8004adc <HAL_UART_RxCpltCallback+0x74>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	490c      	ldr	r1, [pc, #48]	; (8004adc <HAL_UART_RxCpltCallback+0x74>)
 8004aac:	600a      	str	r2, [r1, #0]
 8004aae:	4a0d      	ldr	r2, [pc, #52]	; (8004ae4 <HAL_UART_RxCpltCallback+0x7c>)
 8004ab0:	7811      	ldrb	r1, [r2, #0]
 8004ab2:	4a0b      	ldr	r2, [pc, #44]	; (8004ae0 <HAL_UART_RxCpltCallback+0x78>)
 8004ab4:	54d1      	strb	r1, [r2, r3]
 8004ab6:	e005      	b.n	8004ac4 <HAL_UART_RxCpltCallback+0x5c>
            }
        else            //nếu là dấu xuống dòng \n thì hoàn thành việc đọc 1 khung truyền
            {
            Rx_indx=0;
 8004ab8:	4b08      	ldr	r3, [pc, #32]	; (8004adc <HAL_UART_RxCpltCallback+0x74>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]
            Transfer_cplt=1;//Cờ báo hiệu đã chuyển dữ liệu xong và tiến hành đọc dữ liệu
 8004abe:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <HAL_UART_RxCpltCallback+0x80>)
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	701a      	strb	r2, [r3, #0]
            }

        HAL_UART_Receive_IT(&huart1, Rx_data, 1);   //Kích hoạt ngắt UART mỗi data nhận được
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	4907      	ldr	r1, [pc, #28]	; (8004ae4 <HAL_UART_RxCpltCallback+0x7c>)
 8004ac8:	4808      	ldr	r0, [pc, #32]	; (8004aec <HAL_UART_RxCpltCallback+0x84>)
 8004aca:	f7ff f911 	bl	8003cf0 <HAL_UART_Receive_IT>
        }

}
 8004ace:	bf00      	nop
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	40011000 	.word	0x40011000
 8004adc:	20000094 	.word	0x20000094
 8004ae0:	2000053c 	.word	0x2000053c
 8004ae4:	200001fc 	.word	0x200001fc
 8004ae8:	20000144 	.word	0x20000144
 8004aec:	2000027c 	.word	0x2000027c

08004af0 <Convertvalue>:

/* Hàm chuyển đổi giá trị của giá trị float PM2.5, nhiệt độ, độ ẩm để đưa vào khung truyền UART */
void Convertvalue(void){
 8004af0:	b590      	push	{r4, r7, lr}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
	PM25 = 32.14;
 8004af6:	4b5b      	ldr	r3, [pc, #364]	; (8004c64 <Convertvalue+0x174>)
 8004af8:	4a5b      	ldr	r2, [pc, #364]	; (8004c68 <Convertvalue+0x178>)
 8004afa:	601a      	str	r2, [r3, #0]
	tmpIntPM1 = (int)PM25;
 8004afc:	4b59      	ldr	r3, [pc, #356]	; (8004c64 <Convertvalue+0x174>)
 8004afe:	edd3 7a00 	vldr	s15, [r3]
 8004b02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b06:	ee17 2a90 	vmov	r2, s15
 8004b0a:	4b58      	ldr	r3, [pc, #352]	; (8004c6c <Convertvalue+0x17c>)
 8004b0c:	601a      	str	r2, [r3, #0]
	float tmpFPM = PM25 - tmpIntPM1;
 8004b0e:	4b55      	ldr	r3, [pc, #340]	; (8004c64 <Convertvalue+0x174>)
 8004b10:	ed93 7a00 	vldr	s14, [r3]
 8004b14:	4b55      	ldr	r3, [pc, #340]	; (8004c6c <Convertvalue+0x17c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	ee07 3a90 	vmov	s15, r3
 8004b1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b24:	edc7 7a03 	vstr	s15, [r7, #12]
	tmpIntPM2 = trunc(tmpFPM * 100);
 8004b28:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b2c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8004c70 <Convertvalue+0x180>
 8004b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b34:	ee17 0a90 	vmov	r0, s15
 8004b38:	f7fb fd0e 	bl	8000558 <__aeabi_f2d>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	460c      	mov	r4, r1
 8004b40:	ec44 3b10 	vmov	d0, r3, r4
 8004b44:	f003 fdfa 	bl	800873c <trunc>
 8004b48:	ec54 3b10 	vmov	r3, r4, d0
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	4621      	mov	r1, r4
 8004b50:	f7fb fd5a 	bl	8000608 <__aeabi_d2iz>
 8004b54:	4602      	mov	r2, r0
 8004b56:	4b47      	ldr	r3, [pc, #284]	; (8004c74 <Convertvalue+0x184>)
 8004b58:	601a      	str	r2, [r3, #0]
	temperature = 6543;
 8004b5a:	4b47      	ldr	r3, [pc, #284]	; (8004c78 <Convertvalue+0x188>)
 8004b5c:	f641 128f 	movw	r2, #6543	; 0x198f
 8004b60:	601a      	str	r2, [r3, #0]
	temp = (float)(temperature/1000.0f);
 8004b62:	4b45      	ldr	r3, [pc, #276]	; (8004c78 <Convertvalue+0x188>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	ee07 3a90 	vmov	s15, r3
 8004b6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b6e:	eddf 6a43 	vldr	s13, [pc, #268]	; 8004c7c <Convertvalue+0x18c>
 8004b72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b76:	4b42      	ldr	r3, [pc, #264]	; (8004c80 <Convertvalue+0x190>)
 8004b78:	edc3 7a00 	vstr	s15, [r3]
	tmpIntte1 = (int)temp;
 8004b7c:	4b40      	ldr	r3, [pc, #256]	; (8004c80 <Convertvalue+0x190>)
 8004b7e:	edd3 7a00 	vldr	s15, [r3]
 8004b82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b86:	ee17 2a90 	vmov	r2, s15
 8004b8a:	4b3e      	ldr	r3, [pc, #248]	; (8004c84 <Convertvalue+0x194>)
 8004b8c:	601a      	str	r2, [r3, #0]
	float tmpT = temp - tmpIntte1;
 8004b8e:	4b3c      	ldr	r3, [pc, #240]	; (8004c80 <Convertvalue+0x190>)
 8004b90:	ed93 7a00 	vldr	s14, [r3]
 8004b94:	4b3b      	ldr	r3, [pc, #236]	; (8004c84 <Convertvalue+0x194>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	ee07 3a90 	vmov	s15, r3
 8004b9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ba0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ba4:	edc7 7a02 	vstr	s15, [r7, #8]
	tmpIntte2 = trunc(tmpT * 100);
 8004ba8:	edd7 7a02 	vldr	s15, [r7, #8]
 8004bac:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8004c70 <Convertvalue+0x180>
 8004bb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bb4:	ee17 0a90 	vmov	r0, s15
 8004bb8:	f7fb fcce 	bl	8000558 <__aeabi_f2d>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	460c      	mov	r4, r1
 8004bc0:	ec44 3b10 	vmov	d0, r3, r4
 8004bc4:	f003 fdba 	bl	800873c <trunc>
 8004bc8:	ec54 3b10 	vmov	r3, r4, d0
 8004bcc:	4618      	mov	r0, r3
 8004bce:	4621      	mov	r1, r4
 8004bd0:	f7fb fd1a 	bl	8000608 <__aeabi_d2iz>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	4b2c      	ldr	r3, [pc, #176]	; (8004c88 <Convertvalue+0x198>)
 8004bd8:	601a      	str	r2, [r3, #0]
	humidity = 9876;
 8004bda:	4b2c      	ldr	r3, [pc, #176]	; (8004c8c <Convertvalue+0x19c>)
 8004bdc:	f242 6294 	movw	r2, #9876	; 0x2694
 8004be0:	601a      	str	r2, [r3, #0]
	hum = (float)(humidity/1000.0f);
 8004be2:	4b2a      	ldr	r3, [pc, #168]	; (8004c8c <Convertvalue+0x19c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	ee07 3a90 	vmov	s15, r3
 8004bea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004bee:	eddf 6a23 	vldr	s13, [pc, #140]	; 8004c7c <Convertvalue+0x18c>
 8004bf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004bf6:	4b26      	ldr	r3, [pc, #152]	; (8004c90 <Convertvalue+0x1a0>)
 8004bf8:	edc3 7a00 	vstr	s15, [r3]
	tmpInthu1 = (int) hum;
 8004bfc:	4b24      	ldr	r3, [pc, #144]	; (8004c90 <Convertvalue+0x1a0>)
 8004bfe:	edd3 7a00 	vldr	s15, [r3]
 8004c02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c06:	ee17 2a90 	vmov	r2, s15
 8004c0a:	4b22      	ldr	r3, [pc, #136]	; (8004c94 <Convertvalue+0x1a4>)
 8004c0c:	601a      	str	r2, [r3, #0]
	float tmpH = hum - tmpInthu1;
 8004c0e:	4b20      	ldr	r3, [pc, #128]	; (8004c90 <Convertvalue+0x1a0>)
 8004c10:	ed93 7a00 	vldr	s14, [r3]
 8004c14:	4b1f      	ldr	r3, [pc, #124]	; (8004c94 <Convertvalue+0x1a4>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	ee07 3a90 	vmov	s15, r3
 8004c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c24:	edc7 7a01 	vstr	s15, [r7, #4]
	tmpInthu2 = trunc(tmpH * 100);
 8004c28:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c2c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004c70 <Convertvalue+0x180>
 8004c30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c34:	ee17 0a90 	vmov	r0, s15
 8004c38:	f7fb fc8e 	bl	8000558 <__aeabi_f2d>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	460c      	mov	r4, r1
 8004c40:	ec44 3b10 	vmov	d0, r3, r4
 8004c44:	f003 fd7a 	bl	800873c <trunc>
 8004c48:	ec54 3b10 	vmov	r3, r4, d0
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	4621      	mov	r1, r4
 8004c50:	f7fb fcda 	bl	8000608 <__aeabi_d2iz>
 8004c54:	4602      	mov	r2, r0
 8004c56:	4b10      	ldr	r3, [pc, #64]	; (8004c98 <Convertvalue+0x1a8>)
 8004c58:	601a      	str	r2, [r3, #0]
}
 8004c5a:	bf00      	nop
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd90      	pop	{r4, r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000140 	.word	0x20000140
 8004c68:	42008f5c 	.word	0x42008f5c
 8004c6c:	20000824 	.word	0x20000824
 8004c70:	42c80000 	.word	0x42c80000
 8004c74:	20000250 	.word	0x20000250
 8004c78:	20000204 	.word	0x20000204
 8004c7c:	447a0000 	.word	0x447a0000
 8004c80:	20000200 	.word	0x20000200
 8004c84:	2000024c 	.word	0x2000024c
 8004c88:	200004d4 	.word	0x200004d4
 8004c8c:	2000026c 	.word	0x2000026c
 8004c90:	2000013c 	.word	0x2000013c
 8004c94:	20000254 	.word	0x20000254
 8004c98:	200004f8 	.word	0x200004f8

08004c9c <FrameUART>:
/* Tạo Khung truyền với các giá trị lấy từ cảm biến và động cơ */
void FrameUART(void){
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	af00      	add	r7, sp, #0
		itoa(tmpIntte1,(char*)tempe1,10);
 8004ca0:	4bbc      	ldr	r3, [pc, #752]	; (8004f94 <FrameUART+0x2f8>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	220a      	movs	r2, #10
 8004ca6:	49bc      	ldr	r1, [pc, #752]	; (8004f98 <FrameUART+0x2fc>)
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f003 f8e9 	bl	8007e80 <itoa>
		itoa(tmpIntte2,(char*)tempe2,10);
 8004cae:	4bbb      	ldr	r3, [pc, #748]	; (8004f9c <FrameUART+0x300>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	220a      	movs	r2, #10
 8004cb4:	49ba      	ldr	r1, [pc, #744]	; (8004fa0 <FrameUART+0x304>)
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f003 f8e2 	bl	8007e80 <itoa>
		itoa(tmpInthu1,(char*)humi1,10);
 8004cbc:	4bb9      	ldr	r3, [pc, #740]	; (8004fa4 <FrameUART+0x308>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	220a      	movs	r2, #10
 8004cc2:	49b9      	ldr	r1, [pc, #740]	; (8004fa8 <FrameUART+0x30c>)
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f003 f8db 	bl	8007e80 <itoa>
		itoa(tmpInthu2,(char*)humi2,10);
 8004cca:	4bb8      	ldr	r3, [pc, #736]	; (8004fac <FrameUART+0x310>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	220a      	movs	r2, #10
 8004cd0:	49b7      	ldr	r1, [pc, #732]	; (8004fb0 <FrameUART+0x314>)
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f003 f8d4 	bl	8007e80 <itoa>
		itoa(co2_ppm,(char*)CO2,10);
 8004cd8:	4bb6      	ldr	r3, [pc, #728]	; (8004fb4 <FrameUART+0x318>)
 8004cda:	881b      	ldrh	r3, [r3, #0]
 8004cdc:	220a      	movs	r2, #10
 8004cde:	49b6      	ldr	r1, [pc, #728]	; (8004fb8 <FrameUART+0x31c>)
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f003 f8cd 	bl	8007e80 <itoa>
		itoa(tvoc_ppb,(char*)VOC,10);
 8004ce6:	4bb5      	ldr	r3, [pc, #724]	; (8004fbc <FrameUART+0x320>)
 8004ce8:	881b      	ldrh	r3, [r3, #0]
 8004cea:	220a      	movs	r2, #10
 8004cec:	49b4      	ldr	r1, [pc, #720]	; (8004fc0 <FrameUART+0x324>)
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f003 f8c6 	bl	8007e80 <itoa>
		itoa(tmpIntPM1,(char*)PM251,10);
 8004cf4:	4bb3      	ldr	r3, [pc, #716]	; (8004fc4 <FrameUART+0x328>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	220a      	movs	r2, #10
 8004cfa:	49b3      	ldr	r1, [pc, #716]	; (8004fc8 <FrameUART+0x32c>)
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f003 f8bf 	bl	8007e80 <itoa>
		itoa(tmpIntPM2,(char*)PM252,10);
 8004d02:	4bb2      	ldr	r3, [pc, #712]	; (8004fcc <FrameUART+0x330>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	220a      	movs	r2, #10
 8004d08:	49b1      	ldr	r1, [pc, #708]	; (8004fd0 <FrameUART+0x334>)
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f003 f8b8 	bl	8007e80 <itoa>

	   strcpy((char *) frame, (char *) "TE");
 8004d10:	4bb0      	ldr	r3, [pc, #704]	; (8004fd4 <FrameUART+0x338>)
 8004d12:	4ab1      	ldr	r2, [pc, #708]	; (8004fd8 <FrameUART+0x33c>)
 8004d14:	8811      	ldrh	r1, [r2, #0]
 8004d16:	7892      	ldrb	r2, [r2, #2]
 8004d18:	8019      	strh	r1, [r3, #0]
 8004d1a:	709a      	strb	r2, [r3, #2]
	   strcat((char *) frame,(char *) tempe1);
 8004d1c:	499e      	ldr	r1, [pc, #632]	; (8004f98 <FrameUART+0x2fc>)
 8004d1e:	48ad      	ldr	r0, [pc, #692]	; (8004fd4 <FrameUART+0x338>)
 8004d20:	f003 f8d8 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004d24:	48ab      	ldr	r0, [pc, #684]	; (8004fd4 <FrameUART+0x338>)
 8004d26:	f7fb fa5b 	bl	80001e0 <strlen>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	4ba9      	ldr	r3, [pc, #676]	; (8004fd4 <FrameUART+0x338>)
 8004d30:	4413      	add	r3, r2
 8004d32:	49aa      	ldr	r1, [pc, #680]	; (8004fdc <FrameUART+0x340>)
 8004d34:	461a      	mov	r2, r3
 8004d36:	460b      	mov	r3, r1
 8004d38:	881b      	ldrh	r3, [r3, #0]
 8004d3a:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "A");
 8004d3c:	48a5      	ldr	r0, [pc, #660]	; (8004fd4 <FrameUART+0x338>)
 8004d3e:	f7fb fa4f 	bl	80001e0 <strlen>
 8004d42:	4603      	mov	r3, r0
 8004d44:	461a      	mov	r2, r3
 8004d46:	4ba3      	ldr	r3, [pc, #652]	; (8004fd4 <FrameUART+0x338>)
 8004d48:	4413      	add	r3, r2
 8004d4a:	49a5      	ldr	r1, [pc, #660]	; (8004fe0 <FrameUART+0x344>)
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	460b      	mov	r3, r1
 8004d50:	881b      	ldrh	r3, [r3, #0]
 8004d52:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame,(char *) tempe2);
 8004d54:	4992      	ldr	r1, [pc, #584]	; (8004fa0 <FrameUART+0x304>)
 8004d56:	489f      	ldr	r0, [pc, #636]	; (8004fd4 <FrameUART+0x338>)
 8004d58:	f003 f8bc 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004d5c:	489d      	ldr	r0, [pc, #628]	; (8004fd4 <FrameUART+0x338>)
 8004d5e:	f7fb fa3f 	bl	80001e0 <strlen>
 8004d62:	4603      	mov	r3, r0
 8004d64:	461a      	mov	r2, r3
 8004d66:	4b9b      	ldr	r3, [pc, #620]	; (8004fd4 <FrameUART+0x338>)
 8004d68:	4413      	add	r3, r2
 8004d6a:	499c      	ldr	r1, [pc, #624]	; (8004fdc <FrameUART+0x340>)
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	460b      	mov	r3, r1
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "HU");
 8004d74:	4897      	ldr	r0, [pc, #604]	; (8004fd4 <FrameUART+0x338>)
 8004d76:	f7fb fa33 	bl	80001e0 <strlen>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	4b95      	ldr	r3, [pc, #596]	; (8004fd4 <FrameUART+0x338>)
 8004d80:	4413      	add	r3, r2
 8004d82:	4a98      	ldr	r2, [pc, #608]	; (8004fe4 <FrameUART+0x348>)
 8004d84:	8811      	ldrh	r1, [r2, #0]
 8004d86:	7892      	ldrb	r2, [r2, #2]
 8004d88:	8019      	strh	r1, [r3, #0]
 8004d8a:	709a      	strb	r2, [r3, #2]
	   strcat((char *) frame, (char *) humi1 );
 8004d8c:	4986      	ldr	r1, [pc, #536]	; (8004fa8 <FrameUART+0x30c>)
 8004d8e:	4891      	ldr	r0, [pc, #580]	; (8004fd4 <FrameUART+0x338>)
 8004d90:	f003 f8a0 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004d94:	488f      	ldr	r0, [pc, #572]	; (8004fd4 <FrameUART+0x338>)
 8004d96:	f7fb fa23 	bl	80001e0 <strlen>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	4b8d      	ldr	r3, [pc, #564]	; (8004fd4 <FrameUART+0x338>)
 8004da0:	4413      	add	r3, r2
 8004da2:	498e      	ldr	r1, [pc, #568]	; (8004fdc <FrameUART+0x340>)
 8004da4:	461a      	mov	r2, r3
 8004da6:	460b      	mov	r3, r1
 8004da8:	881b      	ldrh	r3, [r3, #0]
 8004daa:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "Q");
 8004dac:	4889      	ldr	r0, [pc, #548]	; (8004fd4 <FrameUART+0x338>)
 8004dae:	f7fb fa17 	bl	80001e0 <strlen>
 8004db2:	4603      	mov	r3, r0
 8004db4:	461a      	mov	r2, r3
 8004db6:	4b87      	ldr	r3, [pc, #540]	; (8004fd4 <FrameUART+0x338>)
 8004db8:	4413      	add	r3, r2
 8004dba:	498b      	ldr	r1, [pc, #556]	; (8004fe8 <FrameUART+0x34c>)
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	881b      	ldrh	r3, [r3, #0]
 8004dc2:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) humi2 );
 8004dc4:	497a      	ldr	r1, [pc, #488]	; (8004fb0 <FrameUART+0x314>)
 8004dc6:	4883      	ldr	r0, [pc, #524]	; (8004fd4 <FrameUART+0x338>)
 8004dc8:	f003 f884 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004dcc:	4881      	ldr	r0, [pc, #516]	; (8004fd4 <FrameUART+0x338>)
 8004dce:	f7fb fa07 	bl	80001e0 <strlen>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	4b7f      	ldr	r3, [pc, #508]	; (8004fd4 <FrameUART+0x338>)
 8004dd8:	4413      	add	r3, r2
 8004dda:	4980      	ldr	r1, [pc, #512]	; (8004fdc <FrameUART+0x340>)
 8004ddc:	461a      	mov	r2, r3
 8004dde:	460b      	mov	r3, r1
 8004de0:	881b      	ldrh	r3, [r3, #0]
 8004de2:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "CO");
 8004de4:	487b      	ldr	r0, [pc, #492]	; (8004fd4 <FrameUART+0x338>)
 8004de6:	f7fb f9fb 	bl	80001e0 <strlen>
 8004dea:	4603      	mov	r3, r0
 8004dec:	461a      	mov	r2, r3
 8004dee:	4b79      	ldr	r3, [pc, #484]	; (8004fd4 <FrameUART+0x338>)
 8004df0:	4413      	add	r3, r2
 8004df2:	4a7e      	ldr	r2, [pc, #504]	; (8004fec <FrameUART+0x350>)
 8004df4:	8811      	ldrh	r1, [r2, #0]
 8004df6:	7892      	ldrb	r2, [r2, #2]
 8004df8:	8019      	strh	r1, [r3, #0]
 8004dfa:	709a      	strb	r2, [r3, #2]
	   strcat((char *) frame, (char *) CO2 );
 8004dfc:	496e      	ldr	r1, [pc, #440]	; (8004fb8 <FrameUART+0x31c>)
 8004dfe:	4875      	ldr	r0, [pc, #468]	; (8004fd4 <FrameUART+0x338>)
 8004e00:	f003 f868 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004e04:	4873      	ldr	r0, [pc, #460]	; (8004fd4 <FrameUART+0x338>)
 8004e06:	f7fb f9eb 	bl	80001e0 <strlen>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4b71      	ldr	r3, [pc, #452]	; (8004fd4 <FrameUART+0x338>)
 8004e10:	4413      	add	r3, r2
 8004e12:	4972      	ldr	r1, [pc, #456]	; (8004fdc <FrameUART+0x340>)
 8004e14:	461a      	mov	r2, r3
 8004e16:	460b      	mov	r3, r1
 8004e18:	881b      	ldrh	r3, [r3, #0]
 8004e1a:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "VO");
 8004e1c:	486d      	ldr	r0, [pc, #436]	; (8004fd4 <FrameUART+0x338>)
 8004e1e:	f7fb f9df 	bl	80001e0 <strlen>
 8004e22:	4603      	mov	r3, r0
 8004e24:	461a      	mov	r2, r3
 8004e26:	4b6b      	ldr	r3, [pc, #428]	; (8004fd4 <FrameUART+0x338>)
 8004e28:	4413      	add	r3, r2
 8004e2a:	4a71      	ldr	r2, [pc, #452]	; (8004ff0 <FrameUART+0x354>)
 8004e2c:	8811      	ldrh	r1, [r2, #0]
 8004e2e:	7892      	ldrb	r2, [r2, #2]
 8004e30:	8019      	strh	r1, [r3, #0]
 8004e32:	709a      	strb	r2, [r3, #2]
	   strcat((char *) frame, (char *) VOC );
 8004e34:	4962      	ldr	r1, [pc, #392]	; (8004fc0 <FrameUART+0x324>)
 8004e36:	4867      	ldr	r0, [pc, #412]	; (8004fd4 <FrameUART+0x338>)
 8004e38:	f003 f84c 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004e3c:	4865      	ldr	r0, [pc, #404]	; (8004fd4 <FrameUART+0x338>)
 8004e3e:	f7fb f9cf 	bl	80001e0 <strlen>
 8004e42:	4603      	mov	r3, r0
 8004e44:	461a      	mov	r2, r3
 8004e46:	4b63      	ldr	r3, [pc, #396]	; (8004fd4 <FrameUART+0x338>)
 8004e48:	4413      	add	r3, r2
 8004e4a:	4964      	ldr	r1, [pc, #400]	; (8004fdc <FrameUART+0x340>)
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	460b      	mov	r3, r1
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "PM");
 8004e54:	485f      	ldr	r0, [pc, #380]	; (8004fd4 <FrameUART+0x338>)
 8004e56:	f7fb f9c3 	bl	80001e0 <strlen>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	4b5d      	ldr	r3, [pc, #372]	; (8004fd4 <FrameUART+0x338>)
 8004e60:	4413      	add	r3, r2
 8004e62:	4a64      	ldr	r2, [pc, #400]	; (8004ff4 <FrameUART+0x358>)
 8004e64:	8811      	ldrh	r1, [r2, #0]
 8004e66:	7892      	ldrb	r2, [r2, #2]
 8004e68:	8019      	strh	r1, [r3, #0]
 8004e6a:	709a      	strb	r2, [r3, #2]
	   strcat((char *) frame, (char *) PM251 );
 8004e6c:	4956      	ldr	r1, [pc, #344]	; (8004fc8 <FrameUART+0x32c>)
 8004e6e:	4859      	ldr	r0, [pc, #356]	; (8004fd4 <FrameUART+0x338>)
 8004e70:	f003 f830 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004e74:	4857      	ldr	r0, [pc, #348]	; (8004fd4 <FrameUART+0x338>)
 8004e76:	f7fb f9b3 	bl	80001e0 <strlen>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4b55      	ldr	r3, [pc, #340]	; (8004fd4 <FrameUART+0x338>)
 8004e80:	4413      	add	r3, r2
 8004e82:	4956      	ldr	r1, [pc, #344]	; (8004fdc <FrameUART+0x340>)
 8004e84:	461a      	mov	r2, r3
 8004e86:	460b      	mov	r3, r1
 8004e88:	881b      	ldrh	r3, [r3, #0]
 8004e8a:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "S");
 8004e8c:	4851      	ldr	r0, [pc, #324]	; (8004fd4 <FrameUART+0x338>)
 8004e8e:	f7fb f9a7 	bl	80001e0 <strlen>
 8004e92:	4603      	mov	r3, r0
 8004e94:	461a      	mov	r2, r3
 8004e96:	4b4f      	ldr	r3, [pc, #316]	; (8004fd4 <FrameUART+0x338>)
 8004e98:	4413      	add	r3, r2
 8004e9a:	4957      	ldr	r1, [pc, #348]	; (8004ff8 <FrameUART+0x35c>)
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	881b      	ldrh	r3, [r3, #0]
 8004ea2:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) PM252 );
 8004ea4:	494a      	ldr	r1, [pc, #296]	; (8004fd0 <FrameUART+0x334>)
 8004ea6:	484b      	ldr	r0, [pc, #300]	; (8004fd4 <FrameUART+0x338>)
 8004ea8:	f003 f814 	bl	8007ed4 <strcat>
	   strcat((char *) frame, (char *) ":");
 8004eac:	4849      	ldr	r0, [pc, #292]	; (8004fd4 <FrameUART+0x338>)
 8004eae:	f7fb f997 	bl	80001e0 <strlen>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	4b47      	ldr	r3, [pc, #284]	; (8004fd4 <FrameUART+0x338>)
 8004eb8:	4413      	add	r3, r2
 8004eba:	4948      	ldr	r1, [pc, #288]	; (8004fdc <FrameUART+0x340>)
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	881b      	ldrh	r3, [r3, #0]
 8004ec2:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "PO");
 8004ec4:	4843      	ldr	r0, [pc, #268]	; (8004fd4 <FrameUART+0x338>)
 8004ec6:	f7fb f98b 	bl	80001e0 <strlen>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	461a      	mov	r2, r3
 8004ece:	4b41      	ldr	r3, [pc, #260]	; (8004fd4 <FrameUART+0x338>)
 8004ed0:	4413      	add	r3, r2
 8004ed2:	4a4a      	ldr	r2, [pc, #296]	; (8004ffc <FrameUART+0x360>)
 8004ed4:	8811      	ldrh	r1, [r2, #0]
 8004ed6:	7892      	ldrb	r2, [r2, #2]
 8004ed8:	8019      	strh	r1, [r3, #0]
 8004eda:	709a      	strb	r2, [r3, #2]
	   if (power == 1)
 8004edc:	4b48      	ldr	r3, [pc, #288]	; (8005000 <FrameUART+0x364>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d10c      	bne.n	8004efe <FrameUART+0x262>
	   strcat((char *) frame, (char *) "1" );
 8004ee4:	483b      	ldr	r0, [pc, #236]	; (8004fd4 <FrameUART+0x338>)
 8004ee6:	f7fb f97b 	bl	80001e0 <strlen>
 8004eea:	4603      	mov	r3, r0
 8004eec:	461a      	mov	r2, r3
 8004eee:	4b39      	ldr	r3, [pc, #228]	; (8004fd4 <FrameUART+0x338>)
 8004ef0:	4413      	add	r3, r2
 8004ef2:	4944      	ldr	r1, [pc, #272]	; (8005004 <FrameUART+0x368>)
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	881b      	ldrh	r3, [r3, #0]
 8004efa:	8013      	strh	r3, [r2, #0]
 8004efc:	e00f      	b.n	8004f1e <FrameUART+0x282>
	   else if (power == 0)
 8004efe:	4b40      	ldr	r3, [pc, #256]	; (8005000 <FrameUART+0x364>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10b      	bne.n	8004f1e <FrameUART+0x282>
	   strcat((char *) frame, (char *) "0" );
 8004f06:	4833      	ldr	r0, [pc, #204]	; (8004fd4 <FrameUART+0x338>)
 8004f08:	f7fb f96a 	bl	80001e0 <strlen>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	461a      	mov	r2, r3
 8004f10:	4b30      	ldr	r3, [pc, #192]	; (8004fd4 <FrameUART+0x338>)
 8004f12:	4413      	add	r3, r2
 8004f14:	493c      	ldr	r1, [pc, #240]	; (8005008 <FrameUART+0x36c>)
 8004f16:	461a      	mov	r2, r3
 8004f18:	460b      	mov	r3, r1
 8004f1a:	881b      	ldrh	r3, [r3, #0]
 8004f1c:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) ":");
 8004f1e:	482d      	ldr	r0, [pc, #180]	; (8004fd4 <FrameUART+0x338>)
 8004f20:	f7fb f95e 	bl	80001e0 <strlen>
 8004f24:	4603      	mov	r3, r0
 8004f26:	461a      	mov	r2, r3
 8004f28:	4b2a      	ldr	r3, [pc, #168]	; (8004fd4 <FrameUART+0x338>)
 8004f2a:	4413      	add	r3, r2
 8004f2c:	492b      	ldr	r1, [pc, #172]	; (8004fdc <FrameUART+0x340>)
 8004f2e:	461a      	mov	r2, r3
 8004f30:	460b      	mov	r3, r1
 8004f32:	881b      	ldrh	r3, [r3, #0]
 8004f34:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "SP");
 8004f36:	4827      	ldr	r0, [pc, #156]	; (8004fd4 <FrameUART+0x338>)
 8004f38:	f7fb f952 	bl	80001e0 <strlen>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	461a      	mov	r2, r3
 8004f40:	4b24      	ldr	r3, [pc, #144]	; (8004fd4 <FrameUART+0x338>)
 8004f42:	4413      	add	r3, r2
 8004f44:	4a31      	ldr	r2, [pc, #196]	; (800500c <FrameUART+0x370>)
 8004f46:	8811      	ldrh	r1, [r2, #0]
 8004f48:	7892      	ldrb	r2, [r2, #2]
 8004f4a:	8019      	strh	r1, [r3, #0]
 8004f4c:	709a      	strb	r2, [r3, #2]
	   if(speed == 0)
 8004f4e:	4b30      	ldr	r3, [pc, #192]	; (8005010 <FrameUART+0x374>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10c      	bne.n	8004f70 <FrameUART+0x2d4>
		   strcat((char *) frame, (char *) "0" );
 8004f56:	481f      	ldr	r0, [pc, #124]	; (8004fd4 <FrameUART+0x338>)
 8004f58:	f7fb f942 	bl	80001e0 <strlen>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	461a      	mov	r2, r3
 8004f60:	4b1c      	ldr	r3, [pc, #112]	; (8004fd4 <FrameUART+0x338>)
 8004f62:	4413      	add	r3, r2
 8004f64:	4928      	ldr	r1, [pc, #160]	; (8005008 <FrameUART+0x36c>)
 8004f66:	461a      	mov	r2, r3
 8004f68:	460b      	mov	r3, r1
 8004f6a:	881b      	ldrh	r3, [r3, #0]
 8004f6c:	8013      	strh	r3, [r2, #0]
 8004f6e:	e072      	b.n	8005056 <FrameUART+0x3ba>
	   else if(speed == 1)
 8004f70:	4b27      	ldr	r3, [pc, #156]	; (8005010 <FrameUART+0x374>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d14d      	bne.n	8005014 <FrameUART+0x378>
		   strcat((char *) frame, (char *) "1" );
 8004f78:	4816      	ldr	r0, [pc, #88]	; (8004fd4 <FrameUART+0x338>)
 8004f7a:	f7fb f931 	bl	80001e0 <strlen>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	461a      	mov	r2, r3
 8004f82:	4b14      	ldr	r3, [pc, #80]	; (8004fd4 <FrameUART+0x338>)
 8004f84:	4413      	add	r3, r2
 8004f86:	491f      	ldr	r1, [pc, #124]	; (8005004 <FrameUART+0x368>)
 8004f88:	461a      	mov	r2, r3
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	8013      	strh	r3, [r2, #0]
 8004f90:	e061      	b.n	8005056 <FrameUART+0x3ba>
 8004f92:	bf00      	nop
 8004f94:	2000024c 	.word	0x2000024c
 8004f98:	20000098 	.word	0x20000098
 8004f9c:	200004d4 	.word	0x200004d4
 8004fa0:	200000a0 	.word	0x200000a0
 8004fa4:	20000254 	.word	0x20000254
 8004fa8:	200000a8 	.word	0x200000a8
 8004fac:	200004f8 	.word	0x200004f8
 8004fb0:	200000b0 	.word	0x200000b0
 8004fb4:	20000008 	.word	0x20000008
 8004fb8:	200000b8 	.word	0x200000b8
 8004fbc:	20000006 	.word	0x20000006
 8004fc0:	200000c0 	.word	0x200000c0
 8004fc4:	20000824 	.word	0x20000824
 8004fc8:	200000c8 	.word	0x200000c8
 8004fcc:	20000250 	.word	0x20000250
 8004fd0:	200000d0 	.word	0x200000d0
 8004fd4:	20000578 	.word	0x20000578
 8004fd8:	0800886c 	.word	0x0800886c
 8004fdc:	08008870 	.word	0x08008870
 8004fe0:	08008874 	.word	0x08008874
 8004fe4:	08008878 	.word	0x08008878
 8004fe8:	0800887c 	.word	0x0800887c
 8004fec:	08008880 	.word	0x08008880
 8004ff0:	08008884 	.word	0x08008884
 8004ff4:	08008888 	.word	0x08008888
 8004ff8:	0800888c 	.word	0x0800888c
 8004ffc:	08008890 	.word	0x08008890
 8005000:	200001a4 	.word	0x200001a4
 8005004:	08008894 	.word	0x08008894
 8005008:	08008898 	.word	0x08008898
 800500c:	0800889c 	.word	0x0800889c
 8005010:	200005b4 	.word	0x200005b4
	   else if(speed == 2)
 8005014:	4b6c      	ldr	r3, [pc, #432]	; (80051c8 <FrameUART+0x52c>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2b02      	cmp	r3, #2
 800501a:	d10c      	bne.n	8005036 <FrameUART+0x39a>
		   strcat((char *) frame, (char *) "2" );
 800501c:	486b      	ldr	r0, [pc, #428]	; (80051cc <FrameUART+0x530>)
 800501e:	f7fb f8df 	bl	80001e0 <strlen>
 8005022:	4603      	mov	r3, r0
 8005024:	461a      	mov	r2, r3
 8005026:	4b69      	ldr	r3, [pc, #420]	; (80051cc <FrameUART+0x530>)
 8005028:	4413      	add	r3, r2
 800502a:	4969      	ldr	r1, [pc, #420]	; (80051d0 <FrameUART+0x534>)
 800502c:	461a      	mov	r2, r3
 800502e:	460b      	mov	r3, r1
 8005030:	881b      	ldrh	r3, [r3, #0]
 8005032:	8013      	strh	r3, [r2, #0]
 8005034:	e00f      	b.n	8005056 <FrameUART+0x3ba>
	   else if(speed == 3)
 8005036:	4b64      	ldr	r3, [pc, #400]	; (80051c8 <FrameUART+0x52c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2b03      	cmp	r3, #3
 800503c:	d10b      	bne.n	8005056 <FrameUART+0x3ba>
		   strcat((char *) frame, (char *) "3" );
 800503e:	4863      	ldr	r0, [pc, #396]	; (80051cc <FrameUART+0x530>)
 8005040:	f7fb f8ce 	bl	80001e0 <strlen>
 8005044:	4603      	mov	r3, r0
 8005046:	461a      	mov	r2, r3
 8005048:	4b60      	ldr	r3, [pc, #384]	; (80051cc <FrameUART+0x530>)
 800504a:	4413      	add	r3, r2
 800504c:	4961      	ldr	r1, [pc, #388]	; (80051d4 <FrameUART+0x538>)
 800504e:	461a      	mov	r2, r3
 8005050:	460b      	mov	r3, r1
 8005052:	881b      	ldrh	r3, [r3, #0]
 8005054:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) ":");
 8005056:	485d      	ldr	r0, [pc, #372]	; (80051cc <FrameUART+0x530>)
 8005058:	f7fb f8c2 	bl	80001e0 <strlen>
 800505c:	4603      	mov	r3, r0
 800505e:	461a      	mov	r2, r3
 8005060:	4b5a      	ldr	r3, [pc, #360]	; (80051cc <FrameUART+0x530>)
 8005062:	4413      	add	r3, r2
 8005064:	495c      	ldr	r1, [pc, #368]	; (80051d8 <FrameUART+0x53c>)
 8005066:	461a      	mov	r2, r3
 8005068:	460b      	mov	r3, r1
 800506a:	881b      	ldrh	r3, [r3, #0]
 800506c:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "NIGH");
 800506e:	4857      	ldr	r0, [pc, #348]	; (80051cc <FrameUART+0x530>)
 8005070:	f7fb f8b6 	bl	80001e0 <strlen>
 8005074:	4603      	mov	r3, r0
 8005076:	461a      	mov	r2, r3
 8005078:	4b54      	ldr	r3, [pc, #336]	; (80051cc <FrameUART+0x530>)
 800507a:	4413      	add	r3, r2
 800507c:	4a57      	ldr	r2, [pc, #348]	; (80051dc <FrameUART+0x540>)
 800507e:	6810      	ldr	r0, [r2, #0]
 8005080:	6018      	str	r0, [r3, #0]
 8005082:	7912      	ldrb	r2, [r2, #4]
 8005084:	711a      	strb	r2, [r3, #4]
	   if (nightmode ==0){
 8005086:	4b56      	ldr	r3, [pc, #344]	; (80051e0 <FrameUART+0x544>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10c      	bne.n	80050a8 <FrameUART+0x40c>
		   strcat((char *) frame, (char *) "0" );
 800508e:	484f      	ldr	r0, [pc, #316]	; (80051cc <FrameUART+0x530>)
 8005090:	f7fb f8a6 	bl	80001e0 <strlen>
 8005094:	4603      	mov	r3, r0
 8005096:	461a      	mov	r2, r3
 8005098:	4b4c      	ldr	r3, [pc, #304]	; (80051cc <FrameUART+0x530>)
 800509a:	4413      	add	r3, r2
 800509c:	4951      	ldr	r1, [pc, #324]	; (80051e4 <FrameUART+0x548>)
 800509e:	461a      	mov	r2, r3
 80050a0:	460b      	mov	r3, r1
 80050a2:	881b      	ldrh	r3, [r3, #0]
 80050a4:	8013      	strh	r3, [r2, #0]
 80050a6:	e00f      	b.n	80050c8 <FrameUART+0x42c>
	   }
	   else if (nightmode == 1){
 80050a8:	4b4d      	ldr	r3, [pc, #308]	; (80051e0 <FrameUART+0x544>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d10b      	bne.n	80050c8 <FrameUART+0x42c>
		   strcat((char *) frame, (char *) "1" );
 80050b0:	4846      	ldr	r0, [pc, #280]	; (80051cc <FrameUART+0x530>)
 80050b2:	f7fb f895 	bl	80001e0 <strlen>
 80050b6:	4603      	mov	r3, r0
 80050b8:	461a      	mov	r2, r3
 80050ba:	4b44      	ldr	r3, [pc, #272]	; (80051cc <FrameUART+0x530>)
 80050bc:	4413      	add	r3, r2
 80050be:	494a      	ldr	r1, [pc, #296]	; (80051e8 <FrameUART+0x54c>)
 80050c0:	461a      	mov	r2, r3
 80050c2:	460b      	mov	r3, r1
 80050c4:	881b      	ldrh	r3, [r3, #0]
 80050c6:	8013      	strh	r3, [r2, #0]
	   }
	   strcat((char *) frame, (char *) ":");
 80050c8:	4840      	ldr	r0, [pc, #256]	; (80051cc <FrameUART+0x530>)
 80050ca:	f7fb f889 	bl	80001e0 <strlen>
 80050ce:	4603      	mov	r3, r0
 80050d0:	461a      	mov	r2, r3
 80050d2:	4b3e      	ldr	r3, [pc, #248]	; (80051cc <FrameUART+0x530>)
 80050d4:	4413      	add	r3, r2
 80050d6:	4940      	ldr	r1, [pc, #256]	; (80051d8 <FrameUART+0x53c>)
 80050d8:	461a      	mov	r2, r3
 80050da:	460b      	mov	r3, r1
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	8013      	strh	r3, [r2, #0]
	   strcat((char *) frame, (char *) "FILT");
 80050e0:	483a      	ldr	r0, [pc, #232]	; (80051cc <FrameUART+0x530>)
 80050e2:	f7fb f87d 	bl	80001e0 <strlen>
 80050e6:	4603      	mov	r3, r0
 80050e8:	461a      	mov	r2, r3
 80050ea:	4b38      	ldr	r3, [pc, #224]	; (80051cc <FrameUART+0x530>)
 80050ec:	4413      	add	r3, r2
 80050ee:	4a3f      	ldr	r2, [pc, #252]	; (80051ec <FrameUART+0x550>)
 80050f0:	6810      	ldr	r0, [r2, #0]
 80050f2:	6018      	str	r0, [r3, #0]
 80050f4:	7912      	ldrb	r2, [r2, #4]
 80050f6:	711a      	strb	r2, [r3, #4]
	   if (filmode ==0){
 80050f8:	4b3d      	ldr	r3, [pc, #244]	; (80051f0 <FrameUART+0x554>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10c      	bne.n	800511a <FrameUART+0x47e>
			strcat((char *) frame, (char *) "0" );
 8005100:	4832      	ldr	r0, [pc, #200]	; (80051cc <FrameUART+0x530>)
 8005102:	f7fb f86d 	bl	80001e0 <strlen>
 8005106:	4603      	mov	r3, r0
 8005108:	461a      	mov	r2, r3
 800510a:	4b30      	ldr	r3, [pc, #192]	; (80051cc <FrameUART+0x530>)
 800510c:	4413      	add	r3, r2
 800510e:	4935      	ldr	r1, [pc, #212]	; (80051e4 <FrameUART+0x548>)
 8005110:	461a      	mov	r2, r3
 8005112:	460b      	mov	r3, r1
 8005114:	881b      	ldrh	r3, [r3, #0]
 8005116:	8013      	strh	r3, [r2, #0]
 8005118:	e00f      	b.n	800513a <FrameUART+0x49e>
		   }
	   else if (filmode == 1){
 800511a:	4b35      	ldr	r3, [pc, #212]	; (80051f0 <FrameUART+0x554>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d10b      	bne.n	800513a <FrameUART+0x49e>
			strcat((char *) frame, (char *) "1" );
 8005122:	482a      	ldr	r0, [pc, #168]	; (80051cc <FrameUART+0x530>)
 8005124:	f7fb f85c 	bl	80001e0 <strlen>
 8005128:	4603      	mov	r3, r0
 800512a:	461a      	mov	r2, r3
 800512c:	4b27      	ldr	r3, [pc, #156]	; (80051cc <FrameUART+0x530>)
 800512e:	4413      	add	r3, r2
 8005130:	492d      	ldr	r1, [pc, #180]	; (80051e8 <FrameUART+0x54c>)
 8005132:	461a      	mov	r2, r3
 8005134:	460b      	mov	r3, r1
 8005136:	881b      	ldrh	r3, [r3, #0]
 8005138:	8013      	strh	r3, [r2, #0]
		   }
	   strcat((char *) frame, (char *) ":");
 800513a:	4824      	ldr	r0, [pc, #144]	; (80051cc <FrameUART+0x530>)
 800513c:	f7fb f850 	bl	80001e0 <strlen>
 8005140:	4603      	mov	r3, r0
 8005142:	461a      	mov	r2, r3
 8005144:	4b21      	ldr	r3, [pc, #132]	; (80051cc <FrameUART+0x530>)
 8005146:	4413      	add	r3, r2
 8005148:	4923      	ldr	r1, [pc, #140]	; (80051d8 <FrameUART+0x53c>)
 800514a:	461a      	mov	r2, r3
 800514c:	460b      	mov	r3, r1
 800514e:	881b      	ldrh	r3, [r3, #0]
 8005150:	8013      	strh	r3, [r2, #0]
		   strcat((char *) frame, (char *) "CTRL");
 8005152:	481e      	ldr	r0, [pc, #120]	; (80051cc <FrameUART+0x530>)
 8005154:	f7fb f844 	bl	80001e0 <strlen>
 8005158:	4603      	mov	r3, r0
 800515a:	461a      	mov	r2, r3
 800515c:	4b1b      	ldr	r3, [pc, #108]	; (80051cc <FrameUART+0x530>)
 800515e:	4413      	add	r3, r2
 8005160:	4a24      	ldr	r2, [pc, #144]	; (80051f4 <FrameUART+0x558>)
 8005162:	6810      	ldr	r0, [r2, #0]
 8005164:	6018      	str	r0, [r3, #0]
 8005166:	7912      	ldrb	r2, [r2, #4]
 8005168:	711a      	strb	r2, [r3, #4]
		   if (ctrmode ==0){
 800516a:	4b23      	ldr	r3, [pc, #140]	; (80051f8 <FrameUART+0x55c>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10c      	bne.n	800518c <FrameUART+0x4f0>
				strcat((char *) frame, (char *) "0" );
 8005172:	4816      	ldr	r0, [pc, #88]	; (80051cc <FrameUART+0x530>)
 8005174:	f7fb f834 	bl	80001e0 <strlen>
 8005178:	4603      	mov	r3, r0
 800517a:	461a      	mov	r2, r3
 800517c:	4b13      	ldr	r3, [pc, #76]	; (80051cc <FrameUART+0x530>)
 800517e:	4413      	add	r3, r2
 8005180:	4918      	ldr	r1, [pc, #96]	; (80051e4 <FrameUART+0x548>)
 8005182:	461a      	mov	r2, r3
 8005184:	460b      	mov	r3, r1
 8005186:	881b      	ldrh	r3, [r3, #0]
 8005188:	8013      	strh	r3, [r2, #0]
 800518a:	e00f      	b.n	80051ac <FrameUART+0x510>
			   }
		   else if (ctrmode == 1){
 800518c:	4b1a      	ldr	r3, [pc, #104]	; (80051f8 <FrameUART+0x55c>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d10b      	bne.n	80051ac <FrameUART+0x510>
				strcat((char *) frame, (char *) "1" );
 8005194:	480d      	ldr	r0, [pc, #52]	; (80051cc <FrameUART+0x530>)
 8005196:	f7fb f823 	bl	80001e0 <strlen>
 800519a:	4603      	mov	r3, r0
 800519c:	461a      	mov	r2, r3
 800519e:	4b0b      	ldr	r3, [pc, #44]	; (80051cc <FrameUART+0x530>)
 80051a0:	4413      	add	r3, r2
 80051a2:	4911      	ldr	r1, [pc, #68]	; (80051e8 <FrameUART+0x54c>)
 80051a4:	461a      	mov	r2, r3
 80051a6:	460b      	mov	r3, r1
 80051a8:	881b      	ldrh	r3, [r3, #0]
 80051aa:	8013      	strh	r3, [r2, #0]
			   }
	   strcat((char *) frame, (char *) "\n");
 80051ac:	4807      	ldr	r0, [pc, #28]	; (80051cc <FrameUART+0x530>)
 80051ae:	f7fb f817 	bl	80001e0 <strlen>
 80051b2:	4603      	mov	r3, r0
 80051b4:	461a      	mov	r2, r3
 80051b6:	4b05      	ldr	r3, [pc, #20]	; (80051cc <FrameUART+0x530>)
 80051b8:	4413      	add	r3, r2
 80051ba:	4910      	ldr	r1, [pc, #64]	; (80051fc <FrameUART+0x560>)
 80051bc:	461a      	mov	r2, r3
 80051be:	460b      	mov	r3, r1
 80051c0:	881b      	ldrh	r3, [r3, #0]
 80051c2:	8013      	strh	r3, [r2, #0]
}
 80051c4:	bf00      	nop
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	200005b4 	.word	0x200005b4
 80051cc:	20000578 	.word	0x20000578
 80051d0:	080088a0 	.word	0x080088a0
 80051d4:	080088a4 	.word	0x080088a4
 80051d8:	08008870 	.word	0x08008870
 80051dc:	080088a8 	.word	0x080088a8
 80051e0:	200004d8 	.word	0x200004d8
 80051e4:	08008898 	.word	0x08008898
 80051e8:	08008894 	.word	0x08008894
 80051ec:	080088b0 	.word	0x080088b0
 80051f0:	20000854 	.word	0x20000854
 80051f4:	080088b8 	.word	0x080088b8
 80051f8:	20000208 	.word	0x20000208
 80051fc:	080088c0 	.word	0x080088c0

08005200 <CheckUART>:
void CheckUART(void){
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
	if(Transfer_cplt){
 8005206:	4b90      	ldr	r3, [pc, #576]	; (8005448 <CheckUART+0x248>)
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 827f 	beq.w	800570e <CheckUART+0x50e>
	  for (int i =0; i<=strlen(Rx_Buffer); i++){
 8005210:	2300      	movs	r3, #0
 8005212:	617b      	str	r3, [r7, #20]
 8005214:	e075      	b.n	8005302 <CheckUART+0x102>
		  if(Rx_Buffer[i] =='h' && Rx_Buffer[i+1]=='i'){
 8005216:	4a8d      	ldr	r2, [pc, #564]	; (800544c <CheckUART+0x24c>)
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	4413      	add	r3, r2
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	2b68      	cmp	r3, #104	; 0x68
 8005220:	d11c      	bne.n	800525c <CheckUART+0x5c>
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	3301      	adds	r3, #1
 8005226:	4a89      	ldr	r2, [pc, #548]	; (800544c <CheckUART+0x24c>)
 8005228:	5cd3      	ldrb	r3, [r2, r3]
 800522a:	2b69      	cmp	r3, #105	; 0x69
 800522c:	d116      	bne.n	800525c <CheckUART+0x5c>

			  BACK_COLOR=BLACK;
 800522e:	4b88      	ldr	r3, [pc, #544]	; (8005450 <CheckUART+0x250>)
 8005230:	2200      	movs	r2, #0
 8005232:	801a      	strh	r2, [r3, #0]
			  POINT_COLOR=ORANGE;
 8005234:	4b87      	ldr	r3, [pc, #540]	; (8005454 <CheckUART+0x254>)
 8005236:	f64e 32e3 	movw	r2, #60387	; 0xebe3
 800523a:	801a      	strh	r2, [r3, #0]
			  tft_puts14x24(220,3,(int8_t*)"SPEED: HIGH     ",TFT_STRING_MODE_BACKGROUND);
 800523c:	2300      	movs	r3, #0
 800523e:	4a86      	ldr	r2, [pc, #536]	; (8005458 <CheckUART+0x258>)
 8005240:	2103      	movs	r1, #3
 8005242:	20dc      	movs	r0, #220	; 0xdc
 8005244:	f002 f8d8 	bl	80073f8 <tft_puts14x24>
			  speed = 3;
 8005248:	4b84      	ldr	r3, [pc, #528]	; (800545c <CheckUART+0x25c>)
 800524a:	2203      	movs	r2, #3
 800524c:	601a      	str	r2, [r3, #0]
			  fan_1_run(0);
 800524e:	2000      	movs	r0, #0
 8005250:	f7ff fac8 	bl	80047e4 <fan_1_run>
			  fan_2_run(0);
 8005254:	2000      	movs	r0, #0
 8005256:	f7ff fadd 	bl	8004814 <fan_2_run>
		  if(Rx_Buffer[i] =='h' && Rx_Buffer[i+1]=='i'){
 800525a:	e04f      	b.n	80052fc <CheckUART+0xfc>
			  // Set tốc độ động cơ PWM ở đây
		  }
		  else if(Rx_Buffer[i] =='l' && Rx_Buffer[i+1]=='o'&& Rx_Buffer[i+2]=='w'){
 800525c:	4a7b      	ldr	r2, [pc, #492]	; (800544c <CheckUART+0x24c>)
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	4413      	add	r3, r2
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b6c      	cmp	r3, #108	; 0x6c
 8005266:	d121      	bne.n	80052ac <CheckUART+0xac>
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	3301      	adds	r3, #1
 800526c:	4a77      	ldr	r2, [pc, #476]	; (800544c <CheckUART+0x24c>)
 800526e:	5cd3      	ldrb	r3, [r2, r3]
 8005270:	2b6f      	cmp	r3, #111	; 0x6f
 8005272:	d11b      	bne.n	80052ac <CheckUART+0xac>
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	3302      	adds	r3, #2
 8005278:	4a74      	ldr	r2, [pc, #464]	; (800544c <CheckUART+0x24c>)
 800527a:	5cd3      	ldrb	r3, [r2, r3]
 800527c:	2b77      	cmp	r3, #119	; 0x77
 800527e:	d115      	bne.n	80052ac <CheckUART+0xac>

			  BACK_COLOR=BLACK;
 8005280:	4b73      	ldr	r3, [pc, #460]	; (8005450 <CheckUART+0x250>)
 8005282:	2200      	movs	r2, #0
 8005284:	801a      	strh	r2, [r3, #0]
			  POINT_COLOR=BLUE;
 8005286:	4b73      	ldr	r3, [pc, #460]	; (8005454 <CheckUART+0x254>)
 8005288:	221f      	movs	r2, #31
 800528a:	801a      	strh	r2, [r3, #0]
			  tft_puts14x24(220,3,(int8_t*)"SPEED: LOW      ",TFT_STRING_MODE_BACKGROUND);
 800528c:	2300      	movs	r3, #0
 800528e:	4a74      	ldr	r2, [pc, #464]	; (8005460 <CheckUART+0x260>)
 8005290:	2103      	movs	r1, #3
 8005292:	20dc      	movs	r0, #220	; 0xdc
 8005294:	f002 f8b0 	bl	80073f8 <tft_puts14x24>
			  speed = 1;
 8005298:	4b70      	ldr	r3, [pc, #448]	; (800545c <CheckUART+0x25c>)
 800529a:	2201      	movs	r2, #1
 800529c:	601a      	str	r2, [r3, #0]
			  fan_1_run(70);
 800529e:	2046      	movs	r0, #70	; 0x46
 80052a0:	f7ff faa0 	bl	80047e4 <fan_1_run>
			  fan_2_run(70);
 80052a4:	2046      	movs	r0, #70	; 0x46
 80052a6:	f7ff fab5 	bl	8004814 <fan_2_run>
		  else if(Rx_Buffer[i] =='l' && Rx_Buffer[i+1]=='o'&& Rx_Buffer[i+2]=='w'){
 80052aa:	e027      	b.n	80052fc <CheckUART+0xfc>
			 // Set tốc độ động cơ PWM ở đây
		 }
		  else if(Rx_Buffer[i] =='m' && Rx_Buffer[i+1]=='e'&& Rx_Buffer[i+2]=='d'){
 80052ac:	4a67      	ldr	r2, [pc, #412]	; (800544c <CheckUART+0x24c>)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	4413      	add	r3, r2
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b6d      	cmp	r3, #109	; 0x6d
 80052b6:	d121      	bne.n	80052fc <CheckUART+0xfc>
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	3301      	adds	r3, #1
 80052bc:	4a63      	ldr	r2, [pc, #396]	; (800544c <CheckUART+0x24c>)
 80052be:	5cd3      	ldrb	r3, [r2, r3]
 80052c0:	2b65      	cmp	r3, #101	; 0x65
 80052c2:	d11b      	bne.n	80052fc <CheckUART+0xfc>
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	3302      	adds	r3, #2
 80052c8:	4a60      	ldr	r2, [pc, #384]	; (800544c <CheckUART+0x24c>)
 80052ca:	5cd3      	ldrb	r3, [r2, r3]
 80052cc:	2b64      	cmp	r3, #100	; 0x64
 80052ce:	d115      	bne.n	80052fc <CheckUART+0xfc>

			  BACK_COLOR=BLACK;
 80052d0:	4b5f      	ldr	r3, [pc, #380]	; (8005450 <CheckUART+0x250>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	801a      	strh	r2, [r3, #0]
			  POINT_COLOR=GRAY;
 80052d6:	4b5f      	ldr	r3, [pc, #380]	; (8005454 <CheckUART+0x254>)
 80052d8:	f248 4230 	movw	r2, #33840	; 0x8430
 80052dc:	801a      	strh	r2, [r3, #0]
			  tft_puts14x24(220,3,(int8_t*)"SPEED: MEDIUM",TFT_STRING_MODE_BACKGROUND);
 80052de:	2300      	movs	r3, #0
 80052e0:	4a60      	ldr	r2, [pc, #384]	; (8005464 <CheckUART+0x264>)
 80052e2:	2103      	movs	r1, #3
 80052e4:	20dc      	movs	r0, #220	; 0xdc
 80052e6:	f002 f887 	bl	80073f8 <tft_puts14x24>
			  speed = 2;
 80052ea:	4b5c      	ldr	r3, [pc, #368]	; (800545c <CheckUART+0x25c>)
 80052ec:	2202      	movs	r2, #2
 80052ee:	601a      	str	r2, [r3, #0]
			  fan_1_run(40);
 80052f0:	2028      	movs	r0, #40	; 0x28
 80052f2:	f7ff fa77 	bl	80047e4 <fan_1_run>
			  fan_2_run(40);
 80052f6:	2028      	movs	r0, #40	; 0x28
 80052f8:	f7ff fa8c 	bl	8004814 <fan_2_run>
	  for (int i =0; i<=strlen(Rx_Buffer); i++){
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	3301      	adds	r3, #1
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	4852      	ldr	r0, [pc, #328]	; (800544c <CheckUART+0x24c>)
 8005304:	f7fa ff6c 	bl	80001e0 <strlen>
 8005308:	4602      	mov	r2, r0
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	429a      	cmp	r2, r3
 800530e:	d282      	bcs.n	8005216 <CheckUART+0x16>
			 // Set tốc độ động cơ PWM ở đây
		 }
	  }
	 for (int i =0; i<=strlen(Rx_Buffer); i++){
 8005310:	2300      	movs	r3, #0
 8005312:	613b      	str	r3, [r7, #16]
 8005314:	e06b      	b.n	80053ee <CheckUART+0x1ee>
		 if(Rx_Buffer[i] =='P' && Rx_Buffer[i+1]=='O'&& Rx_Buffer[i+2]=='N'){
 8005316:	4a4d      	ldr	r2, [pc, #308]	; (800544c <CheckUART+0x24c>)
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	4413      	add	r3, r2
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	2b50      	cmp	r3, #80	; 0x50
 8005320:	d132      	bne.n	8005388 <CheckUART+0x188>
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	3301      	adds	r3, #1
 8005326:	4a49      	ldr	r2, [pc, #292]	; (800544c <CheckUART+0x24c>)
 8005328:	5cd3      	ldrb	r3, [r2, r3]
 800532a:	2b4f      	cmp	r3, #79	; 0x4f
 800532c:	d12c      	bne.n	8005388 <CheckUART+0x188>
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	3302      	adds	r3, #2
 8005332:	4a46      	ldr	r2, [pc, #280]	; (800544c <CheckUART+0x24c>)
 8005334:	5cd3      	ldrb	r3, [r2, r3]
 8005336:	2b4e      	cmp	r3, #78	; 0x4e
 8005338:	d126      	bne.n	8005388 <CheckUART+0x188>

			 BACK_COLOR=BLACK;
 800533a:	4b45      	ldr	r3, [pc, #276]	; (8005450 <CheckUART+0x250>)
 800533c:	2200      	movs	r2, #0
 800533e:	801a      	strh	r2, [r3, #0]
			 POINT_COLOR=RED;
 8005340:	4b44      	ldr	r3, [pc, #272]	; (8005454 <CheckUART+0x254>)
 8005342:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8005346:	801a      	strh	r2, [r3, #0]
			 tft_puts14x24(200,3,(int8_t*)"POWER: ON     ",TFT_STRING_MODE_BACKGROUND);
 8005348:	2300      	movs	r3, #0
 800534a:	4a47      	ldr	r2, [pc, #284]	; (8005468 <CheckUART+0x268>)
 800534c:	2103      	movs	r1, #3
 800534e:	20c8      	movs	r0, #200	; 0xc8
 8005350:	f002 f852 	bl	80073f8 <tft_puts14x24>
			 BACK_COLOR=BLACK;
 8005354:	4b3e      	ldr	r3, [pc, #248]	; (8005450 <CheckUART+0x250>)
 8005356:	2200      	movs	r2, #0
 8005358:	801a      	strh	r2, [r3, #0]
			 POINT_COLOR=GRAY;
 800535a:	4b3e      	ldr	r3, [pc, #248]	; (8005454 <CheckUART+0x254>)
 800535c:	f248 4230 	movw	r2, #33840	; 0x8430
 8005360:	801a      	strh	r2, [r3, #0]
			 tft_puts14x24(220,3,(int8_t*)"SPEED: MEDIUM",TFT_STRING_MODE_BACKGROUND);
 8005362:	2300      	movs	r3, #0
 8005364:	4a3f      	ldr	r2, [pc, #252]	; (8005464 <CheckUART+0x264>)
 8005366:	2103      	movs	r1, #3
 8005368:	20dc      	movs	r0, #220	; 0xdc
 800536a:	f002 f845 	bl	80073f8 <tft_puts14x24>
			 power = 1;
 800536e:	4b3f      	ldr	r3, [pc, #252]	; (800546c <CheckUART+0x26c>)
 8005370:	2201      	movs	r2, #1
 8005372:	601a      	str	r2, [r3, #0]
			 speed = 2;
 8005374:	4b39      	ldr	r3, [pc, #228]	; (800545c <CheckUART+0x25c>)
 8005376:	2202      	movs	r2, #2
 8005378:	601a      	str	r2, [r3, #0]
			 fan_1_run(40);
 800537a:	2028      	movs	r0, #40	; 0x28
 800537c:	f7ff fa32 	bl	80047e4 <fan_1_run>
			 fan_2_run(40);
 8005380:	2028      	movs	r0, #40	; 0x28
 8005382:	f7ff fa47 	bl	8004814 <fan_2_run>
		 if(Rx_Buffer[i] =='P' && Rx_Buffer[i+1]=='O'&& Rx_Buffer[i+2]=='N'){
 8005386:	e02f      	b.n	80053e8 <CheckUART+0x1e8>
			 // Set tốc độ động cơ PWM ở đây
			 // Set van khí ở đây
		 }
		 else if(Rx_Buffer[i] =='P' && Rx_Buffer[i+1]=='O'&& Rx_Buffer[i+2]=='F'){
 8005388:	4a30      	ldr	r2, [pc, #192]	; (800544c <CheckUART+0x24c>)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	4413      	add	r3, r2
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	2b50      	cmp	r3, #80	; 0x50
 8005392:	d129      	bne.n	80053e8 <CheckUART+0x1e8>
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	3301      	adds	r3, #1
 8005398:	4a2c      	ldr	r2, [pc, #176]	; (800544c <CheckUART+0x24c>)
 800539a:	5cd3      	ldrb	r3, [r2, r3]
 800539c:	2b4f      	cmp	r3, #79	; 0x4f
 800539e:	d123      	bne.n	80053e8 <CheckUART+0x1e8>
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	3302      	adds	r3, #2
 80053a4:	4a29      	ldr	r2, [pc, #164]	; (800544c <CheckUART+0x24c>)
 80053a6:	5cd3      	ldrb	r3, [r2, r3]
 80053a8:	2b46      	cmp	r3, #70	; 0x46
 80053aa:	d11d      	bne.n	80053e8 <CheckUART+0x1e8>

			 BACK_COLOR=BLACK;
 80053ac:	4b28      	ldr	r3, [pc, #160]	; (8005450 <CheckUART+0x250>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	801a      	strh	r2, [r3, #0]
			 POINT_COLOR=BLUE;
 80053b2:	4b28      	ldr	r3, [pc, #160]	; (8005454 <CheckUART+0x254>)
 80053b4:	221f      	movs	r2, #31
 80053b6:	801a      	strh	r2, [r3, #0]
			 tft_puts14x24(200,3,(int8_t*)"POWER: OFF      ",TFT_STRING_MODE_BACKGROUND);
 80053b8:	2300      	movs	r3, #0
 80053ba:	4a2d      	ldr	r2, [pc, #180]	; (8005470 <CheckUART+0x270>)
 80053bc:	2103      	movs	r1, #3
 80053be:	20c8      	movs	r0, #200	; 0xc8
 80053c0:	f002 f81a 	bl	80073f8 <tft_puts14x24>
			 tft_puts14x24(220,3,(int8_t*)"SPEED: OFF      ",TFT_STRING_MODE_BACKGROUND);
 80053c4:	2300      	movs	r3, #0
 80053c6:	4a2b      	ldr	r2, [pc, #172]	; (8005474 <CheckUART+0x274>)
 80053c8:	2103      	movs	r1, #3
 80053ca:	20dc      	movs	r0, #220	; 0xdc
 80053cc:	f002 f814 	bl	80073f8 <tft_puts14x24>
			 power = 0;
 80053d0:	4b26      	ldr	r3, [pc, #152]	; (800546c <CheckUART+0x26c>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
			 speed = 0;
 80053d6:	4b21      	ldr	r3, [pc, #132]	; (800545c <CheckUART+0x25c>)
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]
			 fan_1_run(100);
 80053dc:	2064      	movs	r0, #100	; 0x64
 80053de:	f7ff fa01 	bl	80047e4 <fan_1_run>
			 fan_2_run(100);
 80053e2:	2064      	movs	r0, #100	; 0x64
 80053e4:	f7ff fa16 	bl	8004814 <fan_2_run>
	 for (int i =0; i<=strlen(Rx_Buffer); i++){
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	3301      	adds	r3, #1
 80053ec:	613b      	str	r3, [r7, #16]
 80053ee:	4817      	ldr	r0, [pc, #92]	; (800544c <CheckUART+0x24c>)
 80053f0:	f7fa fef6 	bl	80001e0 <strlen>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d28c      	bcs.n	8005316 <CheckUART+0x116>
			 //Tắt động cơ và đóng van khí ở đây
		 }
	 }
	  for (int i =0; i<=strlen(Rx_Buffer); i++){
 80053fc:	2300      	movs	r3, #0
 80053fe:	60fb      	str	r3, [r7, #12]
 8005400:	e077      	b.n	80054f2 <CheckUART+0x2f2>
		  if(Rx_Buffer[i] =='s' && Rx_Buffer[i+1]=='t'&& Rx_Buffer[i+2]=='a'){
 8005402:	4a12      	ldr	r2, [pc, #72]	; (800544c <CheckUART+0x24c>)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4413      	add	r3, r2
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	2b73      	cmp	r3, #115	; 0x73
 800540c:	d16e      	bne.n	80054ec <CheckUART+0x2ec>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	3301      	adds	r3, #1
 8005412:	4a0e      	ldr	r2, [pc, #56]	; (800544c <CheckUART+0x24c>)
 8005414:	5cd3      	ldrb	r3, [r2, r3]
 8005416:	2b74      	cmp	r3, #116	; 0x74
 8005418:	d168      	bne.n	80054ec <CheckUART+0x2ec>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	3302      	adds	r3, #2
 800541e:	4a0b      	ldr	r2, [pc, #44]	; (800544c <CheckUART+0x24c>)
 8005420:	5cd3      	ldrb	r3, [r2, r3]
 8005422:	2b61      	cmp	r3, #97	; 0x61
 8005424:	d162      	bne.n	80054ec <CheckUART+0x2ec>
			 //Đọc giá trị từ cảm biến
			  ret = sps30_read_measurement(&m);
 8005426:	4814      	ldr	r0, [pc, #80]	; (8005478 <CheckUART+0x278>)
 8005428:	f001 f86f 	bl	800650a <sps30_read_measurement>
 800542c:	4603      	mov	r3, r0
 800542e:	461a      	mov	r2, r3
 8005430:	4b12      	ldr	r3, [pc, #72]	; (800547c <CheckUART+0x27c>)
 8005432:	801a      	strh	r2, [r3, #0]
			  if (ret < 0) {
 8005434:	4b11      	ldr	r3, [pc, #68]	; (800547c <CheckUART+0x27c>)
 8005436:	f9b3 3000 	ldrsh.w	r3, [r3]
 800543a:	2b00      	cmp	r3, #0
 800543c:	da22      	bge.n	8005484 <CheckUART+0x284>
				 PM25 = PM25;
 800543e:	4b10      	ldr	r3, [pc, #64]	; (8005480 <CheckUART+0x280>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a0f      	ldr	r2, [pc, #60]	; (8005480 <CheckUART+0x280>)
 8005444:	6013      	str	r3, [r2, #0]
 8005446:	e021      	b.n	800548c <CheckUART+0x28c>
 8005448:	20000144 	.word	0x20000144
 800544c:	2000053c 	.word	0x2000053c
 8005450:	20000858 	.word	0x20000858
 8005454:	2000085a 	.word	0x2000085a
 8005458:	080088c4 	.word	0x080088c4
 800545c:	200005b4 	.word	0x200005b4
 8005460:	080088d8 	.word	0x080088d8
 8005464:	080087ec 	.word	0x080087ec
 8005468:	080088ec 	.word	0x080088ec
 800546c:	200001a4 	.word	0x200001a4
 8005470:	080088fc 	.word	0x080088fc
 8005474:	08008910 	.word	0x08008910
 8005478:	2000082c 	.word	0x2000082c
 800547c:	20000828 	.word	0x20000828
 8005480:	20000140 	.word	0x20000140
							  //error
			  } else {
				 PM25 = m.mc_2p5;
 8005484:	4ba4      	ldr	r3, [pc, #656]	; (8005718 <CheckUART+0x518>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	4aa4      	ldr	r2, [pc, #656]	; (800571c <CheckUART+0x51c>)
 800548a:	6013      	str	r3, [r2, #0]
			  }
			  err = svm_measure_iaq_blocking_read(&tvoc_ppb, &co2_ppm, &temperature, &humidity);
 800548c:	4ba4      	ldr	r3, [pc, #656]	; (8005720 <CheckUART+0x520>)
 800548e:	4aa5      	ldr	r2, [pc, #660]	; (8005724 <CheckUART+0x524>)
 8005490:	49a5      	ldr	r1, [pc, #660]	; (8005728 <CheckUART+0x528>)
 8005492:	48a6      	ldr	r0, [pc, #664]	; (800572c <CheckUART+0x52c>)
 8005494:	f001 fd8d 	bl	8006fb2 <svm_measure_iaq_blocking_read>
 8005498:	4603      	mov	r3, r0
 800549a:	461a      	mov	r2, r3
 800549c:	4ba4      	ldr	r3, [pc, #656]	; (8005730 <CheckUART+0x530>)
 800549e:	801a      	strh	r2, [r3, #0]

			  if (err == STATUS_OK) {
 80054a0:	4ba3      	ldr	r3, [pc, #652]	; (8005730 <CheckUART+0x530>)
 80054a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00f      	beq.n	80054ca <CheckUART+0x2ca>
					//lay thanh cong
			  } else {
					co2_ppm = co2_ppm;
 80054aa:	4b9f      	ldr	r3, [pc, #636]	; (8005728 <CheckUART+0x528>)
 80054ac:	881a      	ldrh	r2, [r3, #0]
 80054ae:	4b9e      	ldr	r3, [pc, #632]	; (8005728 <CheckUART+0x528>)
 80054b0:	801a      	strh	r2, [r3, #0]
					temperature = temperature;
 80054b2:	4b9c      	ldr	r3, [pc, #624]	; (8005724 <CheckUART+0x524>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a9b      	ldr	r2, [pc, #620]	; (8005724 <CheckUART+0x524>)
 80054b8:	6013      	str	r3, [r2, #0]
					humidity = humidity;
 80054ba:	4b99      	ldr	r3, [pc, #612]	; (8005720 <CheckUART+0x520>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a98      	ldr	r2, [pc, #608]	; (8005720 <CheckUART+0x520>)
 80054c0:	6013      	str	r3, [r2, #0]
					tvoc_ppb = tvoc_ppb;
 80054c2:	4b9a      	ldr	r3, [pc, #616]	; (800572c <CheckUART+0x52c>)
 80054c4:	881a      	ldrh	r2, [r3, #0]
 80054c6:	4b99      	ldr	r3, [pc, #612]	; (800572c <CheckUART+0x52c>)
 80054c8:	801a      	strh	r2, [r3, #0]
					//khong the doc tu cam bien
			  }
			 BACK_COLOR=BLACK;
 80054ca:	4b9a      	ldr	r3, [pc, #616]	; (8005734 <CheckUART+0x534>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	801a      	strh	r2, [r3, #0]
			 POINT_COLOR=BLUE;
 80054d0:	4b99      	ldr	r3, [pc, #612]	; (8005738 <CheckUART+0x538>)
 80054d2:	221f      	movs	r2, #31
 80054d4:	801a      	strh	r2, [r3, #0]
			 // sprintf(buffer5,"%d     ",tvoc_ppb);
			//  tft_puts14x24(260,3,(int8_t*)buffer5,TFT_STRING_MODE_BACKGROUND);
			  Convertvalue();
 80054d6:	f7ff fb0b 	bl	8004af0 <Convertvalue>
			  FrameUART();
 80054da:	f7ff fbdf 	bl	8004c9c <FrameUART>
			  HAL_UART_Transmit(&huart1, (char *) &frame, sizeof(frame), HAL_MAX_DELAY);
 80054de:	f04f 33ff 	mov.w	r3, #4294967295
 80054e2:	223c      	movs	r2, #60	; 0x3c
 80054e4:	4995      	ldr	r1, [pc, #596]	; (800573c <CheckUART+0x53c>)
 80054e6:	4896      	ldr	r0, [pc, #600]	; (8005740 <CheckUART+0x540>)
 80054e8:	f7fe fb69 	bl	8003bbe <HAL_UART_Transmit>
	  for (int i =0; i<=strlen(Rx_Buffer); i++){
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	3301      	adds	r3, #1
 80054f0:	60fb      	str	r3, [r7, #12]
 80054f2:	4894      	ldr	r0, [pc, #592]	; (8005744 <CheckUART+0x544>)
 80054f4:	f7fa fe74 	bl	80001e0 <strlen>
 80054f8:	4602      	mov	r2, r0
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d280      	bcs.n	8005402 <CheckUART+0x202>
		   }
	  }
	for (int i =0; i<=strlen(Rx_Buffer); i++){
 8005500:	2300      	movs	r3, #0
 8005502:	60bb      	str	r3, [r7, #8]
 8005504:	e051      	b.n	80055aa <CheckUART+0x3aa>
		 if(Rx_Buffer[i] =='n' && Rx_Buffer[i+1]=='i'&& Rx_Buffer[i+2]=='g'){
 8005506:	4a8f      	ldr	r2, [pc, #572]	; (8005744 <CheckUART+0x544>)
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	4413      	add	r3, r2
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b6e      	cmp	r3, #110	; 0x6e
 8005510:	d121      	bne.n	8005556 <CheckUART+0x356>
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	3301      	adds	r3, #1
 8005516:	4a8b      	ldr	r2, [pc, #556]	; (8005744 <CheckUART+0x544>)
 8005518:	5cd3      	ldrb	r3, [r2, r3]
 800551a:	2b69      	cmp	r3, #105	; 0x69
 800551c:	d11b      	bne.n	8005556 <CheckUART+0x356>
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	3302      	adds	r3, #2
 8005522:	4a88      	ldr	r2, [pc, #544]	; (8005744 <CheckUART+0x544>)
 8005524:	5cd3      	ldrb	r3, [r2, r3]
 8005526:	2b67      	cmp	r3, #103	; 0x67
 8005528:	d115      	bne.n	8005556 <CheckUART+0x356>
			 BACK_COLOR=BLACK;
 800552a:	4b82      	ldr	r3, [pc, #520]	; (8005734 <CheckUART+0x534>)
 800552c:	2200      	movs	r2, #0
 800552e:	801a      	strh	r2, [r3, #0]
			 POINT_COLOR=BLUE;
 8005530:	4b81      	ldr	r3, [pc, #516]	; (8005738 <CheckUART+0x538>)
 8005532:	221f      	movs	r2, #31
 8005534:	801a      	strh	r2, [r3, #0]
			 tft_puts14x24(240,3,(int8_t*)"NIGHT MODE: ON    ",TFT_STRING_MODE_BACKGROUND);
 8005536:	2300      	movs	r3, #0
 8005538:	4a83      	ldr	r2, [pc, #524]	; (8005748 <CheckUART+0x548>)
 800553a:	2103      	movs	r1, #3
 800553c:	20f0      	movs	r0, #240	; 0xf0
 800553e:	f001 ff5b 	bl	80073f8 <tft_puts14x24>
			 nightmode = 1;
 8005542:	4b82      	ldr	r3, [pc, #520]	; (800574c <CheckUART+0x54c>)
 8005544:	2201      	movs	r2, #1
 8005546:	601a      	str	r2, [r3, #0]
			 fan_1_run(70);
 8005548:	2046      	movs	r0, #70	; 0x46
 800554a:	f7ff f94b 	bl	80047e4 <fan_1_run>
			 fan_2_run(70);
 800554e:	2046      	movs	r0, #70	; 0x46
 8005550:	f7ff f960 	bl	8004814 <fan_2_run>
		 if(Rx_Buffer[i] =='n' && Rx_Buffer[i+1]=='i'&& Rx_Buffer[i+2]=='g'){
 8005554:	e026      	b.n	80055a4 <CheckUART+0x3a4>
		 }
		 else if(Rx_Buffer[i] =='d' && Rx_Buffer[i+1]=='a'&& Rx_Buffer[i+2]=='y'){
 8005556:	4a7b      	ldr	r2, [pc, #492]	; (8005744 <CheckUART+0x544>)
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4413      	add	r3, r2
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	2b64      	cmp	r3, #100	; 0x64
 8005560:	d120      	bne.n	80055a4 <CheckUART+0x3a4>
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	3301      	adds	r3, #1
 8005566:	4a77      	ldr	r2, [pc, #476]	; (8005744 <CheckUART+0x544>)
 8005568:	5cd3      	ldrb	r3, [r2, r3]
 800556a:	2b61      	cmp	r3, #97	; 0x61
 800556c:	d11a      	bne.n	80055a4 <CheckUART+0x3a4>
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	3302      	adds	r3, #2
 8005572:	4a74      	ldr	r2, [pc, #464]	; (8005744 <CheckUART+0x544>)
 8005574:	5cd3      	ldrb	r3, [r2, r3]
 8005576:	2b79      	cmp	r3, #121	; 0x79
 8005578:	d114      	bne.n	80055a4 <CheckUART+0x3a4>
			BACK_COLOR=BLACK;
 800557a:	4b6e      	ldr	r3, [pc, #440]	; (8005734 <CheckUART+0x534>)
 800557c:	2200      	movs	r2, #0
 800557e:	801a      	strh	r2, [r3, #0]
			POINT_COLOR=BLUE;
 8005580:	4b6d      	ldr	r3, [pc, #436]	; (8005738 <CheckUART+0x538>)
 8005582:	221f      	movs	r2, #31
 8005584:	801a      	strh	r2, [r3, #0]
			tft_puts14x24(240,3,(int8_t*)"NIGHT MODE: OFF  ",TFT_STRING_MODE_BACKGROUND);
 8005586:	2300      	movs	r3, #0
 8005588:	4a71      	ldr	r2, [pc, #452]	; (8005750 <CheckUART+0x550>)
 800558a:	2103      	movs	r1, #3
 800558c:	20f0      	movs	r0, #240	; 0xf0
 800558e:	f001 ff33 	bl	80073f8 <tft_puts14x24>
			nightmode = 0;
 8005592:	4b6e      	ldr	r3, [pc, #440]	; (800574c <CheckUART+0x54c>)
 8005594:	2200      	movs	r2, #0
 8005596:	601a      	str	r2, [r3, #0]
			fan_1_run(40);
 8005598:	2028      	movs	r0, #40	; 0x28
 800559a:	f7ff f923 	bl	80047e4 <fan_1_run>
			fan_2_run(40);
 800559e:	2028      	movs	r0, #40	; 0x28
 80055a0:	f7ff f938 	bl	8004814 <fan_2_run>
	for (int i =0; i<=strlen(Rx_Buffer); i++){
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	3301      	adds	r3, #1
 80055a8:	60bb      	str	r3, [r7, #8]
 80055aa:	4866      	ldr	r0, [pc, #408]	; (8005744 <CheckUART+0x544>)
 80055ac:	f7fa fe18 	bl	80001e0 <strlen>
 80055b0:	4602      	mov	r2, r0
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d2a6      	bcs.n	8005506 <CheckUART+0x306>
		 }
	}
	for (int i =0; i<=strlen(Rx_Buffer); i++){
 80055b8:	2300      	movs	r3, #0
 80055ba:	607b      	str	r3, [r7, #4]
 80055bc:	e047      	b.n	800564e <CheckUART+0x44e>
		if(Rx_Buffer[i] =='f' && Rx_Buffer[i+1]=='r'&& Rx_Buffer[i+2]=='e'){
 80055be:	4a61      	ldr	r2, [pc, #388]	; (8005744 <CheckUART+0x544>)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4413      	add	r3, r2
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b66      	cmp	r3, #102	; 0x66
 80055c8:	d11c      	bne.n	8005604 <CheckUART+0x404>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3301      	adds	r3, #1
 80055ce:	4a5d      	ldr	r2, [pc, #372]	; (8005744 <CheckUART+0x544>)
 80055d0:	5cd3      	ldrb	r3, [r2, r3]
 80055d2:	2b72      	cmp	r3, #114	; 0x72
 80055d4:	d116      	bne.n	8005604 <CheckUART+0x404>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	3302      	adds	r3, #2
 80055da:	4a5a      	ldr	r2, [pc, #360]	; (8005744 <CheckUART+0x544>)
 80055dc:	5cd3      	ldrb	r3, [r2, r3]
 80055de:	2b65      	cmp	r3, #101	; 0x65
 80055e0:	d110      	bne.n	8005604 <CheckUART+0x404>
			BACK_COLOR=BLACK;
 80055e2:	4b54      	ldr	r3, [pc, #336]	; (8005734 <CheckUART+0x534>)
 80055e4:	2200      	movs	r2, #0
 80055e6:	801a      	strh	r2, [r3, #0]
			POINT_COLOR=BLUE;
 80055e8:	4b53      	ldr	r3, [pc, #332]	; (8005738 <CheckUART+0x538>)
 80055ea:	221f      	movs	r2, #31
 80055ec:	801a      	strh	r2, [r3, #0]
			tft_puts14x24(260,3,(int8_t*)"Filter:Fresh_air     ",TFT_STRING_MODE_BACKGROUND);
 80055ee:	2300      	movs	r3, #0
 80055f0:	4a58      	ldr	r2, [pc, #352]	; (8005754 <CheckUART+0x554>)
 80055f2:	2103      	movs	r1, #3
 80055f4:	f44f 7082 	mov.w	r0, #260	; 0x104
 80055f8:	f001 fefe 	bl	80073f8 <tft_puts14x24>
			filmode = 1;
 80055fc:	4b56      	ldr	r3, [pc, #344]	; (8005758 <CheckUART+0x558>)
 80055fe:	2201      	movs	r2, #1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	e021      	b.n	8005648 <CheckUART+0x448>
		 }
		else if(Rx_Buffer[i] =='i' && Rx_Buffer[i+1]=='n'&& Rx_Buffer[i+2]=='d'){
 8005604:	4a4f      	ldr	r2, [pc, #316]	; (8005744 <CheckUART+0x544>)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4413      	add	r3, r2
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	2b69      	cmp	r3, #105	; 0x69
 800560e:	d11b      	bne.n	8005648 <CheckUART+0x448>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	3301      	adds	r3, #1
 8005614:	4a4b      	ldr	r2, [pc, #300]	; (8005744 <CheckUART+0x544>)
 8005616:	5cd3      	ldrb	r3, [r2, r3]
 8005618:	2b6e      	cmp	r3, #110	; 0x6e
 800561a:	d115      	bne.n	8005648 <CheckUART+0x448>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	3302      	adds	r3, #2
 8005620:	4a48      	ldr	r2, [pc, #288]	; (8005744 <CheckUART+0x544>)
 8005622:	5cd3      	ldrb	r3, [r2, r3]
 8005624:	2b64      	cmp	r3, #100	; 0x64
 8005626:	d10f      	bne.n	8005648 <CheckUART+0x448>
			BACK_COLOR=BLACK;
 8005628:	4b42      	ldr	r3, [pc, #264]	; (8005734 <CheckUART+0x534>)
 800562a:	2200      	movs	r2, #0
 800562c:	801a      	strh	r2, [r3, #0]
			POINT_COLOR=BLUE;
 800562e:	4b42      	ldr	r3, [pc, #264]	; (8005738 <CheckUART+0x538>)
 8005630:	221f      	movs	r2, #31
 8005632:	801a      	strh	r2, [r3, #0]
			tft_puts14x24(260,3,(int8_t*)"Filter:Indoor     ",TFT_STRING_MODE_BACKGROUND);
 8005634:	2300      	movs	r3, #0
 8005636:	4a49      	ldr	r2, [pc, #292]	; (800575c <CheckUART+0x55c>)
 8005638:	2103      	movs	r1, #3
 800563a:	f44f 7082 	mov.w	r0, #260	; 0x104
 800563e:	f001 fedb 	bl	80073f8 <tft_puts14x24>
			filmode = 0;
 8005642:	4b45      	ldr	r3, [pc, #276]	; (8005758 <CheckUART+0x558>)
 8005644:	2200      	movs	r2, #0
 8005646:	601a      	str	r2, [r3, #0]
	for (int i =0; i<=strlen(Rx_Buffer); i++){
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	3301      	adds	r3, #1
 800564c:	607b      	str	r3, [r7, #4]
 800564e:	483d      	ldr	r0, [pc, #244]	; (8005744 <CheckUART+0x544>)
 8005650:	f7fa fdc6 	bl	80001e0 <strlen>
 8005654:	4602      	mov	r2, r0
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	429a      	cmp	r2, r3
 800565a:	d2b0      	bcs.n	80055be <CheckUART+0x3be>
		}
	}
	for (int i =0; i<=strlen(Rx_Buffer); i++){
 800565c:	2300      	movs	r3, #0
 800565e:	603b      	str	r3, [r7, #0]
 8005660:	e047      	b.n	80056f2 <CheckUART+0x4f2>
		if(Rx_Buffer[i] =='m' && Rx_Buffer[i+1]=='a'&& Rx_Buffer[i+2]=='n'){
 8005662:	4a38      	ldr	r2, [pc, #224]	; (8005744 <CheckUART+0x544>)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	4413      	add	r3, r2
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	2b6d      	cmp	r3, #109	; 0x6d
 800566c:	d11c      	bne.n	80056a8 <CheckUART+0x4a8>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	3301      	adds	r3, #1
 8005672:	4a34      	ldr	r2, [pc, #208]	; (8005744 <CheckUART+0x544>)
 8005674:	5cd3      	ldrb	r3, [r2, r3]
 8005676:	2b61      	cmp	r3, #97	; 0x61
 8005678:	d116      	bne.n	80056a8 <CheckUART+0x4a8>
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	3302      	adds	r3, #2
 800567e:	4a31      	ldr	r2, [pc, #196]	; (8005744 <CheckUART+0x544>)
 8005680:	5cd3      	ldrb	r3, [r2, r3]
 8005682:	2b6e      	cmp	r3, #110	; 0x6e
 8005684:	d110      	bne.n	80056a8 <CheckUART+0x4a8>
			BACK_COLOR=BLACK;
 8005686:	4b2b      	ldr	r3, [pc, #172]	; (8005734 <CheckUART+0x534>)
 8005688:	2200      	movs	r2, #0
 800568a:	801a      	strh	r2, [r3, #0]
			POINT_COLOR=BLUE;
 800568c:	4b2a      	ldr	r3, [pc, #168]	; (8005738 <CheckUART+0x538>)
 800568e:	221f      	movs	r2, #31
 8005690:	801a      	strh	r2, [r3, #0]
			tft_puts14x24(280,3,(int8_t*)"Mode CTRL:Manual   ",TFT_STRING_MODE_BACKGROUND);
 8005692:	2300      	movs	r3, #0
 8005694:	4a32      	ldr	r2, [pc, #200]	; (8005760 <CheckUART+0x560>)
 8005696:	2103      	movs	r1, #3
 8005698:	f44f 708c 	mov.w	r0, #280	; 0x118
 800569c:	f001 feac 	bl	80073f8 <tft_puts14x24>
			ctrmode = 1;
 80056a0:	4b30      	ldr	r3, [pc, #192]	; (8005764 <CheckUART+0x564>)
 80056a2:	2201      	movs	r2, #1
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	e021      	b.n	80056ec <CheckUART+0x4ec>
		}
		else if(Rx_Buffer[i] =='a' && Rx_Buffer[i+1]=='u'&& Rx_Buffer[i+2]=='t'){
 80056a8:	4a26      	ldr	r2, [pc, #152]	; (8005744 <CheckUART+0x544>)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	4413      	add	r3, r2
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	2b61      	cmp	r3, #97	; 0x61
 80056b2:	d11b      	bne.n	80056ec <CheckUART+0x4ec>
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	3301      	adds	r3, #1
 80056b8:	4a22      	ldr	r2, [pc, #136]	; (8005744 <CheckUART+0x544>)
 80056ba:	5cd3      	ldrb	r3, [r2, r3]
 80056bc:	2b75      	cmp	r3, #117	; 0x75
 80056be:	d115      	bne.n	80056ec <CheckUART+0x4ec>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	3302      	adds	r3, #2
 80056c4:	4a1f      	ldr	r2, [pc, #124]	; (8005744 <CheckUART+0x544>)
 80056c6:	5cd3      	ldrb	r3, [r2, r3]
 80056c8:	2b74      	cmp	r3, #116	; 0x74
 80056ca:	d10f      	bne.n	80056ec <CheckUART+0x4ec>
			BACK_COLOR=BLACK;
 80056cc:	4b19      	ldr	r3, [pc, #100]	; (8005734 <CheckUART+0x534>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	801a      	strh	r2, [r3, #0]
			POINT_COLOR=BLUE;
 80056d2:	4b19      	ldr	r3, [pc, #100]	; (8005738 <CheckUART+0x538>)
 80056d4:	221f      	movs	r2, #31
 80056d6:	801a      	strh	r2, [r3, #0]
			tft_puts14x24(280,3,(int8_t*)"Mode CTRL:Auto    ",TFT_STRING_MODE_BACKGROUND);
 80056d8:	2300      	movs	r3, #0
 80056da:	4a23      	ldr	r2, [pc, #140]	; (8005768 <CheckUART+0x568>)
 80056dc:	2103      	movs	r1, #3
 80056de:	f44f 708c 	mov.w	r0, #280	; 0x118
 80056e2:	f001 fe89 	bl	80073f8 <tft_puts14x24>
			ctrmode = 0;
 80056e6:	4b1f      	ldr	r3, [pc, #124]	; (8005764 <CheckUART+0x564>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]
	for (int i =0; i<=strlen(Rx_Buffer); i++){
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	3301      	adds	r3, #1
 80056f0:	603b      	str	r3, [r7, #0]
 80056f2:	4814      	ldr	r0, [pc, #80]	; (8005744 <CheckUART+0x544>)
 80056f4:	f7fa fd74 	bl	80001e0 <strlen>
 80056f8:	4602      	mov	r2, r0
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d2b0      	bcs.n	8005662 <CheckUART+0x462>
		}
	}
	  Transfer_cplt = 0;
 8005700:	4b1a      	ldr	r3, [pc, #104]	; (800576c <CheckUART+0x56c>)
 8005702:	2200      	movs	r2, #0
 8005704:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(400);
 8005706:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800570a:	f7fb f997 	bl	8000a3c <HAL_Delay>
  }
}
 800570e:	bf00      	nop
 8005710:	3718      	adds	r7, #24
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	2000082c 	.word	0x2000082c
 800571c:	20000140 	.word	0x20000140
 8005720:	2000026c 	.word	0x2000026c
 8005724:	20000204 	.word	0x20000204
 8005728:	20000008 	.word	0x20000008
 800572c:	20000006 	.word	0x20000006
 8005730:	200004dc 	.word	0x200004dc
 8005734:	20000858 	.word	0x20000858
 8005738:	2000085a 	.word	0x2000085a
 800573c:	20000578 	.word	0x20000578
 8005740:	2000027c 	.word	0x2000027c
 8005744:	2000053c 	.word	0x2000053c
 8005748:	08008924 	.word	0x08008924
 800574c:	200004d8 	.word	0x200004d8
 8005750:	08008938 	.word	0x08008938
 8005754:	080087fc 	.word	0x080087fc
 8005758:	20000854 	.word	0x20000854
 800575c:	0800894c 	.word	0x0800894c
 8005760:	08008838 	.word	0x08008838
 8005764:	20000208 	.word	0x20000208
 8005768:	08008960 	.word	0x08008960
 800576c:	20000144 	.word	0x20000144

08005770 <IAQcolor>:
void IAQcolor(void){
 8005770:	b480      	push	{r7}
 8005772:	af00      	add	r7, sp, #0
	if (count <= 100){
 8005774:	4b2e      	ldr	r3, [pc, #184]	; (8005830 <IAQcolor+0xc0>)
 8005776:	881b      	ldrh	r3, [r3, #0]
 8005778:	2b64      	cmp	r3, #100	; 0x64
 800577a:	d807      	bhi.n	800578c <IAQcolor+0x1c>
		BACK_COLOR=BLACK;
 800577c:	4b2d      	ldr	r3, [pc, #180]	; (8005834 <IAQcolor+0xc4>)
 800577e:	2200      	movs	r2, #0
 8005780:	801a      	strh	r2, [r3, #0]
		POINT_COLOR=GREEN;
 8005782:	4b2d      	ldr	r3, [pc, #180]	; (8005838 <IAQcolor+0xc8>)
 8005784:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8005788:	801a      	strh	r2, [r3, #0]
 800578a:	e043      	b.n	8005814 <IAQcolor+0xa4>
	}
	else if (count > 100 && count <= 200){
 800578c:	4b28      	ldr	r3, [pc, #160]	; (8005830 <IAQcolor+0xc0>)
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	2b64      	cmp	r3, #100	; 0x64
 8005792:	d90b      	bls.n	80057ac <IAQcolor+0x3c>
 8005794:	4b26      	ldr	r3, [pc, #152]	; (8005830 <IAQcolor+0xc0>)
 8005796:	881b      	ldrh	r3, [r3, #0]
 8005798:	2bc8      	cmp	r3, #200	; 0xc8
 800579a:	d807      	bhi.n	80057ac <IAQcolor+0x3c>
		BACK_COLOR=BLACK;
 800579c:	4b25      	ldr	r3, [pc, #148]	; (8005834 <IAQcolor+0xc4>)
 800579e:	2200      	movs	r2, #0
 80057a0:	801a      	strh	r2, [r3, #0]
		POINT_COLOR=YELLOW;
 80057a2:	4b25      	ldr	r3, [pc, #148]	; (8005838 <IAQcolor+0xc8>)
 80057a4:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80057a8:	801a      	strh	r2, [r3, #0]
 80057aa:	e033      	b.n	8005814 <IAQcolor+0xa4>
	}
	else if (count > 200 && count <= 300){
 80057ac:	4b20      	ldr	r3, [pc, #128]	; (8005830 <IAQcolor+0xc0>)
 80057ae:	881b      	ldrh	r3, [r3, #0]
 80057b0:	2bc8      	cmp	r3, #200	; 0xc8
 80057b2:	d90c      	bls.n	80057ce <IAQcolor+0x5e>
 80057b4:	4b1e      	ldr	r3, [pc, #120]	; (8005830 <IAQcolor+0xc0>)
 80057b6:	881b      	ldrh	r3, [r3, #0]
 80057b8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80057bc:	d807      	bhi.n	80057ce <IAQcolor+0x5e>
		BACK_COLOR=BLACK;
 80057be:	4b1d      	ldr	r3, [pc, #116]	; (8005834 <IAQcolor+0xc4>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	801a      	strh	r2, [r3, #0]
		POINT_COLOR=RED;
 80057c4:	4b1c      	ldr	r3, [pc, #112]	; (8005838 <IAQcolor+0xc8>)
 80057c6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80057ca:	801a      	strh	r2, [r3, #0]
 80057cc:	e022      	b.n	8005814 <IAQcolor+0xa4>
	}
	else if (count > 300 && count <= 400){
 80057ce:	4b18      	ldr	r3, [pc, #96]	; (8005830 <IAQcolor+0xc0>)
 80057d0:	881b      	ldrh	r3, [r3, #0]
 80057d2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80057d6:	d90c      	bls.n	80057f2 <IAQcolor+0x82>
 80057d8:	4b15      	ldr	r3, [pc, #84]	; (8005830 <IAQcolor+0xc0>)
 80057da:	881b      	ldrh	r3, [r3, #0]
 80057dc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80057e0:	d807      	bhi.n	80057f2 <IAQcolor+0x82>
		BACK_COLOR=BLACK;
 80057e2:	4b14      	ldr	r3, [pc, #80]	; (8005834 <IAQcolor+0xc4>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	801a      	strh	r2, [r3, #0]
		POINT_COLOR=RED;
 80057e8:	4b13      	ldr	r3, [pc, #76]	; (8005838 <IAQcolor+0xc8>)
 80057ea:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80057ee:	801a      	strh	r2, [r3, #0]
 80057f0:	e010      	b.n	8005814 <IAQcolor+0xa4>
	}
	else if (count > 400 && count <= 500){
 80057f2:	4b0f      	ldr	r3, [pc, #60]	; (8005830 <IAQcolor+0xc0>)
 80057f4:	881b      	ldrh	r3, [r3, #0]
 80057f6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80057fa:	d90b      	bls.n	8005814 <IAQcolor+0xa4>
 80057fc:	4b0c      	ldr	r3, [pc, #48]	; (8005830 <IAQcolor+0xc0>)
 80057fe:	881b      	ldrh	r3, [r3, #0]
 8005800:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005804:	d806      	bhi.n	8005814 <IAQcolor+0xa4>
		BACK_COLOR=BLACK;
 8005806:	4b0b      	ldr	r3, [pc, #44]	; (8005834 <IAQcolor+0xc4>)
 8005808:	2200      	movs	r2, #0
 800580a:	801a      	strh	r2, [r3, #0]
		POINT_COLOR=VIOLET;
 800580c:	4b0a      	ldr	r3, [pc, #40]	; (8005838 <IAQcolor+0xc8>)
 800580e:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8005812:	801a      	strh	r2, [r3, #0]
	}
	if (count == 500){
 8005814:	4b06      	ldr	r3, [pc, #24]	; (8005830 <IAQcolor+0xc0>)
 8005816:	881b      	ldrh	r3, [r3, #0]
 8005818:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800581c:	d102      	bne.n	8005824 <IAQcolor+0xb4>
		count = 0;
 800581e:	4b04      	ldr	r3, [pc, #16]	; (8005830 <IAQcolor+0xc0>)
 8005820:	2200      	movs	r2, #0
 8005822:	801a      	strh	r2, [r3, #0]
	}
}
 8005824:	bf00      	nop
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	20000090 	.word	0x20000090
 8005834:	20000858 	.word	0x20000858
 8005838:	2000085a 	.word	0x2000085a

0800583c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b094      	sub	sp, #80	; 0x50
 8005840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005842:	f107 0320 	add.w	r3, r7, #32
 8005846:	2230      	movs	r2, #48	; 0x30
 8005848:	2100      	movs	r1, #0
 800584a:	4618      	mov	r0, r3
 800584c:	f002 fb1a 	bl	8007e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005850:	f107 030c 	add.w	r3, r7, #12
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
 8005858:	605a      	str	r2, [r3, #4]
 800585a:	609a      	str	r2, [r3, #8]
 800585c:	60da      	str	r2, [r3, #12]
 800585e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005860:	2300      	movs	r3, #0
 8005862:	60bb      	str	r3, [r7, #8]
 8005864:	4b28      	ldr	r3, [pc, #160]	; (8005908 <SystemClock_Config+0xcc>)
 8005866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005868:	4a27      	ldr	r2, [pc, #156]	; (8005908 <SystemClock_Config+0xcc>)
 800586a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800586e:	6413      	str	r3, [r2, #64]	; 0x40
 8005870:	4b25      	ldr	r3, [pc, #148]	; (8005908 <SystemClock_Config+0xcc>)
 8005872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005878:	60bb      	str	r3, [r7, #8]
 800587a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800587c:	2300      	movs	r3, #0
 800587e:	607b      	str	r3, [r7, #4]
 8005880:	4b22      	ldr	r3, [pc, #136]	; (800590c <SystemClock_Config+0xd0>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a21      	ldr	r2, [pc, #132]	; (800590c <SystemClock_Config+0xd0>)
 8005886:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	4b1f      	ldr	r3, [pc, #124]	; (800590c <SystemClock_Config+0xd0>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005894:	607b      	str	r3, [r7, #4]
 8005896:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005898:	2302      	movs	r3, #2
 800589a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800589c:	2301      	movs	r3, #1
 800589e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80058a0:	2310      	movs	r3, #16
 80058a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80058a4:	2302      	movs	r3, #2
 80058a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80058a8:	2300      	movs	r3, #0
 80058aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80058ac:	2310      	movs	r3, #16
 80058ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80058b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80058b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80058b6:	2304      	movs	r3, #4
 80058b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80058ba:	2304      	movs	r3, #4
 80058bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80058be:	f107 0320 	add.w	r3, r7, #32
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7fc fb0c 	bl	8001ee0 <HAL_RCC_OscConfig>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d001      	beq.n	80058d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80058ce:	f000 faa5 	bl	8005e1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80058d2:	230f      	movs	r3, #15
 80058d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80058d6:	2302      	movs	r3, #2
 80058d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80058de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80058e4:	2300      	movs	r3, #0
 80058e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80058e8:	f107 030c 	add.w	r3, r7, #12
 80058ec:	2102      	movs	r1, #2
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fc fd38 	bl	8002364 <HAL_RCC_ClockConfig>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d001      	beq.n	80058fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80058fa:	f000 fa8f 	bl	8005e1c <Error_Handler>
  }
}
 80058fe:	bf00      	nop
 8005900:	3750      	adds	r7, #80	; 0x50
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
 8005906:	bf00      	nop
 8005908:	40023800 	.word	0x40023800
 800590c:	40007000 	.word	0x40007000

08005910 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005914:	4b12      	ldr	r3, [pc, #72]	; (8005960 <MX_I2C1_Init+0x50>)
 8005916:	4a13      	ldr	r2, [pc, #76]	; (8005964 <MX_I2C1_Init+0x54>)
 8005918:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800591a:	4b11      	ldr	r3, [pc, #68]	; (8005960 <MX_I2C1_Init+0x50>)
 800591c:	4a12      	ldr	r2, [pc, #72]	; (8005968 <MX_I2C1_Init+0x58>)
 800591e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005920:	4b0f      	ldr	r3, [pc, #60]	; (8005960 <MX_I2C1_Init+0x50>)
 8005922:	2200      	movs	r2, #0
 8005924:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005926:	4b0e      	ldr	r3, [pc, #56]	; (8005960 <MX_I2C1_Init+0x50>)
 8005928:	2200      	movs	r2, #0
 800592a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800592c:	4b0c      	ldr	r3, [pc, #48]	; (8005960 <MX_I2C1_Init+0x50>)
 800592e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005932:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005934:	4b0a      	ldr	r3, [pc, #40]	; (8005960 <MX_I2C1_Init+0x50>)
 8005936:	2200      	movs	r2, #0
 8005938:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800593a:	4b09      	ldr	r3, [pc, #36]	; (8005960 <MX_I2C1_Init+0x50>)
 800593c:	2200      	movs	r2, #0
 800593e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005940:	4b07      	ldr	r3, [pc, #28]	; (8005960 <MX_I2C1_Init+0x50>)
 8005942:	2200      	movs	r2, #0
 8005944:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005946:	4b06      	ldr	r3, [pc, #24]	; (8005960 <MX_I2C1_Init+0x50>)
 8005948:	2200      	movs	r2, #0
 800594a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800594c:	4804      	ldr	r0, [pc, #16]	; (8005960 <MX_I2C1_Init+0x50>)
 800594e:	f7fb fb71 	bl	8001034 <HAL_I2C_Init>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d001      	beq.n	800595c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005958:	f000 fa60 	bl	8005e1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800595c:	bf00      	nop
 800595e:	bd80      	pop	{r7, pc}
 8005960:	200001a8 	.word	0x200001a8
 8005964:	40005400 	.word	0x40005400
 8005968:	000186a0 	.word	0x000186a0

0800596c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005970:	4b17      	ldr	r3, [pc, #92]	; (80059d0 <MX_SPI2_Init+0x64>)
 8005972:	4a18      	ldr	r2, [pc, #96]	; (80059d4 <MX_SPI2_Init+0x68>)
 8005974:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005976:	4b16      	ldr	r3, [pc, #88]	; (80059d0 <MX_SPI2_Init+0x64>)
 8005978:	f44f 7282 	mov.w	r2, #260	; 0x104
 800597c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800597e:	4b14      	ldr	r3, [pc, #80]	; (80059d0 <MX_SPI2_Init+0x64>)
 8005980:	2200      	movs	r2, #0
 8005982:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005984:	4b12      	ldr	r3, [pc, #72]	; (80059d0 <MX_SPI2_Init+0x64>)
 8005986:	2200      	movs	r2, #0
 8005988:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800598a:	4b11      	ldr	r3, [pc, #68]	; (80059d0 <MX_SPI2_Init+0x64>)
 800598c:	2200      	movs	r2, #0
 800598e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005990:	4b0f      	ldr	r3, [pc, #60]	; (80059d0 <MX_SPI2_Init+0x64>)
 8005992:	2200      	movs	r2, #0
 8005994:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005996:	4b0e      	ldr	r3, [pc, #56]	; (80059d0 <MX_SPI2_Init+0x64>)
 8005998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800599c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800599e:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <MX_SPI2_Init+0x64>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80059a4:	4b0a      	ldr	r3, [pc, #40]	; (80059d0 <MX_SPI2_Init+0x64>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80059aa:	4b09      	ldr	r3, [pc, #36]	; (80059d0 <MX_SPI2_Init+0x64>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059b0:	4b07      	ldr	r3, [pc, #28]	; (80059d0 <MX_SPI2_Init+0x64>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80059b6:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <MX_SPI2_Init+0x64>)
 80059b8:	220a      	movs	r2, #10
 80059ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80059bc:	4804      	ldr	r0, [pc, #16]	; (80059d0 <MX_SPI2_Init+0x64>)
 80059be:	f7fc fe99 	bl	80026f4 <HAL_SPI_Init>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80059c8:	f000 fa28 	bl	8005e1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80059cc:	bf00      	nop
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	2000014c 	.word	0x2000014c
 80059d4:	40003800 	.word	0x40003800

080059d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b092      	sub	sp, #72	; 0x48
 80059dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80059e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80059ec:	2200      	movs	r2, #0
 80059ee:	601a      	str	r2, [r3, #0]
 80059f0:	605a      	str	r2, [r3, #4]
 80059f2:	609a      	str	r2, [r3, #8]
 80059f4:	60da      	str	r2, [r3, #12]
 80059f6:	611a      	str	r2, [r3, #16]
 80059f8:	615a      	str	r2, [r3, #20]
 80059fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80059fc:	1d3b      	adds	r3, r7, #4
 80059fe:	2220      	movs	r2, #32
 8005a00:	2100      	movs	r1, #0
 8005a02:	4618      	mov	r0, r3
 8005a04:	f002 fa3e 	bl	8007e84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005a08:	4b38      	ldr	r3, [pc, #224]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a0a:	4a39      	ldr	r2, [pc, #228]	; (8005af0 <MX_TIM1_Init+0x118>)
 8005a0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005a0e:	4b37      	ldr	r3, [pc, #220]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a14:	4b35      	ldr	r3, [pc, #212]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8005a1a:	4b34      	ldr	r3, [pc, #208]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a20:	4b32      	ldr	r3, [pc, #200]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005a26:	4b31      	ldr	r3, [pc, #196]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a2c:	4b2f      	ldr	r3, [pc, #188]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005a32:	482e      	ldr	r0, [pc, #184]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a34:	f7fd f9eb 	bl	8002e0e <HAL_TIM_PWM_Init>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8005a3e:	f000 f9ed 	bl	8005e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a42:	2300      	movs	r3, #0
 8005a44:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a46:	2300      	movs	r3, #0
 8005a48:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005a4a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005a4e:	4619      	mov	r1, r3
 8005a50:	4826      	ldr	r0, [pc, #152]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a52:	f7fd ffbc 	bl	80039ce <HAL_TIMEx_MasterConfigSynchronization>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8005a5c:	f000 f9de 	bl	8005e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a60:	2360      	movs	r3, #96	; 0x60
 8005a62:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8005a64:	2300      	movs	r3, #0
 8005a66:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a70:	2300      	movs	r3, #0
 8005a72:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005a74:	2300      	movs	r3, #0
 8005a76:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a80:	2200      	movs	r2, #0
 8005a82:	4619      	mov	r1, r3
 8005a84:	4819      	ldr	r0, [pc, #100]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a86:	f7fd fb27 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d001      	beq.n	8005a94 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8005a90:	f000 f9c4 	bl	8005e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005a94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a98:	220c      	movs	r2, #12
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	4813      	ldr	r0, [pc, #76]	; (8005aec <MX_TIM1_Init+0x114>)
 8005a9e:	f7fd fb1b 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d001      	beq.n	8005aac <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8005aa8:	f000 f9b8 	bl	8005e1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005aac:	2300      	movs	r3, #0
 8005aae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005abc:	2300      	movs	r3, #0
 8005abe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005ac0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005ac4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005aca:	1d3b      	adds	r3, r7, #4
 8005acc:	4619      	mov	r1, r3
 8005ace:	4807      	ldr	r0, [pc, #28]	; (8005aec <MX_TIM1_Init+0x114>)
 8005ad0:	f7fd ffc2 	bl	8003a58 <HAL_TIMEx_ConfigBreakDeadTime>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d001      	beq.n	8005ade <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8005ada:	f000 f99f 	bl	8005e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005ade:	4803      	ldr	r0, [pc, #12]	; (8005aec <MX_TIM1_Init+0x114>)
 8005ae0:	f001 f89e 	bl	8006c20 <HAL_TIM_MspPostInit>

}
 8005ae4:	bf00      	nop
 8005ae6:	3748      	adds	r7, #72	; 0x48
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	200004fc 	.word	0x200004fc
 8005af0:	40010000 	.word	0x40010000

08005af4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b08e      	sub	sp, #56	; 0x38
 8005af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005afa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005afe:	2200      	movs	r2, #0
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	605a      	str	r2, [r3, #4]
 8005b04:	609a      	str	r2, [r3, #8]
 8005b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b08:	f107 0320 	add.w	r3, r7, #32
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	601a      	str	r2, [r3, #0]
 8005b10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b12:	1d3b      	adds	r3, r7, #4
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	605a      	str	r2, [r3, #4]
 8005b1a:	609a      	str	r2, [r3, #8]
 8005b1c:	60da      	str	r2, [r3, #12]
 8005b1e:	611a      	str	r2, [r3, #16]
 8005b20:	615a      	str	r2, [r3, #20]
 8005b22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005b24:	4b37      	ldr	r3, [pc, #220]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005b2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005b2c:	4b35      	ldr	r3, [pc, #212]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b32:	4b34      	ldr	r3, [pc, #208]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8005b38:	4b32      	ldr	r3, [pc, #200]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b3e:	4b31      	ldr	r3, [pc, #196]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b44:	4b2f      	ldr	r3, [pc, #188]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005b4a:	482e      	ldr	r0, [pc, #184]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b4c:	f7fd f934 	bl	8002db8 <HAL_TIM_Base_Init>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d001      	beq.n	8005b5a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8005b56:	f000 f961 	bl	8005e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005b60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005b64:	4619      	mov	r1, r3
 8005b66:	4827      	ldr	r0, [pc, #156]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b68:	f7fd fb7c 	bl	8003264 <HAL_TIM_ConfigClockSource>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d001      	beq.n	8005b76 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8005b72:	f000 f953 	bl	8005e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005b76:	4823      	ldr	r0, [pc, #140]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b78:	f7fd f949 	bl	8002e0e <HAL_TIM_PWM_Init>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d001      	beq.n	8005b86 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8005b82:	f000 f94b 	bl	8005e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b86:	2300      	movs	r3, #0
 8005b88:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b8e:	f107 0320 	add.w	r3, r7, #32
 8005b92:	4619      	mov	r1, r3
 8005b94:	481b      	ldr	r0, [pc, #108]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005b96:	f7fd ff1a 	bl	80039ce <HAL_TIMEx_MasterConfigSynchronization>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8005ba0:	f000 f93c 	bl	8005e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ba4:	2360      	movs	r3, #96	; 0x60
 8005ba6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005bac:	2300      	movs	r3, #0
 8005bae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005bb4:	1d3b      	adds	r3, r7, #4
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4812      	ldr	r0, [pc, #72]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005bbc:	f7fd fa8c 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8005bc6:	f000 f929 	bl	8005e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005bca:	1d3b      	adds	r3, r7, #4
 8005bcc:	2204      	movs	r2, #4
 8005bce:	4619      	mov	r1, r3
 8005bd0:	480c      	ldr	r0, [pc, #48]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005bd2:	f7fd fa81 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8005bdc:	f000 f91e 	bl	8005e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005be0:	1d3b      	adds	r3, r7, #4
 8005be2:	2208      	movs	r2, #8
 8005be4:	4619      	mov	r1, r3
 8005be6:	4807      	ldr	r0, [pc, #28]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005be8:	f7fd fa76 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d001      	beq.n	8005bf6 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 8005bf2:	f000 f913 	bl	8005e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005bf6:	4803      	ldr	r0, [pc, #12]	; (8005c04 <MX_TIM2_Init+0x110>)
 8005bf8:	f001 f812 	bl	8006c20 <HAL_TIM_MspPostInit>

}
 8005bfc:	bf00      	nop
 8005bfe:	3738      	adds	r7, #56	; 0x38
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	200007b8 	.word	0x200007b8

08005c08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b08a      	sub	sp, #40	; 0x28
 8005c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c0e:	f107 0320 	add.w	r3, r7, #32
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005c18:	1d3b      	adds	r3, r7, #4
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	601a      	str	r2, [r3, #0]
 8005c1e:	605a      	str	r2, [r3, #4]
 8005c20:	609a      	str	r2, [r3, #8]
 8005c22:	60da      	str	r2, [r3, #12]
 8005c24:	611a      	str	r2, [r3, #16]
 8005c26:	615a      	str	r2, [r3, #20]
 8005c28:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005c2a:	4b27      	ldr	r3, [pc, #156]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c2c:	4a27      	ldr	r2, [pc, #156]	; (8005ccc <MX_TIM3_Init+0xc4>)
 8005c2e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005c30:	4b25      	ldr	r3, [pc, #148]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c32:	2200      	movs	r2, #0
 8005c34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c36:	4b24      	ldr	r3, [pc, #144]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8005c3c:	4b22      	ldr	r3, [pc, #136]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c3e:	2200      	movs	r2, #0
 8005c40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c42:	4b21      	ldr	r3, [pc, #132]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c48:	4b1f      	ldr	r3, [pc, #124]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005c4e:	481e      	ldr	r0, [pc, #120]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c50:	f7fd f8dd 	bl	8002e0e <HAL_TIM_PWM_Init>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8005c5a:	f000 f8df 	bl	8005e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c62:	2300      	movs	r3, #0
 8005c64:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005c66:	f107 0320 	add.w	r3, r7, #32
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	4816      	ldr	r0, [pc, #88]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c6e:	f7fd feae 	bl	80039ce <HAL_TIMEx_MasterConfigSynchronization>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d001      	beq.n	8005c7c <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8005c78:	f000 f8d0 	bl	8005e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005c7c:	2360      	movs	r3, #96	; 0x60
 8005c7e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005c80:	2300      	movs	r3, #0
 8005c82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005c84:	2300      	movs	r3, #0
 8005c86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005c8c:	1d3b      	adds	r3, r7, #4
 8005c8e:	2200      	movs	r2, #0
 8005c90:	4619      	mov	r1, r3
 8005c92:	480d      	ldr	r0, [pc, #52]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005c94:	f7fd fa20 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d001      	beq.n	8005ca2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8005c9e:	f000 f8bd 	bl	8005e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ca2:	1d3b      	adds	r3, r7, #4
 8005ca4:	2204      	movs	r2, #4
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	4807      	ldr	r0, [pc, #28]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005caa:	f7fd fa15 	bl	80030d8 <HAL_TIM_PWM_ConfigChannel>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d001      	beq.n	8005cb8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005cb4:	f000 f8b2 	bl	8005e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005cb8:	4803      	ldr	r0, [pc, #12]	; (8005cc8 <MX_TIM3_Init+0xc0>)
 8005cba:	f000 ffb1 	bl	8006c20 <HAL_TIM_MspPostInit>

}
 8005cbe:	bf00      	nop
 8005cc0:	3728      	adds	r7, #40	; 0x28
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	2000020c 	.word	0x2000020c
 8005ccc:	40000400 	.word	0x40000400

08005cd0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005cd4:	4b11      	ldr	r3, [pc, #68]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005cd6:	4a12      	ldr	r2, [pc, #72]	; (8005d20 <MX_USART1_UART_Init+0x50>)
 8005cd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005cda:	4b10      	ldr	r3, [pc, #64]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005cdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005ce0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005ce2:	4b0e      	ldr	r3, [pc, #56]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005ce8:	4b0c      	ldr	r3, [pc, #48]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005cee:	4b0b      	ldr	r3, [pc, #44]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005cf4:	4b09      	ldr	r3, [pc, #36]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005cf6:	220c      	movs	r2, #12
 8005cf8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cfa:	4b08      	ldr	r3, [pc, #32]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d00:	4b06      	ldr	r3, [pc, #24]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005d06:	4805      	ldr	r0, [pc, #20]	; (8005d1c <MX_USART1_UART_Init+0x4c>)
 8005d08:	f7fd ff0c 	bl	8003b24 <HAL_UART_Init>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005d12:	f000 f883 	bl	8005e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005d16:	bf00      	nop
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	2000027c 	.word	0x2000027c
 8005d20:	40011000 	.word	0x40011000

08005d24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08a      	sub	sp, #40	; 0x28
 8005d28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d2a:	f107 0314 	add.w	r3, r7, #20
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	605a      	str	r2, [r3, #4]
 8005d34:	609a      	str	r2, [r3, #8]
 8005d36:	60da      	str	r2, [r3, #12]
 8005d38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	613b      	str	r3, [r7, #16]
 8005d3e:	4b34      	ldr	r3, [pc, #208]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d42:	4a33      	ldr	r2, [pc, #204]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d44:	f043 0304 	orr.w	r3, r3, #4
 8005d48:	6313      	str	r3, [r2, #48]	; 0x30
 8005d4a:	4b31      	ldr	r3, [pc, #196]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4e:	f003 0304 	and.w	r3, r3, #4
 8005d52:	613b      	str	r3, [r7, #16]
 8005d54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d56:	2300      	movs	r3, #0
 8005d58:	60fb      	str	r3, [r7, #12]
 8005d5a:	4b2d      	ldr	r3, [pc, #180]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5e:	4a2c      	ldr	r2, [pc, #176]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d64:	6313      	str	r3, [r2, #48]	; 0x30
 8005d66:	4b2a      	ldr	r3, [pc, #168]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d6e:	60fb      	str	r3, [r7, #12]
 8005d70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d72:	2300      	movs	r3, #0
 8005d74:	60bb      	str	r3, [r7, #8]
 8005d76:	4b26      	ldr	r3, [pc, #152]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7a:	4a25      	ldr	r2, [pc, #148]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d7c:	f043 0301 	orr.w	r3, r3, #1
 8005d80:	6313      	str	r3, [r2, #48]	; 0x30
 8005d82:	4b23      	ldr	r3, [pc, #140]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	60bb      	str	r3, [r7, #8]
 8005d8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d8e:	2300      	movs	r3, #0
 8005d90:	607b      	str	r3, [r7, #4]
 8005d92:	4b1f      	ldr	r3, [pc, #124]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d96:	4a1e      	ldr	r2, [pc, #120]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005d98:	f043 0302 	orr.w	r3, r3, #2
 8005d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8005d9e:	4b1c      	ldr	r3, [pc, #112]	; (8005e10 <MX_GPIO_Init+0xec>)
 8005da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	607b      	str	r3, [r7, #4]
 8005da8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8005daa:	2200      	movs	r2, #0
 8005dac:	f242 0130 	movw	r1, #8240	; 0x2030
 8005db0:	4818      	ldr	r0, [pc, #96]	; (8005e14 <MX_GPIO_Init+0xf0>)
 8005db2:	f7fb f925 	bl	8001000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8005db6:	2200      	movs	r2, #0
 8005db8:	2103      	movs	r1, #3
 8005dba:	4817      	ldr	r0, [pc, #92]	; (8005e18 <MX_GPIO_Init+0xf4>)
 8005dbc:	f7fb f920 	bl	8001000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_LED_Pin|LCD_DC_RS_Pin|LCD_RESET_Pin|LCD_CS_Pin, GPIO_PIN_SET);
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8005dc6:	4813      	ldr	r0, [pc, #76]	; (8005e14 <MX_GPIO_Init+0xf0>)
 8005dc8:	f7fb f91a 	bl	8001000 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC4 PC5 LCD_LED_Pin 
                           LCD_DC_RS_Pin LCD_RESET_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|LCD_LED_Pin 
 8005dcc:	f242 33f0 	movw	r3, #9200	; 0x23f0
 8005dd0:	617b      	str	r3, [r7, #20]
                          |LCD_DC_RS_Pin|LCD_RESET_Pin|LCD_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005dde:	f107 0314 	add.w	r3, r7, #20
 8005de2:	4619      	mov	r1, r3
 8005de4:	480b      	ldr	r0, [pc, #44]	; (8005e14 <MX_GPIO_Init+0xf0>)
 8005de6:	f7fa ff89 	bl	8000cfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005dea:	2303      	movs	r3, #3
 8005dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dee:	2301      	movs	r3, #1
 8005df0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005df2:	2300      	movs	r3, #0
 8005df4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005df6:	2300      	movs	r3, #0
 8005df8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dfa:	f107 0314 	add.w	r3, r7, #20
 8005dfe:	4619      	mov	r1, r3
 8005e00:	4805      	ldr	r0, [pc, #20]	; (8005e18 <MX_GPIO_Init+0xf4>)
 8005e02:	f7fa ff7b 	bl	8000cfc <HAL_GPIO_Init>

}
 8005e06:	bf00      	nop
 8005e08:	3728      	adds	r7, #40	; 0x28
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	40023800 	.word	0x40023800
 8005e14:	40020800 	.word	0x40020800
 8005e18:	40020400 	.word	0x40020400

08005e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005e20:	bf00      	nop
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr

08005e2a <sensirion_common_generate_crc>:
 */

#include "sensirion_common.h"
#include "sensirion_i2c.h"

uint8_t sensirion_common_generate_crc(uint8_t *data, uint16_t count) {
 8005e2a:	b480      	push	{r7}
 8005e2c:	b085      	sub	sp, #20
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
 8005e32:	460b      	mov	r3, r1
 8005e34:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8005e36:	23ff      	movs	r3, #255	; 0xff
 8005e38:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	81fb      	strh	r3, [r7, #14]
 8005e3e:	e021      	b.n	8005e84 <sensirion_common_generate_crc+0x5a>
        crc ^= (data[current_byte]);
 8005e40:	89fb      	ldrh	r3, [r7, #14]
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	4413      	add	r3, r2
 8005e46:	781a      	ldrb	r2, [r3, #0]
 8005e48:	7b7b      	ldrb	r3, [r7, #13]
 8005e4a:	4053      	eors	r3, r2
 8005e4c:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8005e4e:	2308      	movs	r3, #8
 8005e50:	733b      	strb	r3, [r7, #12]
 8005e52:	e011      	b.n	8005e78 <sensirion_common_generate_crc+0x4e>
            if (crc & 0x80)
 8005e54:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	da07      	bge.n	8005e6c <sensirion_common_generate_crc+0x42>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8005e5c:	7b7b      	ldrb	r3, [r7, #13]
 8005e5e:	005b      	lsls	r3, r3, #1
 8005e60:	b25b      	sxtb	r3, r3
 8005e62:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8005e66:	b25b      	sxtb	r3, r3
 8005e68:	737b      	strb	r3, [r7, #13]
 8005e6a:	e002      	b.n	8005e72 <sensirion_common_generate_crc+0x48>
            else
                crc = (crc << 1);
 8005e6c:	7b7b      	ldrb	r3, [r7, #13]
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8005e72:	7b3b      	ldrb	r3, [r7, #12]
 8005e74:	3b01      	subs	r3, #1
 8005e76:	733b      	strb	r3, [r7, #12]
 8005e78:	7b3b      	ldrb	r3, [r7, #12]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1ea      	bne.n	8005e54 <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8005e7e:	89fb      	ldrh	r3, [r7, #14]
 8005e80:	3301      	adds	r3, #1
 8005e82:	81fb      	strh	r3, [r7, #14]
 8005e84:	89fa      	ldrh	r2, [r7, #14]
 8005e86:	887b      	ldrh	r3, [r7, #2]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d3d9      	bcc.n	8005e40 <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 8005e8c:	7b7b      	ldrb	r3, [r7, #13]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3714      	adds	r7, #20
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(uint8_t *data, uint16_t count,
                                  uint8_t checksum) {
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b082      	sub	sp, #8
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	807b      	strh	r3, [r7, #2]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 8005eaa:	887b      	ldrh	r3, [r7, #2]
 8005eac:	4619      	mov	r1, r3
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7ff ffbb 	bl	8005e2a <sensirion_common_generate_crc>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	787b      	ldrb	r3, [r7, #1]
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d002      	beq.n	8005ec4 <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 8005ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec2:	e000      	b.n	8005ec6 <sensirion_common_check_crc+0x2c>
    return STATUS_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}

08005ece <sensirion_fill_cmd_send_buf>:

uint16_t sensirion_fill_cmd_send_buf(uint8_t *buf, uint16_t cmd,
                                     const uint16_t *args, uint8_t num_args) {
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b086      	sub	sp, #24
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	60f8      	str	r0, [r7, #12]
 8005ed6:	607a      	str	r2, [r7, #4]
 8005ed8:	461a      	mov	r2, r3
 8005eda:	460b      	mov	r3, r1
 8005edc:	817b      	strh	r3, [r7, #10]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	727b      	strb	r3, [r7, #9]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	82bb      	strh	r3, [r7, #20]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8005ee6:	897b      	ldrh	r3, [r7, #10]
 8005ee8:	0a1b      	lsrs	r3, r3, #8
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	8abb      	ldrh	r3, [r7, #20]
 8005eee:	1c59      	adds	r1, r3, #1
 8005ef0:	82b9      	strh	r1, [r7, #20]
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	440b      	add	r3, r1
 8005ef8:	b2d2      	uxtb	r2, r2
 8005efa:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 8005efc:	8abb      	ldrh	r3, [r7, #20]
 8005efe:	1c5a      	adds	r2, r3, #1
 8005f00:	82ba      	strh	r2, [r7, #20]
 8005f02:	461a      	mov	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	4413      	add	r3, r2
 8005f08:	897a      	ldrh	r2, [r7, #10]
 8005f0a:	b2d2      	uxtb	r2, r2
 8005f0c:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 8005f0e:	2300      	movs	r3, #0
 8005f10:	75fb      	strb	r3, [r7, #23]
 8005f12:	e030      	b.n	8005f76 <sensirion_fill_cmd_send_buf+0xa8>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 8005f14:	7dfb      	ldrb	r3, [r7, #23]
 8005f16:	005b      	lsls	r3, r3, #1
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	881b      	ldrh	r3, [r3, #0]
 8005f1e:	0a1b      	lsrs	r3, r3, #8
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	8abb      	ldrh	r3, [r7, #20]
 8005f24:	1c59      	adds	r1, r3, #1
 8005f26:	82b9      	strh	r1, [r7, #20]
 8005f28:	4619      	mov	r1, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	440b      	add	r3, r1
 8005f2e:	b2d2      	uxtb	r2, r2
 8005f30:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 8005f32:	7dfb      	ldrb	r3, [r7, #23]
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	4413      	add	r3, r2
 8005f3a:	881a      	ldrh	r2, [r3, #0]
 8005f3c:	8abb      	ldrh	r3, [r7, #20]
 8005f3e:	1c59      	adds	r1, r3, #1
 8005f40:	82b9      	strh	r1, [r7, #20]
 8005f42:	4619      	mov	r1, r3
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	440b      	add	r3, r1
 8005f48:	b2d2      	uxtb	r2, r2
 8005f4a:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t *)&buf[idx - 2],
 8005f4c:	8abb      	ldrh	r3, [r7, #20]
 8005f4e:	3b02      	subs	r3, #2
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	4413      	add	r3, r2
 8005f54:	2102      	movs	r1, #2
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff ff67 	bl	8005e2a <sensirion_common_generate_crc>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	74fb      	strb	r3, [r7, #19]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 8005f60:	8abb      	ldrh	r3, [r7, #20]
 8005f62:	1c5a      	adds	r2, r3, #1
 8005f64:	82ba      	strh	r2, [r7, #20]
 8005f66:	461a      	mov	r2, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	7cfa      	ldrb	r2, [r7, #19]
 8005f6e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 8005f70:	7dfb      	ldrb	r3, [r7, #23]
 8005f72:	3301      	adds	r3, #1
 8005f74:	75fb      	strb	r3, [r7, #23]
 8005f76:	7dfa      	ldrb	r2, [r7, #23]
 8005f78:	7a7b      	ldrb	r3, [r7, #9]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d3ca      	bcc.n	8005f14 <sensirion_fill_cmd_send_buf+0x46>
    }
    return idx;
 8005f7e:	8abb      	ldrh	r3, [r7, #20]
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3718      	adds	r7, #24
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t *data,
                                          uint16_t num_words) {
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b096      	sub	sp, #88	; 0x58
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	4603      	mov	r3, r0
 8005f90:	6039      	str	r1, [r7, #0]
 8005f92:	71fb      	strb	r3, [r7, #7]
 8005f94:	4613      	mov	r3, r2
 8005f96:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8005f98:	88bb      	ldrh	r3, [r7, #4]
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	0052      	lsls	r2, r2, #1
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t *const buf8 = (uint8_t *)word_buf;
 8005fa4:	f107 0308 	add.w	r3, r7, #8
 8005fa8:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8005faa:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8005fae:	79fb      	ldrb	r3, [r7, #7]
 8005fb0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 f958 	bl	8006268 <sensirion_i2c_read>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    if (ret != STATUS_OK)
 8005fbe:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d002      	beq.n	8005fcc <sensirion_i2c_read_words_as_bytes+0x44>
        return ret;
 8005fc6:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8005fca:	e047      	b.n	800605c <sensirion_i2c_read_words_as_bytes+0xd4>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8005fcc:	2300      	movs	r3, #0
 8005fce:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8005fd8:	e039      	b.n	800604e <sensirion_i2c_read_words_as_bytes+0xc6>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8005fda:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005fde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005fe0:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8005fe2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005fe6:	3302      	adds	r3, #2
 8005fe8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005fea:	4413      	add	r3, r2
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	2102      	movs	r1, #2
 8005ff2:	f7ff ff52 	bl	8005e9a <sensirion_common_check_crc>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        if (ret != STATUS_OK)
 8005ffc:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <sensirion_i2c_read_words_as_bytes+0x82>
            return ret;
 8006004:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8006008:	e028      	b.n	800605c <sensirion_i2c_read_words_as_bytes+0xd4>

        data[j++] = buf8[i];
 800600a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800600e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006010:	441a      	add	r2, r3
 8006012:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006016:	1c59      	adds	r1, r3, #1
 8006018:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 800601c:	4619      	mov	r1, r3
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	440b      	add	r3, r1
 8006022:	7812      	ldrb	r2, [r2, #0]
 8006024:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8006026:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800602a:	3301      	adds	r3, #1
 800602c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800602e:	441a      	add	r2, r3
 8006030:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006034:	1c59      	adds	r1, r3, #1
 8006036:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 800603a:	4619      	mov	r1, r3
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	440b      	add	r3, r1
 8006040:	7812      	ldrb	r2, [r2, #0]
 8006042:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8006044:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006048:	3303      	adds	r3, #3
 800604a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800604e:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8006052:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006056:	429a      	cmp	r2, r3
 8006058:	d3bf      	bcc.n	8005fda <sensirion_i2c_read_words_as_bytes+0x52>
    }

    return STATUS_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3758      	adds	r7, #88	; 0x58
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t *data_words,
                                 uint16_t num_words) {
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	4603      	mov	r3, r0
 800606c:	6039      	str	r1, [r7, #0]
 800606e:	71fb      	strb	r3, [r7, #7]
 8006070:	4613      	mov	r3, r2
 8006072:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint8_t i;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t *)data_words,
 8006074:	88ba      	ldrh	r2, [r7, #4]
 8006076:	79fb      	ldrb	r3, [r7, #7]
 8006078:	6839      	ldr	r1, [r7, #0]
 800607a:	4618      	mov	r0, r3
 800607c:	f7ff ff84 	bl	8005f88 <sensirion_i2c_read_words_as_bytes>
 8006080:	4603      	mov	r3, r0
 8006082:	81bb      	strh	r3, [r7, #12]
                                            num_words);
    if (ret != STATUS_OK)
 8006084:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <sensirion_i2c_read_words+0x2e>
        return ret;
 800608c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006090:	e022      	b.n	80060d8 <sensirion_i2c_read_words+0x74>

    for (i = 0; i < num_words; ++i)
 8006092:	2300      	movs	r3, #0
 8006094:	73fb      	strb	r3, [r7, #15]
 8006096:	e019      	b.n	80060cc <sensirion_i2c_read_words+0x68>
        data_words[i] = be16_to_cpu(data_words[i]);
 8006098:	7bfb      	ldrb	r3, [r7, #15]
 800609a:	005b      	lsls	r3, r3, #1
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	4413      	add	r3, r2
 80060a0:	881b      	ldrh	r3, [r3, #0]
 80060a2:	021b      	lsls	r3, r3, #8
 80060a4:	b21a      	sxth	r2, r3
 80060a6:	7bfb      	ldrb	r3, [r7, #15]
 80060a8:	005b      	lsls	r3, r3, #1
 80060aa:	6839      	ldr	r1, [r7, #0]
 80060ac:	440b      	add	r3, r1
 80060ae:	881b      	ldrh	r3, [r3, #0]
 80060b0:	0a1b      	lsrs	r3, r3, #8
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	b21b      	sxth	r3, r3
 80060b6:	4313      	orrs	r3, r2
 80060b8:	b219      	sxth	r1, r3
 80060ba:	7bfb      	ldrb	r3, [r7, #15]
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	683a      	ldr	r2, [r7, #0]
 80060c0:	4413      	add	r3, r2
 80060c2:	b28a      	uxth	r2, r1
 80060c4:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i)
 80060c6:	7bfb      	ldrb	r3, [r7, #15]
 80060c8:	3301      	adds	r3, #1
 80060ca:	73fb      	strb	r3, [r7, #15]
 80060cc:	7bfb      	ldrb	r3, [r7, #15]
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	88ba      	ldrh	r2, [r7, #4]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d8e0      	bhi.n	8006098 <sensirion_i2c_read_words+0x34>

    return STATUS_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	460a      	mov	r2, r1
 80060ea:	71fb      	strb	r3, [r7, #7]
 80060ec:	4613      	mov	r3, r2
 80060ee:	80bb      	strh	r3, [r7, #4]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 80060f0:	88b9      	ldrh	r1, [r7, #4]
 80060f2:	f107 000c 	add.w	r0, r7, #12
 80060f6:	2300      	movs	r3, #0
 80060f8:	2200      	movs	r2, #0
 80060fa:	f7ff fee8 	bl	8005ece <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 80060fe:	f107 010c 	add.w	r1, r7, #12
 8006102:	79fb      	ldrb	r3, [r7, #7]
 8006104:	2202      	movs	r2, #2
 8006106:	4618      	mov	r0, r3
 8006108:	f000 f8ca 	bl	80062a0 <sensirion_i2c_write>
 800610c:	4603      	mov	r3, r0
 800610e:	b21b      	sxth	r3, r3
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <sensirion_i2c_write_cmd_with_args>:

int16_t sensirion_i2c_write_cmd_with_args(uint8_t address, uint16_t command,
                                          const uint16_t *data_words,
                                          uint16_t num_words) {
 8006118:	b580      	push	{r7, lr}
 800611a:	b08e      	sub	sp, #56	; 0x38
 800611c:	af00      	add	r7, sp, #0
 800611e:	60ba      	str	r2, [r7, #8]
 8006120:	461a      	mov	r2, r3
 8006122:	4603      	mov	r3, r0
 8006124:	73fb      	strb	r3, [r7, #15]
 8006126:	460b      	mov	r3, r1
 8006128:	81bb      	strh	r3, [r7, #12]
 800612a:	4613      	mov	r3, r2
 800612c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SENSIRION_MAX_BUFFER_WORDS];
    uint16_t buf_size;

    buf_size = sensirion_fill_cmd_send_buf(buf, command, data_words, num_words);
 800612e:	88fb      	ldrh	r3, [r7, #6]
 8006130:	b2db      	uxtb	r3, r3
 8006132:	89b9      	ldrh	r1, [r7, #12]
 8006134:	f107 0014 	add.w	r0, r7, #20
 8006138:	68ba      	ldr	r2, [r7, #8]
 800613a:	f7ff fec8 	bl	8005ece <sensirion_fill_cmd_send_buf>
 800613e:	4603      	mov	r3, r0
 8006140:	86fb      	strh	r3, [r7, #54]	; 0x36
    return sensirion_i2c_write(address, buf, buf_size);
 8006142:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006144:	f107 0114 	add.w	r1, r7, #20
 8006148:	7bfb      	ldrb	r3, [r7, #15]
 800614a:	4618      	mov	r0, r3
 800614c:	f000 f8a8 	bl	80062a0 <sensirion_i2c_write>
 8006150:	4603      	mov	r3, r0
 8006152:	b21b      	sxth	r3, r3
}
 8006154:	4618      	mov	r0, r3
 8006156:	3738      	adds	r7, #56	; 0x38
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <sensirion_i2c_delayed_read_cmd>:

int16_t sensirion_i2c_delayed_read_cmd(uint8_t address, uint16_t cmd,
                                       uint32_t delay_us, uint16_t *data_words,
                                       uint16_t num_words) {
 800615c:	b580      	push	{r7, lr}
 800615e:	b086      	sub	sp, #24
 8006160:	af00      	add	r7, sp, #0
 8006162:	60ba      	str	r2, [r7, #8]
 8006164:	607b      	str	r3, [r7, #4]
 8006166:	4603      	mov	r3, r0
 8006168:	73fb      	strb	r3, [r7, #15]
 800616a:	460b      	mov	r3, r1
 800616c:	81bb      	strh	r3, [r7, #12]
    int16_t ret;
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, cmd, NULL, 0);
 800616e:	89b9      	ldrh	r1, [r7, #12]
 8006170:	f107 0014 	add.w	r0, r7, #20
 8006174:	2300      	movs	r3, #0
 8006176:	2200      	movs	r2, #0
 8006178:	f7ff fea9 	bl	8005ece <sensirion_fill_cmd_send_buf>
    ret = sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 800617c:	f107 0114 	add.w	r1, r7, #20
 8006180:	7bfb      	ldrb	r3, [r7, #15]
 8006182:	2202      	movs	r2, #2
 8006184:	4618      	mov	r0, r3
 8006186:	f000 f88b 	bl	80062a0 <sensirion_i2c_write>
 800618a:	4603      	mov	r3, r0
 800618c:	82fb      	strh	r3, [r7, #22]
    if (ret != STATUS_OK)
 800618e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d002      	beq.n	800619c <sensirion_i2c_delayed_read_cmd+0x40>
        return ret;
 8006196:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800619a:	e00c      	b.n	80061b6 <sensirion_i2c_delayed_read_cmd+0x5a>

    if (delay_us)
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d002      	beq.n	80061a8 <sensirion_i2c_delayed_read_cmd+0x4c>
        sensirion_sleep_usec(delay_us);
 80061a2:	68b8      	ldr	r0, [r7, #8]
 80061a4:	f000 f898 	bl	80062d8 <sensirion_sleep_usec>

    return sensirion_i2c_read_words(address, data_words, num_words);
 80061a8:	8c3a      	ldrh	r2, [r7, #32]
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
 80061ac:	6879      	ldr	r1, [r7, #4]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7ff ff58 	bl	8006064 <sensirion_i2c_read_words>
 80061b4:	4603      	mov	r3, r0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3718      	adds	r7, #24
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <sensirion_i2c_read_cmd>:

int16_t sensirion_i2c_read_cmd(uint8_t address, uint16_t cmd,
                               uint16_t *data_words, uint16_t num_words) {
 80061be:	b580      	push	{r7, lr}
 80061c0:	b086      	sub	sp, #24
 80061c2:	af02      	add	r7, sp, #8
 80061c4:	60ba      	str	r2, [r7, #8]
 80061c6:	461a      	mov	r2, r3
 80061c8:	4603      	mov	r3, r0
 80061ca:	73fb      	strb	r3, [r7, #15]
 80061cc:	460b      	mov	r3, r1
 80061ce:	81bb      	strh	r3, [r7, #12]
 80061d0:	4613      	mov	r3, r2
 80061d2:	80fb      	strh	r3, [r7, #6]
    return sensirion_i2c_delayed_read_cmd(address, cmd, 0, data_words,
 80061d4:	89b9      	ldrh	r1, [r7, #12]
 80061d6:	7bf8      	ldrb	r0, [r7, #15]
 80061d8:	88fb      	ldrh	r3, [r7, #6]
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	2200      	movs	r2, #0
 80061e0:	f7ff ffbc 	bl	800615c <sensirion_i2c_delayed_read_cmd>
 80061e4:	4603      	mov	r3, r0
                                          num_words);
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3710      	adds	r7, #16
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
	...

080061f0 <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(void) {
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 80061f6:	4b18      	ldr	r3, [pc, #96]	; (8006258 <sensirion_i2c_init+0x68>)
 80061f8:	4a18      	ldr	r2, [pc, #96]	; (800625c <sensirion_i2c_init+0x6c>)
 80061fa:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 80061fc:	4b16      	ldr	r3, [pc, #88]	; (8006258 <sensirion_i2c_init+0x68>)
 80061fe:	4a18      	ldr	r2, [pc, #96]	; (8006260 <sensirion_i2c_init+0x70>)
 8006200:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006202:	4b15      	ldr	r3, [pc, #84]	; (8006258 <sensirion_i2c_init+0x68>)
 8006204:	2200      	movs	r2, #0
 8006206:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8006208:	4b13      	ldr	r3, [pc, #76]	; (8006258 <sensirion_i2c_init+0x68>)
 800620a:	2200      	movs	r2, #0
 800620c:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800620e:	4b12      	ldr	r3, [pc, #72]	; (8006258 <sensirion_i2c_init+0x68>)
 8006210:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006214:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006216:	4b10      	ldr	r3, [pc, #64]	; (8006258 <sensirion_i2c_init+0x68>)
 8006218:	2200      	movs	r2, #0
 800621a:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 800621c:	4b0e      	ldr	r3, [pc, #56]	; (8006258 <sensirion_i2c_init+0x68>)
 800621e:	2200      	movs	r2, #0
 8006220:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006222:	4b0d      	ldr	r3, [pc, #52]	; (8006258 <sensirion_i2c_init+0x68>)
 8006224:	2200      	movs	r2, #0
 8006226:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006228:	4b0b      	ldr	r3, [pc, #44]	; (8006258 <sensirion_i2c_init+0x68>)
 800622a:	2200      	movs	r2, #0
 800622c:	621a      	str	r2, [r3, #32]
    /* Enable the remapping of Pins 6/7 to 8/9 and the I2C clock before the
     * initialization of the GPIO Pins in HAL_I2C_Init(). This is a fix of the
     * code generated by CubeMX v4.16.0 */
    //__HAL_AFIO_REMAP_I2C1_ENABLE();
    __HAL_RCC_I2C1_CLK_ENABLE();
 800622e:	2300      	movs	r3, #0
 8006230:	607b      	str	r3, [r7, #4]
 8006232:	4b0c      	ldr	r3, [pc, #48]	; (8006264 <sensirion_i2c_init+0x74>)
 8006234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006236:	4a0b      	ldr	r2, [pc, #44]	; (8006264 <sensirion_i2c_init+0x74>)
 8006238:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800623c:	6413      	str	r3, [r2, #64]	; 0x40
 800623e:	4b09      	ldr	r3, [pc, #36]	; (8006264 <sensirion_i2c_init+0x74>)
 8006240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006242:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006246:	607b      	str	r3, [r7, #4]
 8006248:	687b      	ldr	r3, [r7, #4]
    HAL_I2C_Init(&hi2c1);
 800624a:	4803      	ldr	r0, [pc, #12]	; (8006258 <sensirion_i2c_init+0x68>)
 800624c:	f7fa fef2 	bl	8001034 <HAL_I2C_Init>
}
 8006250:	bf00      	nop
 8006252:	3708      	adds	r7, #8
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}
 8006258:	200000d8 	.word	0x200000d8
 800625c:	40005400 	.word	0x40005400
 8006260:	000186a0 	.word	0x000186a0
 8006264:	40023800 	.word	0x40023800

08006268 <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t *data, uint16_t count) {
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af02      	add	r7, sp, #8
 800626e:	4603      	mov	r3, r0
 8006270:	6039      	str	r1, [r7, #0]
 8006272:	71fb      	strb	r3, [r7, #7]
 8006274:	4613      	mov	r3, r2
 8006276:	80bb      	strh	r3, [r7, #4]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1),
 8006278:	79fb      	ldrb	r3, [r7, #7]
 800627a:	b29b      	uxth	r3, r3
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	b299      	uxth	r1, r3
 8006280:	88ba      	ldrh	r2, [r7, #4]
 8006282:	2364      	movs	r3, #100	; 0x64
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	4613      	mov	r3, r2
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	4804      	ldr	r0, [pc, #16]	; (800629c <sensirion_i2c_read+0x34>)
 800628c:	f7fb f8f8 	bl	8001480 <HAL_I2C_Master_Receive>
 8006290:	4603      	mov	r3, r0
 8006292:	b25b      	sxtb	r3, r3
                                          data, count, 100);
}
 8006294:	4618      	mov	r0, r3
 8006296:	3708      	adds	r7, #8
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	200000d8 	.word	0x200000d8

080062a0 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t *data,
                           uint16_t count) {
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af02      	add	r7, sp, #8
 80062a6:	4603      	mov	r3, r0
 80062a8:	6039      	str	r1, [r7, #0]
 80062aa:	71fb      	strb	r3, [r7, #7]
 80062ac:	4613      	mov	r3, r2
 80062ae:	80bb      	strh	r3, [r7, #4]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1),
 80062b0:	79fb      	ldrb	r3, [r7, #7]
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	005b      	lsls	r3, r3, #1
 80062b6:	b299      	uxth	r1, r3
 80062b8:	88ba      	ldrh	r2, [r7, #4]
 80062ba:	2364      	movs	r3, #100	; 0x64
 80062bc:	9300      	str	r3, [sp, #0]
 80062be:	4613      	mov	r3, r2
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	4804      	ldr	r0, [pc, #16]	; (80062d4 <sensirion_i2c_write+0x34>)
 80062c4:	f7fa ffde 	bl	8001284 <HAL_I2C_Master_Transmit>
 80062c8:	4603      	mov	r3, r0
 80062ca:	b25b      	sxtb	r3, r3
                                           (uint8_t *)data, count, 100);
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3708      	adds	r7, #8
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	200000d8 	.word	0x200000d8

080062d8 <sensirion_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds) {
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a12      	ldr	r2, [pc, #72]	; (800632c <sensirion_sleep_usec+0x54>)
 80062e4:	fba2 2303 	umull	r2, r3, r2, r3
 80062e8:	099b      	lsrs	r3, r3, #6
 80062ea:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	4b0f      	ldr	r3, [pc, #60]	; (800632c <sensirion_sleep_usec+0x54>)
 80062f0:	fba3 1302 	umull	r1, r3, r3, r2
 80062f4:	099b      	lsrs	r3, r3, #6
 80062f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80062fa:	fb01 f303 	mul.w	r3, r1, r3
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	2b00      	cmp	r3, #0
 8006302:	d002      	beq.n	800630a <sensirion_sleep_usec+0x32>
        msec++;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	3301      	adds	r3, #1
 8006308:	60fb      	str	r3, [r7, #12]
     * Increment by 1 if STM32F1 driver version less than 1.1.1
     * Old firmwares of STM32F1 sleep 1ms shorter than specified in HAL_Delay.
     * This was fixed with firmware 1.6 (driver version 1.1.1), so we have to
     * fix it ourselves for older firmwares
     */
    if (HAL_GetHalVersion() < 0x01010100) {
 800630a:	f7fa fbb9 	bl	8000a80 <HAL_GetHalVersion>
 800630e:	4602      	mov	r2, r0
 8006310:	4b07      	ldr	r3, [pc, #28]	; (8006330 <sensirion_sleep_usec+0x58>)
 8006312:	429a      	cmp	r2, r3
 8006314:	d802      	bhi.n	800631c <sensirion_sleep_usec+0x44>
        msec++;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	3301      	adds	r3, #1
 800631a:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(msec);
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f7fa fb8d 	bl	8000a3c <HAL_Delay>
}
 8006322:	bf00      	nop
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	10624dd3 	.word	0x10624dd3
 8006330:	010100ff 	.word	0x010100ff

08006334 <sgp30_measure_iaq>:
        return STATUS_OK;

    return STATUS_FAIL;
}

int16_t sgp30_measure_iaq() {
 8006334:	b580      	push	{r7, lr}
 8006336:	af00      	add	r7, sp, #0
    return sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_MEASURE);
 8006338:	2358      	movs	r3, #88	; 0x58
 800633a:	f242 0108 	movw	r1, #8200	; 0x2008
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff fece 	bl	80060e0 <sensirion_i2c_write_cmd>
 8006344:	4603      	mov	r3, r0
}
 8006346:	4618      	mov	r0, r3
 8006348:	bd80      	pop	{r7, pc}

0800634a <sgp30_read_iaq>:

int16_t sgp30_read_iaq(uint16_t *tvoc_ppb, uint16_t *co2_eq_ppm) {
 800634a:	b580      	push	{r7, lr}
 800634c:	b084      	sub	sp, #16
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
 8006352:	6039      	str	r1, [r7, #0]
    int16_t ret;
    uint16_t words[SGP30_CMD_IAQ_MEASURE_WORDS];

    ret = sensirion_i2c_read_words(SGP30_I2C_ADDRESS, words,
 8006354:	2058      	movs	r0, #88	; 0x58
 8006356:	f107 0308 	add.w	r3, r7, #8
 800635a:	2202      	movs	r2, #2
 800635c:	4619      	mov	r1, r3
 800635e:	f7ff fe81 	bl	8006064 <sensirion_i2c_read_words>
 8006362:	4603      	mov	r3, r0
 8006364:	81fb      	strh	r3, [r7, #14]
                                   SGP30_CMD_IAQ_MEASURE_WORDS);

    *tvoc_ppb = words[1];
 8006366:	897a      	ldrh	r2, [r7, #10]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	801a      	strh	r2, [r3, #0]
    *co2_eq_ppm = words[0];
 800636c:	893a      	ldrh	r2, [r7, #8]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	801a      	strh	r2, [r3, #0]

    return ret;
 8006372:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8006376:	4618      	mov	r0, r3
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}

0800637e <sgp30_measure_iaq_blocking_read>:

int16_t sgp30_measure_iaq_blocking_read(uint16_t *tvoc_ppb,
                                        uint16_t *co2_eq_ppm) {
 800637e:	b580      	push	{r7, lr}
 8006380:	b084      	sub	sp, #16
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
 8006386:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = sgp30_measure_iaq();
 8006388:	f7ff ffd4 	bl	8006334 <sgp30_measure_iaq>
 800638c:	4603      	mov	r3, r0
 800638e:	81fb      	strh	r3, [r7, #14]
    if (ret != STATUS_OK)
 8006390:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d002      	beq.n	800639e <sgp30_measure_iaq_blocking_read+0x20>
        return ret;
 8006398:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800639c:	e008      	b.n	80063b0 <sgp30_measure_iaq_blocking_read+0x32>

    sensirion_sleep_usec(SGP30_CMD_IAQ_MEASURE_DURATION_US);
 800639e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80063a2:	f7ff ff99 	bl	80062d8 <sensirion_sleep_usec>

    return sgp30_read_iaq(tvoc_ppb, co2_eq_ppm);
 80063a6:	6839      	ldr	r1, [r7, #0]
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f7ff ffce 	bl	800634a <sgp30_read_iaq>
 80063ae:	4603      	mov	r3, r0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <sgp30_set_absolute_humidity>:
    sensirion_sleep_usec(SGP30_CMD_SET_TVOC_BASELINE_DURATION_US);

    return ret;
}

int16_t sgp30_set_absolute_humidity(uint32_t absolute_humidity) {
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
    int16_t ret;
    uint16_t ah_scaled;

    if (absolute_humidity > 256000)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f5b3 3f7a 	cmp.w	r3, #256000	; 0x3e800
 80063c6:	d902      	bls.n	80063ce <sgp30_set_absolute_humidity+0x16>
        return STATUS_FAIL;
 80063c8:	f04f 33ff 	mov.w	r3, #4294967295
 80063cc:	e017      	b.n	80063fe <sgp30_set_absolute_humidity+0x46>

    /* ah_scaled = (absolute_humidity / 1000) * 256 */
    ah_scaled = (uint16_t)((absolute_humidity * 16777) >> 16);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f244 1289 	movw	r2, #16777	; 0x4189
 80063d4:	fb02 f303 	mul.w	r3, r2, r3
 80063d8:	0c1b      	lsrs	r3, r3, #16
 80063da:	b29b      	uxth	r3, r3
 80063dc:	81bb      	strh	r3, [r7, #12]

    ret = sensirion_i2c_write_cmd_with_args(
 80063de:	2058      	movs	r0, #88	; 0x58
 80063e0:	f107 020c 	add.w	r2, r7, #12
 80063e4:	2301      	movs	r3, #1
 80063e6:	f242 0161 	movw	r1, #8289	; 0x2061
 80063ea:	f7ff fe95 	bl	8006118 <sensirion_i2c_write_cmd_with_args>
 80063ee:	4603      	mov	r3, r0
 80063f0:	81fb      	strh	r3, [r7, #14]
        SGP30_I2C_ADDRESS, SGP30_CMD_SET_ABSOLUTE_HUMIDITY, &ah_scaled,
        SENSIRION_NUM_WORDS(ah_scaled));

    sensirion_sleep_usec(SGP30_CMD_SET_ABSOLUTE_HUMIDITY_DURATION_US);
 80063f2:	f242 7010 	movw	r0, #10000	; 0x2710
 80063f6:	f7ff ff6f 	bl	80062d8 <sensirion_sleep_usec>

    return ret;
 80063fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <sgp30_iaq_init>:
                 (((uint64_t)words[2]) << 0);

    return STATUS_OK;
}

int16_t sgp30_iaq_init() {
 8006406:	b580      	push	{r7, lr}
 8006408:	b082      	sub	sp, #8
 800640a:	af00      	add	r7, sp, #0
    int16_t ret =
        sensirion_i2c_write_cmd(SGP30_I2C_ADDRESS, SGP30_CMD_IAQ_INIT);
 800640c:	2358      	movs	r3, #88	; 0x58
    int16_t ret =
 800640e:	f242 0103 	movw	r1, #8195	; 0x2003
 8006412:	4618      	mov	r0, r3
 8006414:	f7ff fe64 	bl	80060e0 <sensirion_i2c_write_cmd>
 8006418:	4603      	mov	r3, r0
 800641a:	80fb      	strh	r3, [r7, #6]
    sensirion_sleep_usec(SGP30_CMD_IAQ_INIT_DURATION_US);
 800641c:	f242 7010 	movw	r0, #10000	; 0x2710
 8006420:	f7ff ff5a 	bl	80062d8 <sensirion_sleep_usec>
    return ret;
 8006424:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3708      	adds	r7, #8
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <shtc1_measure_blocking_read>:

int16_t shtc1_wake_up(void) {
    return sensirion_i2c_write_cmd(SHTC1_ADDRESS, SHTC3_CMD_WAKEUP);
}

int16_t shtc1_measure_blocking_read(int32_t *temperature, int32_t *humidity) {
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = shtc1_measure();
 800643a:	f000 f817 	bl	800646c <shtc1_measure>
 800643e:	4603      	mov	r3, r0
 8006440:	81fb      	strh	r3, [r7, #14]
    if (ret)
 8006442:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d002      	beq.n	8006450 <shtc1_measure_blocking_read+0x20>
        return ret;
 800644a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800644e:	e008      	b.n	8006462 <shtc1_measure_blocking_read+0x32>
#if !defined(USE_SENSIRION_CLOCK_STRETCHING) || !USE_SENSIRION_CLOCK_STRETCHING
    sensirion_sleep_usec(SHTC1_MEASUREMENT_DURATION_USEC);
 8006450:	f44f 5061 	mov.w	r0, #14400	; 0x3840
 8006454:	f7ff ff40 	bl	80062d8 <sensirion_sleep_usec>
#endif /* USE_SENSIRION_CLOCK_STRETCHING */
    return shtc1_read(temperature, humidity);
 8006458:	6839      	ldr	r1, [r7, #0]
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f814 	bl	8006488 <shtc1_read>
 8006460:	4603      	mov	r3, r0
}
 8006462:	4618      	mov	r0, r3
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
	...

0800646c <shtc1_measure>:

int16_t shtc1_measure(void) {
 800646c:	b580      	push	{r7, lr}
 800646e:	af00      	add	r7, sp, #0
    return sensirion_i2c_write_cmd(SHTC1_ADDRESS, shtc1_cmd_measure);
 8006470:	2270      	movs	r2, #112	; 0x70
 8006472:	4b04      	ldr	r3, [pc, #16]	; (8006484 <shtc1_measure+0x18>)
 8006474:	881b      	ldrh	r3, [r3, #0]
 8006476:	4619      	mov	r1, r3
 8006478:	4610      	mov	r0, r2
 800647a:	f7ff fe31 	bl	80060e0 <sensirion_i2c_write_cmd>
 800647e:	4603      	mov	r3, r0
}
 8006480:	4618      	mov	r0, r3
 8006482:	bd80      	pop	{r7, pc}
 8006484:	2000000a 	.word	0x2000000a

08006488 <shtc1_read>:

int16_t shtc1_read(int32_t *temperature, int32_t *humidity) {
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
    uint16_t words[2];
    int16_t ret = sensirion_i2c_read_words(SHTC1_ADDRESS, words,
 8006492:	2070      	movs	r0, #112	; 0x70
 8006494:	f107 0308 	add.w	r3, r7, #8
 8006498:	2202      	movs	r2, #2
 800649a:	4619      	mov	r1, r3
 800649c:	f7ff fde2 	bl	8006064 <sensirion_i2c_read_words>
 80064a0:	4603      	mov	r3, r0
 80064a2:	81fb      	strh	r3, [r7, #14]
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra:
     * Temperature = 175 * S_T / 2^16 - 45
     * Relative Humidity = 100 * S_RH / 2^16
     */
    *temperature = ((21875 * (int32_t)words[0]) >> 13) - 45000;
 80064a4:	893b      	ldrh	r3, [r7, #8]
 80064a6:	461a      	mov	r2, r3
 80064a8:	f245 5373 	movw	r3, #21875	; 0x5573
 80064ac:	fb03 f302 	mul.w	r3, r3, r2
 80064b0:	135b      	asrs	r3, r3, #13
 80064b2:	f5a3 432f 	sub.w	r3, r3, #44800	; 0xaf00
 80064b6:	3bc8      	subs	r3, #200	; 0xc8
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	6013      	str	r3, [r2, #0]
    *humidity = ((12500 * (int32_t)words[1]) >> 13);
 80064bc:	897b      	ldrh	r3, [r7, #10]
 80064be:	461a      	mov	r2, r3
 80064c0:	f243 03d4 	movw	r3, #12500	; 0x30d4
 80064c4:	fb03 f302 	mul.w	r3, r3, r2
 80064c8:	135a      	asrs	r2, r3, #13
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	601a      	str	r2, [r3, #0]

    return ret;
 80064ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3710      	adds	r7, #16
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}

080064da <sps30_start_measurement>:
    }

    return 0;
}

int16_t sps30_start_measurement() {
 80064da:	b580      	push	{r7, lr}
 80064dc:	b082      	sub	sp, #8
 80064de:	af00      	add	r7, sp, #0
    const uint16_t arg = SPS_CMD_START_MEASUREMENT_ARG;
 80064e0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80064e4:	80bb      	strh	r3, [r7, #4]

    int16_t ret = sensirion_i2c_write_cmd_with_args(
 80064e6:	1d3a      	adds	r2, r7, #4
 80064e8:	2301      	movs	r3, #1
 80064ea:	2110      	movs	r1, #16
 80064ec:	2069      	movs	r0, #105	; 0x69
 80064ee:	f7ff fe13 	bl	8006118 <sensirion_i2c_write_cmd_with_args>
 80064f2:	4603      	mov	r3, r0
 80064f4:	80fb      	strh	r3, [r7, #6]
        SPS30_I2C_ADDRESS, SPS_CMD_START_MEASUREMENT, &arg,
        SENSIRION_NUM_WORDS(arg));

    sensirion_sleep_usec(SPS_CMD_DELAY_USEC);
 80064f6:	f242 7010 	movw	r0, #10000	; 0x2710
 80064fa:	f7ff feed 	bl	80062d8 <sensirion_sleep_usec>

    return ret;
 80064fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8006502:	4618      	mov	r0, r3
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <sps30_read_measurement>:
int16_t sps30_read_data_ready(uint16_t *data_ready) {
    return sensirion_i2c_read_cmd(SPS30_I2C_ADDRESS, SPS_CMD_GET_DATA_READY,
                                  data_ready, SENSIRION_NUM_WORDS(*data_ready));
}

int16_t sps30_read_measurement(struct sps30_measurement *measurement) {
 800650a:	b580      	push	{r7, lr}
 800650c:	b090      	sub	sp, #64	; 0x40
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
        uint16_t u16_value[2];
        uint32_t u32_value;
        float32_t f32_value;
    } val, data[10];

    ret = sensirion_i2c_read_cmd(SPS30_I2C_ADDRESS, SPS_CMD_READ_MEASUREMENT,
 8006512:	f107 0208 	add.w	r2, r7, #8
 8006516:	2314      	movs	r3, #20
 8006518:	f44f 7140 	mov.w	r1, #768	; 0x300
 800651c:	2069      	movs	r0, #105	; 0x69
 800651e:	f7ff fe4e 	bl	80061be <sensirion_i2c_read_cmd>
 8006522:	4603      	mov	r3, r0
 8006524:	87bb      	strh	r3, [r7, #60]	; 0x3c
                                 data->u16_value, SENSIRION_NUM_WORDS(data));
    if (ret != STATUS_OK)
 8006526:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d002      	beq.n	8006534 <sps30_read_measurement+0x2a>
        return ret;
 800652e:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 8006532:	e22d      	b.n	8006990 <sps30_read_measurement+0x486>

    SENSIRION_WORDS_TO_BYTES(data->u16_value, SENSIRION_NUM_WORDS(data));
 8006534:	f107 0308 	add.w	r3, r7, #8
 8006538:	63bb      	str	r3, [r7, #56]	; 0x38
 800653a:	2314      	movs	r3, #20
 800653c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800653e:	2300      	movs	r3, #0
 8006540:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006542:	e019      	b.n	8006578 <sps30_read_measurement+0x6e>
 8006544:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006546:	005b      	lsls	r3, r3, #1
 8006548:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800654a:	4413      	add	r3, r2
 800654c:	881b      	ldrh	r3, [r3, #0]
 800654e:	021b      	lsls	r3, r3, #8
 8006550:	b21a      	sxth	r2, r3
 8006552:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006554:	005b      	lsls	r3, r3, #1
 8006556:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006558:	440b      	add	r3, r1
 800655a:	881b      	ldrh	r3, [r3, #0]
 800655c:	0a1b      	lsrs	r3, r3, #8
 800655e:	b29b      	uxth	r3, r3
 8006560:	b21b      	sxth	r3, r3
 8006562:	4313      	orrs	r3, r2
 8006564:	b219      	sxth	r1, r3
 8006566:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800656c:	4413      	add	r3, r2
 800656e:	b28a      	uxth	r2, r1
 8006570:	801a      	strh	r2, [r3, #0]
 8006572:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006574:	3301      	adds	r3, #1
 8006576:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006578:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800657a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800657c:	429a      	cmp	r2, r3
 800657e:	d3e1      	bcc.n	8006544 <sps30_read_measurement+0x3a>

    idx = 0;
 8006580:	2300      	movs	r3, #0
 8006582:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8006584:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800658c:	4413      	add	r3, r2
 800658e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006592:	b29b      	uxth	r3, r3
 8006594:	021a      	lsls	r2, r3, #8
 8006596:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800659e:	440b      	add	r3, r1
 80065a0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	0a1b      	lsrs	r3, r3, #8
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	4313      	orrs	r3, r2
 80065ac:	041a      	lsls	r2, r3, #16
 80065ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80065b6:	440b      	add	r3, r1
 80065b8:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80065bc:	0c1b      	lsrs	r3, r3, #16
 80065be:	b29b      	uxth	r3, r3
 80065c0:	0219      	lsls	r1, r3, #8
 80065c2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80065ca:	4403      	add	r3, r0
 80065cc:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80065d0:	0c1b      	lsrs	r3, r3, #16
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	0a1b      	lsrs	r3, r3, #8
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	430b      	orrs	r3, r1
 80065da:	b29b      	uxth	r3, r3
 80065dc:	4313      	orrs	r3, r2
 80065de:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_1p0 = val.f32_value;
 80065e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	601a      	str	r2, [r3, #0]
    ++idx;
 80065e6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80065e8:	3301      	adds	r3, #1
 80065ea:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80065ec:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80065f4:	4413      	add	r3, r2
 80065f6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	021a      	lsls	r2, r3, #8
 80065fe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8006606:	440b      	add	r3, r1
 8006608:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800660c:	b29b      	uxth	r3, r3
 800660e:	0a1b      	lsrs	r3, r3, #8
 8006610:	b29b      	uxth	r3, r3
 8006612:	4313      	orrs	r3, r2
 8006614:	041a      	lsls	r2, r3, #16
 8006616:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800661e:	440b      	add	r3, r1
 8006620:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006624:	0c1b      	lsrs	r3, r3, #16
 8006626:	b29b      	uxth	r3, r3
 8006628:	0219      	lsls	r1, r3, #8
 800662a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8006632:	4403      	add	r3, r0
 8006634:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006638:	0c1b      	lsrs	r3, r3, #16
 800663a:	b29b      	uxth	r3, r3
 800663c:	0a1b      	lsrs	r3, r3, #8
 800663e:	b29b      	uxth	r3, r3
 8006640:	430b      	orrs	r3, r1
 8006642:	b29b      	uxth	r3, r3
 8006644:	4313      	orrs	r3, r2
 8006646:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_2p5 = val.f32_value;
 8006648:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	605a      	str	r2, [r3, #4]
    ++idx;
 800664e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006650:	3301      	adds	r3, #1
 8006652:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8006654:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800665c:	4413      	add	r3, r2
 800665e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006662:	b29b      	uxth	r3, r3
 8006664:	021a      	lsls	r2, r3, #8
 8006666:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800666e:	440b      	add	r3, r1
 8006670:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006674:	b29b      	uxth	r3, r3
 8006676:	0a1b      	lsrs	r3, r3, #8
 8006678:	b29b      	uxth	r3, r3
 800667a:	4313      	orrs	r3, r2
 800667c:	041a      	lsls	r2, r3, #16
 800667e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8006686:	440b      	add	r3, r1
 8006688:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800668c:	0c1b      	lsrs	r3, r3, #16
 800668e:	b29b      	uxth	r3, r3
 8006690:	0219      	lsls	r1, r3, #8
 8006692:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800669a:	4403      	add	r3, r0
 800669c:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80066a0:	0c1b      	lsrs	r3, r3, #16
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	0a1b      	lsrs	r3, r3, #8
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	430b      	orrs	r3, r1
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	4313      	orrs	r3, r2
 80066ae:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_4p0 = val.f32_value;
 80066b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	609a      	str	r2, [r3, #8]
    ++idx;
 80066b6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80066b8:	3301      	adds	r3, #1
 80066ba:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80066bc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80066c4:	4413      	add	r3, r2
 80066c6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	021a      	lsls	r2, r3, #8
 80066ce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80066d6:	440b      	add	r3, r1
 80066d8:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80066dc:	b29b      	uxth	r3, r3
 80066de:	0a1b      	lsrs	r3, r3, #8
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	4313      	orrs	r3, r2
 80066e4:	041a      	lsls	r2, r3, #16
 80066e6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80066ee:	440b      	add	r3, r1
 80066f0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80066f4:	0c1b      	lsrs	r3, r3, #16
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	0219      	lsls	r1, r3, #8
 80066fa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8006702:	4403      	add	r3, r0
 8006704:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006708:	0c1b      	lsrs	r3, r3, #16
 800670a:	b29b      	uxth	r3, r3
 800670c:	0a1b      	lsrs	r3, r3, #8
 800670e:	b29b      	uxth	r3, r3
 8006710:	430b      	orrs	r3, r1
 8006712:	b29b      	uxth	r3, r3
 8006714:	4313      	orrs	r3, r2
 8006716:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->mc_10p0 = val.f32_value;
 8006718:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	60da      	str	r2, [r3, #12]
    ++idx;
 800671e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006720:	3301      	adds	r3, #1
 8006722:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 8006724:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800672c:	4413      	add	r3, r2
 800672e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006732:	b29b      	uxth	r3, r3
 8006734:	021a      	lsls	r2, r3, #8
 8006736:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800673e:	440b      	add	r3, r1
 8006740:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006744:	b29b      	uxth	r3, r3
 8006746:	0a1b      	lsrs	r3, r3, #8
 8006748:	b29b      	uxth	r3, r3
 800674a:	4313      	orrs	r3, r2
 800674c:	041a      	lsls	r2, r3, #16
 800674e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8006756:	440b      	add	r3, r1
 8006758:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800675c:	0c1b      	lsrs	r3, r3, #16
 800675e:	b29b      	uxth	r3, r3
 8006760:	0219      	lsls	r1, r3, #8
 8006762:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800676a:	4403      	add	r3, r0
 800676c:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006770:	0c1b      	lsrs	r3, r3, #16
 8006772:	b29b      	uxth	r3, r3
 8006774:	0a1b      	lsrs	r3, r3, #8
 8006776:	b29b      	uxth	r3, r3
 8006778:	430b      	orrs	r3, r1
 800677a:	b29b      	uxth	r3, r3
 800677c:	4313      	orrs	r3, r2
 800677e:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_0p5 = val.f32_value;
 8006780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	611a      	str	r2, [r3, #16]
    ++idx;
 8006786:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006788:	3301      	adds	r3, #1
 800678a:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 800678c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8006794:	4413      	add	r3, r2
 8006796:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800679a:	b29b      	uxth	r3, r3
 800679c:	021a      	lsls	r2, r3, #8
 800679e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80067a6:	440b      	add	r3, r1
 80067a8:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	0a1b      	lsrs	r3, r3, #8
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	4313      	orrs	r3, r2
 80067b4:	041a      	lsls	r2, r3, #16
 80067b6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80067be:	440b      	add	r3, r1
 80067c0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80067c4:	0c1b      	lsrs	r3, r3, #16
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	0219      	lsls	r1, r3, #8
 80067ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80067d2:	4403      	add	r3, r0
 80067d4:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80067d8:	0c1b      	lsrs	r3, r3, #16
 80067da:	b29b      	uxth	r3, r3
 80067dc:	0a1b      	lsrs	r3, r3, #8
 80067de:	b29b      	uxth	r3, r3
 80067e0:	430b      	orrs	r3, r1
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	4313      	orrs	r3, r2
 80067e6:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_1p0 = val.f32_value;
 80067e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	615a      	str	r2, [r3, #20]
    ++idx;
 80067ee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80067f0:	3301      	adds	r3, #1
 80067f2:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80067f4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80067fc:	4413      	add	r3, r2
 80067fe:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006802:	b29b      	uxth	r3, r3
 8006804:	021a      	lsls	r2, r3, #8
 8006806:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006808:	009b      	lsls	r3, r3, #2
 800680a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800680e:	440b      	add	r3, r1
 8006810:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006814:	b29b      	uxth	r3, r3
 8006816:	0a1b      	lsrs	r3, r3, #8
 8006818:	b29b      	uxth	r3, r3
 800681a:	4313      	orrs	r3, r2
 800681c:	041a      	lsls	r2, r3, #16
 800681e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8006826:	440b      	add	r3, r1
 8006828:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800682c:	0c1b      	lsrs	r3, r3, #16
 800682e:	b29b      	uxth	r3, r3
 8006830:	0219      	lsls	r1, r3, #8
 8006832:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800683a:	4403      	add	r3, r0
 800683c:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006840:	0c1b      	lsrs	r3, r3, #16
 8006842:	b29b      	uxth	r3, r3
 8006844:	0a1b      	lsrs	r3, r3, #8
 8006846:	b29b      	uxth	r3, r3
 8006848:	430b      	orrs	r3, r1
 800684a:	b29b      	uxth	r3, r3
 800684c:	4313      	orrs	r3, r2
 800684e:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_2p5 = val.f32_value;
 8006850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	619a      	str	r2, [r3, #24]
    ++idx;
 8006856:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006858:	3301      	adds	r3, #1
 800685a:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 800685c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8006864:	4413      	add	r3, r2
 8006866:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800686a:	b29b      	uxth	r3, r3
 800686c:	021a      	lsls	r2, r3, #8
 800686e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8006876:	440b      	add	r3, r1
 8006878:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800687c:	b29b      	uxth	r3, r3
 800687e:	0a1b      	lsrs	r3, r3, #8
 8006880:	b29b      	uxth	r3, r3
 8006882:	4313      	orrs	r3, r2
 8006884:	041a      	lsls	r2, r3, #16
 8006886:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800688e:	440b      	add	r3, r1
 8006890:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006894:	0c1b      	lsrs	r3, r3, #16
 8006896:	b29b      	uxth	r3, r3
 8006898:	0219      	lsls	r1, r3, #8
 800689a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80068a2:	4403      	add	r3, r0
 80068a4:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80068a8:	0c1b      	lsrs	r3, r3, #16
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	0a1b      	lsrs	r3, r3, #8
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	430b      	orrs	r3, r1
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	4313      	orrs	r3, r2
 80068b6:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_4p0 = val.f32_value;
 80068b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	61da      	str	r2, [r3, #28]
    ++idx;
 80068be:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80068c0:	3301      	adds	r3, #1
 80068c2:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 80068c4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80068cc:	4413      	add	r3, r2
 80068ce:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	021a      	lsls	r2, r3, #8
 80068d6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80068de:	440b      	add	r3, r1
 80068e0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	0a1b      	lsrs	r3, r3, #8
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	4313      	orrs	r3, r2
 80068ec:	041a      	lsls	r2, r3, #16
 80068ee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80068f6:	440b      	add	r3, r1
 80068f8:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80068fc:	0c1b      	lsrs	r3, r3, #16
 80068fe:	b29b      	uxth	r3, r3
 8006900:	0219      	lsls	r1, r3, #8
 8006902:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800690a:	4403      	add	r3, r0
 800690c:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006910:	0c1b      	lsrs	r3, r3, #16
 8006912:	b29b      	uxth	r3, r3
 8006914:	0a1b      	lsrs	r3, r3, #8
 8006916:	b29b      	uxth	r3, r3
 8006918:	430b      	orrs	r3, r1
 800691a:	b29b      	uxth	r3, r3
 800691c:	4313      	orrs	r3, r2
 800691e:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->nc_10p0 = val.f32_value;
 8006920:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	621a      	str	r2, [r3, #32]
    ++idx;
 8006926:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006928:	3301      	adds	r3, #1
 800692a:	86bb      	strh	r3, [r7, #52]	; 0x34
    val.u32_value = be32_to_cpu(data[idx].u32_value);
 800692c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8006934:	4413      	add	r3, r2
 8006936:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800693a:	b29b      	uxth	r3, r3
 800693c:	021a      	lsls	r2, r3, #8
 800693e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8006946:	440b      	add	r3, r1
 8006948:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800694c:	b29b      	uxth	r3, r3
 800694e:	0a1b      	lsrs	r3, r3, #8
 8006950:	b29b      	uxth	r3, r3
 8006952:	4313      	orrs	r3, r2
 8006954:	041a      	lsls	r2, r3, #16
 8006956:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800695e:	440b      	add	r3, r1
 8006960:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006964:	0c1b      	lsrs	r3, r3, #16
 8006966:	b29b      	uxth	r3, r3
 8006968:	0219      	lsls	r1, r3, #8
 800696a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8006972:	4403      	add	r3, r0
 8006974:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8006978:	0c1b      	lsrs	r3, r3, #16
 800697a:	b29b      	uxth	r3, r3
 800697c:	0a1b      	lsrs	r3, r3, #8
 800697e:	b29b      	uxth	r3, r3
 8006980:	430b      	orrs	r3, r1
 8006982:	b29b      	uxth	r3, r3
 8006984:	4313      	orrs	r3, r2
 8006986:	633b      	str	r3, [r7, #48]	; 0x30
    measurement->typical_particle_size = val.f32_value;
 8006988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	625a      	str	r2, [r3, #36]	; 0x24

    return 0;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3740      	adds	r7, #64	; 0x40
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800699e:	2300      	movs	r3, #0
 80069a0:	607b      	str	r3, [r7, #4]
 80069a2:	4b10      	ldr	r3, [pc, #64]	; (80069e4 <HAL_MspInit+0x4c>)
 80069a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a6:	4a0f      	ldr	r2, [pc, #60]	; (80069e4 <HAL_MspInit+0x4c>)
 80069a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069ac:	6453      	str	r3, [r2, #68]	; 0x44
 80069ae:	4b0d      	ldr	r3, [pc, #52]	; (80069e4 <HAL_MspInit+0x4c>)
 80069b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069b6:	607b      	str	r3, [r7, #4]
 80069b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80069ba:	2300      	movs	r3, #0
 80069bc:	603b      	str	r3, [r7, #0]
 80069be:	4b09      	ldr	r3, [pc, #36]	; (80069e4 <HAL_MspInit+0x4c>)
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	4a08      	ldr	r2, [pc, #32]	; (80069e4 <HAL_MspInit+0x4c>)
 80069c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069c8:	6413      	str	r3, [r2, #64]	; 0x40
 80069ca:	4b06      	ldr	r3, [pc, #24]	; (80069e4 <HAL_MspInit+0x4c>)
 80069cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069d2:	603b      	str	r3, [r7, #0]
 80069d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80069d6:	bf00      	nop
 80069d8:	370c      	adds	r7, #12
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	40023800 	.word	0x40023800

080069e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08a      	sub	sp, #40	; 0x28
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069f0:	f107 0314 	add.w	r3, r7, #20
 80069f4:	2200      	movs	r2, #0
 80069f6:	601a      	str	r2, [r3, #0]
 80069f8:	605a      	str	r2, [r3, #4]
 80069fa:	609a      	str	r2, [r3, #8]
 80069fc:	60da      	str	r2, [r3, #12]
 80069fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a19      	ldr	r2, [pc, #100]	; (8006a6c <HAL_I2C_MspInit+0x84>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d12b      	bne.n	8006a62 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	613b      	str	r3, [r7, #16]
 8006a0e:	4b18      	ldr	r3, [pc, #96]	; (8006a70 <HAL_I2C_MspInit+0x88>)
 8006a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a12:	4a17      	ldr	r2, [pc, #92]	; (8006a70 <HAL_I2C_MspInit+0x88>)
 8006a14:	f043 0302 	orr.w	r3, r3, #2
 8006a18:	6313      	str	r3, [r2, #48]	; 0x30
 8006a1a:	4b15      	ldr	r3, [pc, #84]	; (8006a70 <HAL_I2C_MspInit+0x88>)
 8006a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a1e:	f003 0302 	and.w	r3, r3, #2
 8006a22:	613b      	str	r3, [r7, #16]
 8006a24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006a26:	23c0      	movs	r3, #192	; 0xc0
 8006a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006a2a:	2312      	movs	r3, #18
 8006a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a32:	2303      	movs	r3, #3
 8006a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006a36:	2304      	movs	r3, #4
 8006a38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a3a:	f107 0314 	add.w	r3, r7, #20
 8006a3e:	4619      	mov	r1, r3
 8006a40:	480c      	ldr	r0, [pc, #48]	; (8006a74 <HAL_I2C_MspInit+0x8c>)
 8006a42:	f7fa f95b 	bl	8000cfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006a46:	2300      	movs	r3, #0
 8006a48:	60fb      	str	r3, [r7, #12]
 8006a4a:	4b09      	ldr	r3, [pc, #36]	; (8006a70 <HAL_I2C_MspInit+0x88>)
 8006a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4e:	4a08      	ldr	r2, [pc, #32]	; (8006a70 <HAL_I2C_MspInit+0x88>)
 8006a50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a54:	6413      	str	r3, [r2, #64]	; 0x40
 8006a56:	4b06      	ldr	r3, [pc, #24]	; (8006a70 <HAL_I2C_MspInit+0x88>)
 8006a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a5e:	60fb      	str	r3, [r7, #12]
 8006a60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006a62:	bf00      	nop
 8006a64:	3728      	adds	r7, #40	; 0x28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	40005400 	.word	0x40005400
 8006a70:	40023800 	.word	0x40023800
 8006a74:	40020400 	.word	0x40020400

08006a78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08a      	sub	sp, #40	; 0x28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a80:	f107 0314 	add.w	r3, r7, #20
 8006a84:	2200      	movs	r2, #0
 8006a86:	601a      	str	r2, [r3, #0]
 8006a88:	605a      	str	r2, [r3, #4]
 8006a8a:	609a      	str	r2, [r3, #8]
 8006a8c:	60da      	str	r2, [r3, #12]
 8006a8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a2c      	ldr	r2, [pc, #176]	; (8006b48 <HAL_SPI_MspInit+0xd0>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d152      	bne.n	8006b40 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	613b      	str	r3, [r7, #16]
 8006a9e:	4b2b      	ldr	r3, [pc, #172]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa2:	4a2a      	ldr	r2, [pc, #168]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8006aaa:	4b28      	ldr	r3, [pc, #160]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ab2:	613b      	str	r3, [r7, #16]
 8006ab4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	60fb      	str	r3, [r7, #12]
 8006aba:	4b24      	ldr	r3, [pc, #144]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006abe:	4a23      	ldr	r2, [pc, #140]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006ac0:	f043 0304 	orr.w	r3, r3, #4
 8006ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8006ac6:	4b21      	ldr	r3, [pc, #132]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aca:	f003 0304 	and.w	r3, r3, #4
 8006ace:	60fb      	str	r3, [r7, #12]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60bb      	str	r3, [r7, #8]
 8006ad6:	4b1d      	ldr	r3, [pc, #116]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ada:	4a1c      	ldr	r2, [pc, #112]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006adc:	f043 0302 	orr.w	r3, r3, #2
 8006ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ae2:	4b1a      	ldr	r3, [pc, #104]	; (8006b4c <HAL_SPI_MspInit+0xd4>)
 8006ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae6:	f003 0302 	and.w	r3, r3, #2
 8006aea:	60bb      	str	r3, [r7, #8]
 8006aec:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006aee:	230c      	movs	r3, #12
 8006af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006af2:	2302      	movs	r3, #2
 8006af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006af6:	2300      	movs	r3, #0
 8006af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006afa:	2303      	movs	r3, #3
 8006afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006afe:	2305      	movs	r3, #5
 8006b00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006b02:	f107 0314 	add.w	r3, r7, #20
 8006b06:	4619      	mov	r1, r3
 8006b08:	4811      	ldr	r0, [pc, #68]	; (8006b50 <HAL_SPI_MspInit+0xd8>)
 8006b0a:	f7fa f8f7 	bl	8000cfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006b0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b14:	2302      	movs	r3, #2
 8006b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006b20:	2305      	movs	r3, #5
 8006b22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b24:	f107 0314 	add.w	r3, r7, #20
 8006b28:	4619      	mov	r1, r3
 8006b2a:	480a      	ldr	r0, [pc, #40]	; (8006b54 <HAL_SPI_MspInit+0xdc>)
 8006b2c:	f7fa f8e6 	bl	8000cfc <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8006b30:	2200      	movs	r2, #0
 8006b32:	2100      	movs	r1, #0
 8006b34:	2024      	movs	r0, #36	; 0x24
 8006b36:	f7fa f888 	bl	8000c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006b3a:	2024      	movs	r0, #36	; 0x24
 8006b3c:	f7fa f8a1 	bl	8000c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006b40:	bf00      	nop
 8006b42:	3728      	adds	r7, #40	; 0x28
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	40003800 	.word	0x40003800
 8006b4c:	40023800 	.word	0x40023800
 8006b50:	40020800 	.word	0x40020800
 8006b54:	40020400 	.word	0x40020400

08006b58 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a18      	ldr	r2, [pc, #96]	; (8006bc8 <HAL_TIM_PWM_MspInit+0x70>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d10e      	bne.n	8006b88 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	60fb      	str	r3, [r7, #12]
 8006b6e:	4b17      	ldr	r3, [pc, #92]	; (8006bcc <HAL_TIM_PWM_MspInit+0x74>)
 8006b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b72:	4a16      	ldr	r2, [pc, #88]	; (8006bcc <HAL_TIM_PWM_MspInit+0x74>)
 8006b74:	f043 0301 	orr.w	r3, r3, #1
 8006b78:	6453      	str	r3, [r2, #68]	; 0x44
 8006b7a:	4b14      	ldr	r3, [pc, #80]	; (8006bcc <HAL_TIM_PWM_MspInit+0x74>)
 8006b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	60fb      	str	r3, [r7, #12]
 8006b84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8006b86:	e01a      	b.n	8006bbe <HAL_TIM_PWM_MspInit+0x66>
  else if(htim_pwm->Instance==TIM3)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a10      	ldr	r2, [pc, #64]	; (8006bd0 <HAL_TIM_PWM_MspInit+0x78>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d115      	bne.n	8006bbe <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006b92:	2300      	movs	r3, #0
 8006b94:	60bb      	str	r3, [r7, #8]
 8006b96:	4b0d      	ldr	r3, [pc, #52]	; (8006bcc <HAL_TIM_PWM_MspInit+0x74>)
 8006b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9a:	4a0c      	ldr	r2, [pc, #48]	; (8006bcc <HAL_TIM_PWM_MspInit+0x74>)
 8006b9c:	f043 0302 	orr.w	r3, r3, #2
 8006ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8006ba2:	4b0a      	ldr	r3, [pc, #40]	; (8006bcc <HAL_TIM_PWM_MspInit+0x74>)
 8006ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba6:	f003 0302 	and.w	r3, r3, #2
 8006baa:	60bb      	str	r3, [r7, #8]
 8006bac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006bae:	2200      	movs	r2, #0
 8006bb0:	2100      	movs	r1, #0
 8006bb2:	201d      	movs	r0, #29
 8006bb4:	f7fa f849 	bl	8000c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006bb8:	201d      	movs	r0, #29
 8006bba:	f7fa f862 	bl	8000c82 <HAL_NVIC_EnableIRQ>
}
 8006bbe:	bf00      	nop
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	40010000 	.word	0x40010000
 8006bcc:	40023800 	.word	0x40023800
 8006bd0:	40000400 	.word	0x40000400

08006bd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006be4:	d115      	bne.n	8006c12 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006be6:	2300      	movs	r3, #0
 8006be8:	60fb      	str	r3, [r7, #12]
 8006bea:	4b0c      	ldr	r3, [pc, #48]	; (8006c1c <HAL_TIM_Base_MspInit+0x48>)
 8006bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bee:	4a0b      	ldr	r2, [pc, #44]	; (8006c1c <HAL_TIM_Base_MspInit+0x48>)
 8006bf0:	f043 0301 	orr.w	r3, r3, #1
 8006bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8006bf6:	4b09      	ldr	r3, [pc, #36]	; (8006c1c <HAL_TIM_Base_MspInit+0x48>)
 8006bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfa:	f003 0301 	and.w	r3, r3, #1
 8006bfe:	60fb      	str	r3, [r7, #12]
 8006c00:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8006c02:	2200      	movs	r2, #0
 8006c04:	2100      	movs	r1, #0
 8006c06:	201c      	movs	r0, #28
 8006c08:	f7fa f81f 	bl	8000c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006c0c:	201c      	movs	r0, #28
 8006c0e:	f7fa f838 	bl	8000c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8006c12:	bf00      	nop
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40023800 	.word	0x40023800

08006c20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b08a      	sub	sp, #40	; 0x28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c28:	f107 0314 	add.w	r3, r7, #20
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	601a      	str	r2, [r3, #0]
 8006c30:	605a      	str	r2, [r3, #4]
 8006c32:	609a      	str	r2, [r3, #8]
 8006c34:	60da      	str	r2, [r3, #12]
 8006c36:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a36      	ldr	r2, [pc, #216]	; (8006d18 <HAL_TIM_MspPostInit+0xf8>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d11f      	bne.n	8006c82 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c42:	2300      	movs	r3, #0
 8006c44:	613b      	str	r3, [r7, #16]
 8006c46:	4b35      	ldr	r3, [pc, #212]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c4a:	4a34      	ldr	r2, [pc, #208]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006c4c:	f043 0301 	orr.w	r3, r3, #1
 8006c50:	6313      	str	r3, [r2, #48]	; 0x30
 8006c52:	4b32      	ldr	r3, [pc, #200]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	613b      	str	r3, [r7, #16]
 8006c5c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8006c5e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8006c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c64:	2302      	movs	r3, #2
 8006c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006c70:	2301      	movs	r3, #1
 8006c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c74:	f107 0314 	add.w	r3, r7, #20
 8006c78:	4619      	mov	r1, r3
 8006c7a:	4829      	ldr	r0, [pc, #164]	; (8006d20 <HAL_TIM_MspPostInit+0x100>)
 8006c7c:	f7fa f83e 	bl	8000cfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006c80:	e046      	b.n	8006d10 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM2)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c8a:	d11e      	bne.n	8006cca <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	60fb      	str	r3, [r7, #12]
 8006c90:	4b22      	ldr	r3, [pc, #136]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c94:	4a21      	ldr	r2, [pc, #132]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006c96:	f043 0301 	orr.w	r3, r3, #1
 8006c9a:	6313      	str	r3, [r2, #48]	; 0x30
 8006c9c:	4b1f      	ldr	r3, [pc, #124]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca0:	f003 0301 	and.w	r3, r3, #1
 8006ca4:	60fb      	str	r3, [r7, #12]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8006ca8:	2307      	movs	r3, #7
 8006caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cac:	2302      	movs	r3, #2
 8006cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cbc:	f107 0314 	add.w	r3, r7, #20
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4817      	ldr	r0, [pc, #92]	; (8006d20 <HAL_TIM_MspPostInit+0x100>)
 8006cc4:	f7fa f81a 	bl	8000cfc <HAL_GPIO_Init>
}
 8006cc8:	e022      	b.n	8006d10 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM3)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a15      	ldr	r2, [pc, #84]	; (8006d24 <HAL_TIM_MspPostInit+0x104>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d11d      	bne.n	8006d10 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	60bb      	str	r3, [r7, #8]
 8006cd8:	4b10      	ldr	r3, [pc, #64]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cdc:	4a0f      	ldr	r2, [pc, #60]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006cde:	f043 0301 	orr.w	r3, r3, #1
 8006ce2:	6313      	str	r3, [r2, #48]	; 0x30
 8006ce4:	4b0d      	ldr	r3, [pc, #52]	; (8006d1c <HAL_TIM_MspPostInit+0xfc>)
 8006ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce8:	f003 0301 	and.w	r3, r3, #1
 8006cec:	60bb      	str	r3, [r7, #8]
 8006cee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006cf0:	23c0      	movs	r3, #192	; 0xc0
 8006cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006d00:	2302      	movs	r3, #2
 8006d02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d04:	f107 0314 	add.w	r3, r7, #20
 8006d08:	4619      	mov	r1, r3
 8006d0a:	4805      	ldr	r0, [pc, #20]	; (8006d20 <HAL_TIM_MspPostInit+0x100>)
 8006d0c:	f7f9 fff6 	bl	8000cfc <HAL_GPIO_Init>
}
 8006d10:	bf00      	nop
 8006d12:	3728      	adds	r7, #40	; 0x28
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	40010000 	.word	0x40010000
 8006d1c:	40023800 	.word	0x40023800
 8006d20:	40020000 	.word	0x40020000
 8006d24:	40000400 	.word	0x40000400

08006d28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b08a      	sub	sp, #40	; 0x28
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d30:	f107 0314 	add.w	r3, r7, #20
 8006d34:	2200      	movs	r2, #0
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	605a      	str	r2, [r3, #4]
 8006d3a:	609a      	str	r2, [r3, #8]
 8006d3c:	60da      	str	r2, [r3, #12]
 8006d3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a1d      	ldr	r2, [pc, #116]	; (8006dbc <HAL_UART_MspInit+0x94>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d134      	bne.n	8006db4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	613b      	str	r3, [r7, #16]
 8006d4e:	4b1c      	ldr	r3, [pc, #112]	; (8006dc0 <HAL_UART_MspInit+0x98>)
 8006d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d52:	4a1b      	ldr	r2, [pc, #108]	; (8006dc0 <HAL_UART_MspInit+0x98>)
 8006d54:	f043 0310 	orr.w	r3, r3, #16
 8006d58:	6453      	str	r3, [r2, #68]	; 0x44
 8006d5a:	4b19      	ldr	r3, [pc, #100]	; (8006dc0 <HAL_UART_MspInit+0x98>)
 8006d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d5e:	f003 0310 	and.w	r3, r3, #16
 8006d62:	613b      	str	r3, [r7, #16]
 8006d64:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d66:	2300      	movs	r3, #0
 8006d68:	60fb      	str	r3, [r7, #12]
 8006d6a:	4b15      	ldr	r3, [pc, #84]	; (8006dc0 <HAL_UART_MspInit+0x98>)
 8006d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d6e:	4a14      	ldr	r2, [pc, #80]	; (8006dc0 <HAL_UART_MspInit+0x98>)
 8006d70:	f043 0301 	orr.w	r3, r3, #1
 8006d74:	6313      	str	r3, [r2, #48]	; 0x30
 8006d76:	4b12      	ldr	r3, [pc, #72]	; (8006dc0 <HAL_UART_MspInit+0x98>)
 8006d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	60fb      	str	r3, [r7, #12]
 8006d80:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006d82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006d86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d88:	2302      	movs	r3, #2
 8006d8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d90:	2303      	movs	r3, #3
 8006d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006d94:	2307      	movs	r3, #7
 8006d96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d98:	f107 0314 	add.w	r3, r7, #20
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	4809      	ldr	r0, [pc, #36]	; (8006dc4 <HAL_UART_MspInit+0x9c>)
 8006da0:	f7f9 ffac 	bl	8000cfc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006da4:	2200      	movs	r2, #0
 8006da6:	2100      	movs	r1, #0
 8006da8:	2025      	movs	r0, #37	; 0x25
 8006daa:	f7f9 ff4e 	bl	8000c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006dae:	2025      	movs	r0, #37	; 0x25
 8006db0:	f7f9 ff67 	bl	8000c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8006db4:	bf00      	nop
 8006db6:	3728      	adds	r7, #40	; 0x28
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	40011000 	.word	0x40011000
 8006dc0:	40023800 	.word	0x40023800
 8006dc4:	40020000 	.word	0x40020000

08006dc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006dcc:	bf00      	nop
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006dda:	e7fe      	b.n	8006dda <HardFault_Handler+0x4>

08006ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006de0:	e7fe      	b.n	8006de0 <MemManage_Handler+0x4>

08006de2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006de2:	b480      	push	{r7}
 8006de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006de6:	e7fe      	b.n	8006de6 <BusFault_Handler+0x4>

08006de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006de8:	b480      	push	{r7}
 8006dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006dec:	e7fe      	b.n	8006dec <UsageFault_Handler+0x4>

08006dee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006dee:	b480      	push	{r7}
 8006df0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006df2:	bf00      	nop
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006e00:	bf00      	nop
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr

08006e0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006e0a:	b480      	push	{r7}
 8006e0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006e0e:	bf00      	nop
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006e1c:	f7f9 fdee 	bl	80009fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006e20:	bf00      	nop
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006e28:	4802      	ldr	r0, [pc, #8]	; (8006e34 <TIM2_IRQHandler+0x10>)
 8006e2a:	f7fc f84d 	bl	8002ec8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006e2e:	bf00      	nop
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	200007b8 	.word	0x200007b8

08006e38 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006e3c:	4802      	ldr	r0, [pc, #8]	; (8006e48 <TIM3_IRQHandler+0x10>)
 8006e3e:	f7fc f843 	bl	8002ec8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006e42:	bf00      	nop
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	2000020c 	.word	0x2000020c

08006e4c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006e50:	4802      	ldr	r0, [pc, #8]	; (8006e5c <SPI2_IRQHandler+0x10>)
 8006e52:	f7fb fde7 	bl	8002a24 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8006e56:	bf00      	nop
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	2000014c 	.word	0x2000014c

08006e60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006e64:	4802      	ldr	r0, [pc, #8]	; (8006e70 <USART1_IRQHandler+0x10>)
 8006e66:	f7fc ff99 	bl	8003d9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006e6a:	bf00      	nop
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	2000027c 	.word	0x2000027c

08006e74 <svm_compensate_rht>:
#define T_HI 70000
static const uint32_t AH_LUT_100RH[] = {1078,  2364,  4849,  9383,   17243,
                                        30264, 50983, 82785, 130048, 198277};
static const uint32_t T_STEP = (T_HI - T_LO) / (ARRAY_SIZE(AH_LUT_100RH) - 1);

static void svm_compensate_rht(int32_t *temperature, int32_t *humidity) {
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
    *temperature = ((*temperature * 8225) >> 13) - 500;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	4613      	mov	r3, r2
 8006e84:	021b      	lsls	r3, r3, #8
 8006e86:	4413      	add	r3, r2
 8006e88:	015b      	lsls	r3, r3, #5
 8006e8a:	4413      	add	r3, r2
 8006e8c:	135b      	asrs	r3, r3, #13
 8006e8e:	f5a3 72fa 	sub.w	r2, r3, #500	; 0x1f4
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	601a      	str	r2, [r3, #0]
    *humidity = (*humidity * 8397) >> 13;
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f242 02cd 	movw	r2, #8397	; 0x20cd
 8006e9e:	fb02 f303 	mul.w	r3, r2, r3
 8006ea2:	135a      	asrs	r2, r3, #13
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	601a      	str	r2, [r3, #0]
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <sensirion_calc_absolute_humidity>:
/**
 * Convert relative humidity [%RH*1000] and temperature [mC] to
 * absolute humidity [mg/m^3]
 */
static uint32_t sensirion_calc_absolute_humidity(const int32_t *temperature,
                                                 const int32_t *humidity) {
 8006eb4:	b480      	push	{r7}
 8006eb6:	b087      	sub	sp, #28
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
    uint32_t t, i, rem, ret;

    if (*humidity <= 0)
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	dc01      	bgt.n	8006eca <sensirion_calc_absolute_humidity+0x16>
        return 0;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	e04d      	b.n	8006f66 <sensirion_calc_absolute_humidity+0xb2>

    if (*temperature < T_LO)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a29      	ldr	r2, [pc, #164]	; (8006f74 <sensirion_calc_absolute_humidity+0xc0>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	da02      	bge.n	8006eda <sensirion_calc_absolute_humidity+0x26>
        t = 0;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	617b      	str	r3, [r7, #20]
 8006ed8:	e005      	b.n	8006ee6 <sensirion_calc_absolute_humidity+0x32>
    else
        t = (uint32_t)(*temperature - T_LO);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8006ee2:	3320      	adds	r3, #32
 8006ee4:	617b      	str	r3, [r7, #20]

    i = t / T_STEP;
 8006ee6:	f242 7210 	movw	r2, #10000	; 0x2710
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ef0:	60fb      	str	r3, [r7, #12]
    rem = t % T_STEP;
 8006ef2:	f242 7210 	movw	r2, #10000	; 0x2710
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	fbb3 f1f2 	udiv	r1, r3, r2
 8006efc:	fb02 f201 	mul.w	r2, r2, r1
 8006f00:	1a9b      	subs	r3, r3, r2
 8006f02:	60bb      	str	r3, [r7, #8]

    if (i >= ARRAY_SIZE(AH_LUT_100RH) - 1) {
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2b08      	cmp	r3, #8
 8006f08:	d902      	bls.n	8006f10 <sensirion_calc_absolute_humidity+0x5c>
        ret = AH_LUT_100RH[ARRAY_SIZE(AH_LUT_100RH) - 1];
 8006f0a:	4b1b      	ldr	r3, [pc, #108]	; (8006f78 <sensirion_calc_absolute_humidity+0xc4>)
 8006f0c:	613b      	str	r3, [r7, #16]
 8006f0e:	e01f      	b.n	8006f50 <sensirion_calc_absolute_humidity+0x9c>

    } else if (rem == 0) {
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d105      	bne.n	8006f22 <sensirion_calc_absolute_humidity+0x6e>
        ret = AH_LUT_100RH[i];
 8006f16:	4a19      	ldr	r2, [pc, #100]	; (8006f7c <sensirion_calc_absolute_humidity+0xc8>)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f1e:	613b      	str	r3, [r7, #16]
 8006f20:	e016      	b.n	8006f50 <sensirion_calc_absolute_humidity+0x9c>

    } else {
        ret = (AH_LUT_100RH[i] +
 8006f22:	4a16      	ldr	r2, [pc, #88]	; (8006f7c <sensirion_calc_absolute_humidity+0xc8>)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
               ((AH_LUT_100RH[i + 1] - AH_LUT_100RH[i]) * rem / T_STEP));
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	4913      	ldr	r1, [pc, #76]	; (8006f7c <sensirion_calc_absolute_humidity+0xc8>)
 8006f30:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006f34:	4811      	ldr	r0, [pc, #68]	; (8006f7c <sensirion_calc_absolute_humidity+0xc8>)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006f3c:	1acb      	subs	r3, r1, r3
 8006f3e:	68b9      	ldr	r1, [r7, #8]
 8006f40:	fb01 f303 	mul.w	r3, r1, r3
 8006f44:	f242 7110 	movw	r1, #10000	; 0x2710
 8006f48:	fbb3 f3f1 	udiv	r3, r3, r1
        ret = (AH_LUT_100RH[i] +
 8006f4c:	4413      	add	r3, r2
 8006f4e:	613b      	str	r3, [r7, #16]
    // Multiplication might overflow with a maximum of 3 digits
    // Trick: ((ret >> 3) * (uint32_t)(*humidity)) does never overflow
    // Now we only need to divide by 12500, as the tripple righ shift
    // divides by 8

    return ((ret >> 3) * (uint32_t)(*humidity)) / 12500;
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	08db      	lsrs	r3, r3, #3
 8006f54:	683a      	ldr	r2, [r7, #0]
 8006f56:	6812      	ldr	r2, [r2, #0]
 8006f58:	fb02 f303 	mul.w	r3, r2, r3
 8006f5c:	089b      	lsrs	r3, r3, #2
 8006f5e:	4a08      	ldr	r2, [pc, #32]	; (8006f80 <sensirion_calc_absolute_humidity+0xcc>)
 8006f60:	fba2 2303 	umull	r2, r3, r2, r3
 8006f64:	0a1b      	lsrs	r3, r3, #8
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	371c      	adds	r7, #28
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop
 8006f74:	ffffb1e0 	.word	0xffffb1e0
 8006f78:	00030685 	.word	0x00030685
 8006f7c:	0802e174 	.word	0x0802e174
 8006f80:	14f8b589 	.word	0x14f8b589

08006f84 <svm_set_humidity>:

static int16_t svm_set_humidity(const int32_t *temperature,
                                const int32_t *humidity) {
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
    uint32_t absolute_humidity;

    absolute_humidity = sensirion_calc_absolute_humidity(temperature, humidity);
 8006f8e:	6839      	ldr	r1, [r7, #0]
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7ff ff8f 	bl	8006eb4 <sensirion_calc_absolute_humidity>
 8006f96:	60f8      	str	r0, [r7, #12]

    if (absolute_humidity == 0)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d101      	bne.n	8006fa2 <svm_set_humidity+0x1e>
        absolute_humidity = 1; /* avoid disabling humidity compensation */
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	60fb      	str	r3, [r7, #12]

    return sgp30_set_absolute_humidity(absolute_humidity);
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f7ff fa08 	bl	80063b8 <sgp30_set_absolute_humidity>
 8006fa8:	4603      	mov	r3, r0
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3710      	adds	r7, #16
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <svm_measure_iaq_blocking_read>:
//const char *svm_get_driver_version() {
//    return SGP_DRV_VERSION_STR;
//}

int16_t svm_measure_iaq_blocking_read(uint16_t *tvoc_ppb, uint16_t *co2_eq_ppm,
                                      int32_t *temperature, int32_t *humidity) {
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b086      	sub	sp, #24
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	60f8      	str	r0, [r7, #12]
 8006fba:	60b9      	str	r1, [r7, #8]
 8006fbc:	607a      	str	r2, [r7, #4]
 8006fbe:	603b      	str	r3, [r7, #0]
    int16_t err;

    err = shtc1_measure_blocking_read(temperature, humidity);
 8006fc0:	6839      	ldr	r1, [r7, #0]
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7ff fa34 	bl	8006430 <shtc1_measure_blocking_read>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	82fb      	strh	r3, [r7, #22]
    if (err != STATUS_OK)
 8006fcc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <svm_measure_iaq_blocking_read+0x28>
        return err;
 8006fd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006fd8:	e01e      	b.n	8007018 <svm_measure_iaq_blocking_read+0x66>

    err = svm_set_humidity(temperature, humidity);
 8006fda:	6839      	ldr	r1, [r7, #0]
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f7ff ffd1 	bl	8006f84 <svm_set_humidity>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	82fb      	strh	r3, [r7, #22]
    if (err != STATUS_OK)
 8006fe6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <svm_measure_iaq_blocking_read+0x42>
        return err;
 8006fee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006ff2:	e011      	b.n	8007018 <svm_measure_iaq_blocking_read+0x66>

    svm_compensate_rht(temperature, humidity);
 8006ff4:	6839      	ldr	r1, [r7, #0]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff ff3c 	bl	8006e74 <svm_compensate_rht>

    err = sgp30_measure_iaq_blocking_read(tvoc_ppb, co2_eq_ppm);
 8006ffc:	68b9      	ldr	r1, [r7, #8]
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f7ff f9bd 	bl	800637e <sgp30_measure_iaq_blocking_read>
 8007004:	4603      	mov	r3, r0
 8007006:	82fb      	strh	r3, [r7, #22]
    if (err != STATUS_OK)
 8007008:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d002      	beq.n	8007016 <svm_measure_iaq_blocking_read+0x64>
        return err;
 8007010:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8007014:	e000      	b.n	8007018 <svm_measure_iaq_blocking_read+0x66>

    return STATUS_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3718      	adds	r7, #24
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007028:	4b11      	ldr	r3, [pc, #68]	; (8007070 <_sbrk+0x50>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d102      	bne.n	8007036 <_sbrk+0x16>
		heap_end = &end;
 8007030:	4b0f      	ldr	r3, [pc, #60]	; (8007070 <_sbrk+0x50>)
 8007032:	4a10      	ldr	r2, [pc, #64]	; (8007074 <_sbrk+0x54>)
 8007034:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007036:	4b0e      	ldr	r3, [pc, #56]	; (8007070 <_sbrk+0x50>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800703c:	4b0c      	ldr	r3, [pc, #48]	; (8007070 <_sbrk+0x50>)
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4413      	add	r3, r2
 8007044:	466a      	mov	r2, sp
 8007046:	4293      	cmp	r3, r2
 8007048:	d907      	bls.n	800705a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800704a:	f000 fed7 	bl	8007dfc <__errno>
 800704e:	4602      	mov	r2, r0
 8007050:	230c      	movs	r3, #12
 8007052:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007054:	f04f 33ff 	mov.w	r3, #4294967295
 8007058:	e006      	b.n	8007068 <_sbrk+0x48>
	}

	heap_end += incr;
 800705a:	4b05      	ldr	r3, [pc, #20]	; (8007070 <_sbrk+0x50>)
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4413      	add	r3, r2
 8007062:	4a03      	ldr	r2, [pc, #12]	; (8007070 <_sbrk+0x50>)
 8007064:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007066:	68fb      	ldr	r3, [r7, #12]
}
 8007068:	4618      	mov	r0, r3
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}
 8007070:	2000012c 	.word	0x2000012c
 8007074:	20000860 	.word	0x20000860

08007078 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007078:	b480      	push	{r7}
 800707a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800707c:	4b16      	ldr	r3, [pc, #88]	; (80070d8 <SystemInit+0x60>)
 800707e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007082:	4a15      	ldr	r2, [pc, #84]	; (80070d8 <SystemInit+0x60>)
 8007084:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007088:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800708c:	4b13      	ldr	r3, [pc, #76]	; (80070dc <SystemInit+0x64>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a12      	ldr	r2, [pc, #72]	; (80070dc <SystemInit+0x64>)
 8007092:	f043 0301 	orr.w	r3, r3, #1
 8007096:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007098:	4b10      	ldr	r3, [pc, #64]	; (80070dc <SystemInit+0x64>)
 800709a:	2200      	movs	r2, #0
 800709c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800709e:	4b0f      	ldr	r3, [pc, #60]	; (80070dc <SystemInit+0x64>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a0e      	ldr	r2, [pc, #56]	; (80070dc <SystemInit+0x64>)
 80070a4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80070a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80070ae:	4b0b      	ldr	r3, [pc, #44]	; (80070dc <SystemInit+0x64>)
 80070b0:	4a0b      	ldr	r2, [pc, #44]	; (80070e0 <SystemInit+0x68>)
 80070b2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80070b4:	4b09      	ldr	r3, [pc, #36]	; (80070dc <SystemInit+0x64>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a08      	ldr	r2, [pc, #32]	; (80070dc <SystemInit+0x64>)
 80070ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80070be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80070c0:	4b06      	ldr	r3, [pc, #24]	; (80070dc <SystemInit+0x64>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80070c6:	4b04      	ldr	r3, [pc, #16]	; (80070d8 <SystemInit+0x60>)
 80070c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80070cc:	609a      	str	r2, [r3, #8]
#endif
}
 80070ce:	bf00      	nop
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr
 80070d8:	e000ed00 	.word	0xe000ed00
 80070dc:	40023800 	.word	0x40023800
 80070e0:	24003010 	.word	0x24003010

080070e4 <tft_init>:
/********************************************************************************************************************************/
/********************************************************************************************************************************/
/********************************************************************************************************************************/

void tft_init(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(TFT_RESET_PORT,TFT_RESET_PIN,GPIO_PIN_SET);
 80070e8:	2201      	movs	r2, #1
 80070ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80070ee:	489a      	ldr	r0, [pc, #616]	; (8007358 <tft_init+0x274>)
 80070f0:	f7f9 ff86 	bl	8001000 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80070f4:	2005      	movs	r0, #5
 80070f6:	f7f9 fca1 	bl	8000a3c <HAL_Delay>
	HAL_GPIO_WritePin(TFT_RESET_PORT,TFT_RESET_PIN,GPIO_PIN_RESET);
 80070fa:	2200      	movs	r2, #0
 80070fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007100:	4895      	ldr	r0, [pc, #596]	; (8007358 <tft_init+0x274>)
 8007102:	f7f9 ff7d 	bl	8001000 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8007106:	2005      	movs	r0, #5
 8007108:	f7f9 fc98 	bl	8000a3c <HAL_Delay>
	HAL_GPIO_WritePin(TFT_RESET_PORT,TFT_RESET_PIN,GPIO_PIN_SET);
 800710c:	2201      	movs	r2, #1
 800710e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007112:	4891      	ldr	r0, [pc, #580]	; (8007358 <tft_init+0x274>)
 8007114:	f7f9 ff74 	bl	8001000 <HAL_GPIO_WritePin>

	SPI_ENABLE;
 8007118:	2200      	movs	r2, #0
 800711a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800711e:	488e      	ldr	r0, [pc, #568]	; (8007358 <tft_init+0x274>)
 8007120:	f7f9 ff6e 	bl	8001000 <HAL_GPIO_WritePin>
 8007124:	2001      	movs	r0, #1
 8007126:	f7f9 fc89 	bl	8000a3c <HAL_Delay>
	
		tft_write_register(0xCB);
 800712a:	f06f 0034 	mvn.w	r0, #52	; 0x34
 800712e:	f000 fbb1 	bl	8007894 <tft_write_register>
		tft_write_data_8bit(0x39);
 8007132:	2039      	movs	r0, #57	; 0x39
 8007134:	f000 fb70 	bl	8007818 <tft_write_data_8bit>
		tft_write_data_8bit(0x2C);
 8007138:	202c      	movs	r0, #44	; 0x2c
 800713a:	f000 fb6d 	bl	8007818 <tft_write_data_8bit>
		tft_write_data_8bit(0x00);
 800713e:	2000      	movs	r0, #0
 8007140:	f000 fb6a 	bl	8007818 <tft_write_data_8bit>
		tft_write_data_8bit(0x34);
 8007144:	2034      	movs	r0, #52	; 0x34
 8007146:	f000 fb67 	bl	8007818 <tft_write_data_8bit>
		tft_write_data_8bit(0x02);
 800714a:	2002      	movs	r0, #2
 800714c:	f000 fb64 	bl	8007818 <tft_write_data_8bit>

        tft_write_register(0xCF);  
 8007150:	f06f 0030 	mvn.w	r0, #48	; 0x30
 8007154:	f000 fb9e 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x00); 
 8007158:	2000      	movs	r0, #0
 800715a:	f000 fb5d 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0XC1); 
 800715e:	20c1      	movs	r0, #193	; 0xc1
 8007160:	f000 fb5a 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0X30); 
 8007164:	2030      	movs	r0, #48	; 0x30
 8007166:	f000 fb57 	bl	8007818 <tft_write_data_8bit>
 //1
        tft_write_register(0xE8);  
 800716a:	f06f 0017 	mvn.w	r0, #23
 800716e:	f000 fb91 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x85); 
 8007172:	2085      	movs	r0, #133	; 0x85
 8007174:	f000 fb50 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x00); 
 8007178:	2000      	movs	r0, #0
 800717a:	f000 fb4d 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x78); 
 800717e:	2078      	movs	r0, #120	; 0x78
 8007180:	f000 fb4a 	bl	8007818 <tft_write_data_8bit>
 //2
        tft_write_register(0xEA);  
 8007184:	f06f 0015 	mvn.w	r0, #21
 8007188:	f000 fb84 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x00); 
 800718c:	2000      	movs	r0, #0
 800718e:	f000 fb43 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x00); 
 8007192:	2000      	movs	r0, #0
 8007194:	f000 fb40 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0xED);  
 8007198:	f06f 0012 	mvn.w	r0, #18
 800719c:	f000 fb7a 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x64); 
 80071a0:	2064      	movs	r0, #100	; 0x64
 80071a2:	f000 fb39 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x03); 
 80071a6:	2003      	movs	r0, #3
 80071a8:	f000 fb36 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0X12); 
 80071ac:	2012      	movs	r0, #18
 80071ae:	f000 fb33 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0X81); 
 80071b2:	2081      	movs	r0, #129	; 0x81
 80071b4:	f000 fb30 	bl	8007818 <tft_write_data_8bit>

        tft_write_register(0xF7);  
 80071b8:	f06f 0008 	mvn.w	r0, #8
 80071bc:	f000 fb6a 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x20); 
 80071c0:	2020      	movs	r0, #32
 80071c2:	f000 fb29 	bl	8007818 <tft_write_data_8bit>
  
        tft_write_register(0xC0);    
 80071c6:	f06f 003f 	mvn.w	r0, #63	; 0x3f
 80071ca:	f000 fb63 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x23);   
 80071ce:	2023      	movs	r0, #35	; 0x23
 80071d0:	f000 fb22 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0xC1);   
 80071d4:	f06f 003e 	mvn.w	r0, #62	; 0x3e
 80071d8:	f000 fb5c 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x10);   
 80071dc:	2010      	movs	r0, #16
 80071de:	f000 fb1b 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0xC5);    
 80071e2:	f06f 003a 	mvn.w	r0, #58	; 0x3a
 80071e6:	f000 fb55 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x3e); 
 80071ea:	203e      	movs	r0, #62	; 0x3e
 80071ec:	f000 fb14 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x28); 
 80071f0:	2028      	movs	r0, #40	; 0x28
 80071f2:	f000 fb11 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0xC7);    
 80071f6:	f06f 0038 	mvn.w	r0, #56	; 0x38
 80071fa:	f000 fb4b 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x86);  
 80071fe:	2086      	movs	r0, #134	; 0x86
 8007200:	f000 fb0a 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0x36);    
 8007204:	2036      	movs	r0, #54	; 0x36
 8007206:	f000 fb45 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x48); 
 800720a:	2048      	movs	r0, #72	; 0x48
 800720c:	f000 fb04 	bl	8007818 <tft_write_data_8bit>

        tft_write_register(0x3A);    
 8007210:	203a      	movs	r0, #58	; 0x3a
 8007212:	f000 fb3f 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x55); 
 8007216:	2055      	movs	r0, #85	; 0x55
 8007218:	f000 fafe 	bl	8007818 <tft_write_data_8bit>

        tft_write_register(0xB1);    
 800721c:	f06f 004e 	mvn.w	r0, #78	; 0x4e
 8007220:	f000 fb38 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x00);  
 8007224:	2000      	movs	r0, #0
 8007226:	f000 faf7 	bl	8007818 <tft_write_data_8bit>
        //tft_write_data_8bit(0x18);
        //tft_write_data_8bit(0x1B);
        tft_write_data_8bit(0x13);
 800722a:	2013      	movs	r0, #19
 800722c:	f000 faf4 	bl	8007818 <tft_write_data_8bit>

        tft_write_register(0xB6);    
 8007230:	f06f 0049 	mvn.w	r0, #73	; 0x49
 8007234:	f000 fb2e 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x08); 
 8007238:	2008      	movs	r0, #8
 800723a:	f000 faed 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x82);
 800723e:	2082      	movs	r0, #130	; 0x82
 8007240:	f000 faea 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x27);  
 8007244:	2027      	movs	r0, #39	; 0x27
 8007246:	f000 fae7 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0xF2);    
 800724a:	f06f 000d 	mvn.w	r0, #13
 800724e:	f000 fb21 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x00); 
 8007252:	2000      	movs	r0, #0
 8007254:	f000 fae0 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0x26);    
 8007258:	2026      	movs	r0, #38	; 0x26
 800725a:	f000 fb1b 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x01); 
 800725e:	2001      	movs	r0, #1
 8007260:	f000 fada 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0xE0);    
 8007264:	f06f 001f 	mvn.w	r0, #31
 8007268:	f000 fb14 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x0F); 
 800726c:	200f      	movs	r0, #15
 800726e:	f000 fad3 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x31); 
 8007272:	2031      	movs	r0, #49	; 0x31
 8007274:	f000 fad0 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x2B); 
 8007278:	202b      	movs	r0, #43	; 0x2b
 800727a:	f000 facd 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x0C); 
 800727e:	200c      	movs	r0, #12
 8007280:	f000 faca 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x0E); 
 8007284:	200e      	movs	r0, #14
 8007286:	f000 fac7 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x08); 
 800728a:	2008      	movs	r0, #8
 800728c:	f000 fac4 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x4E); 
 8007290:	204e      	movs	r0, #78	; 0x4e
 8007292:	f000 fac1 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0xF1); 
 8007296:	20f1      	movs	r0, #241	; 0xf1
 8007298:	f000 fabe 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x37); 
 800729c:	2037      	movs	r0, #55	; 0x37
 800729e:	f000 fabb 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x07); 
 80072a2:	2007      	movs	r0, #7
 80072a4:	f000 fab8 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x10); 
 80072a8:	2010      	movs	r0, #16
 80072aa:	f000 fab5 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x03); 
 80072ae:	2003      	movs	r0, #3
 80072b0:	f000 fab2 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x0E); 
 80072b4:	200e      	movs	r0, #14
 80072b6:	f000 faaf 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x09); 
 80072ba:	2009      	movs	r0, #9
 80072bc:	f000 faac 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x00); 
 80072c0:	2000      	movs	r0, #0
 80072c2:	f000 faa9 	bl	8007818 <tft_write_data_8bit>

        tft_write_register(0XE1);     
 80072c6:	f06f 001e 	mvn.w	r0, #30
 80072ca:	f000 fae3 	bl	8007894 <tft_write_register>
        tft_write_data_8bit(0x00); 
 80072ce:	2000      	movs	r0, #0
 80072d0:	f000 faa2 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x0E); 
 80072d4:	200e      	movs	r0, #14
 80072d6:	f000 fa9f 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x14); 
 80072da:	2014      	movs	r0, #20
 80072dc:	f000 fa9c 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x03); 
 80072e0:	2003      	movs	r0, #3
 80072e2:	f000 fa99 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x11); 
 80072e6:	2011      	movs	r0, #17
 80072e8:	f000 fa96 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x07); 
 80072ec:	2007      	movs	r0, #7
 80072ee:	f000 fa93 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x31); 
 80072f2:	2031      	movs	r0, #49	; 0x31
 80072f4:	f000 fa90 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0xC1); 
 80072f8:	20c1      	movs	r0, #193	; 0xc1
 80072fa:	f000 fa8d 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x48); 
 80072fe:	2048      	movs	r0, #72	; 0x48
 8007300:	f000 fa8a 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x08); 
 8007304:	2008      	movs	r0, #8
 8007306:	f000 fa87 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x0F); 
 800730a:	200f      	movs	r0, #15
 800730c:	f000 fa84 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x0C); 
 8007310:	200c      	movs	r0, #12
 8007312:	f000 fa81 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x31); 
 8007316:	2031      	movs	r0, #49	; 0x31
 8007318:	f000 fa7e 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x36); 
 800731c:	2036      	movs	r0, #54	; 0x36
 800731e:	f000 fa7b 	bl	8007818 <tft_write_data_8bit>
        tft_write_data_8bit(0x0F); 
 8007322:	200f      	movs	r0, #15
 8007324:	f000 fa78 	bl	8007818 <tft_write_data_8bit>
 
        tft_write_register(0x11);    
 8007328:	2011      	movs	r0, #17
 800732a:	f000 fab3 	bl	8007894 <tft_write_register>
        HAL_Delay(120); 
 800732e:	2078      	movs	r0, #120	; 0x78
 8007330:	f7f9 fb84 	bl	8000a3c <HAL_Delay>
				
        tft_write_register(0x29);    
 8007334:	2029      	movs	r0, #41	; 0x29
 8007336:	f000 faad 	bl	8007894 <tft_write_register>
        tft_write_register(0x2c); 
 800733a:	202c      	movs	r0, #44	; 0x2c
 800733c:	f000 faaa 	bl	8007894 <tft_write_register>
				
				
				SPI_DISABLE;
 8007340:	2201      	movs	r2, #1
 8007342:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007346:	4804      	ldr	r0, [pc, #16]	; (8007358 <tft_init+0x274>)
 8007348:	f7f9 fe5a 	bl	8001000 <HAL_GPIO_WritePin>
 800734c:	2001      	movs	r0, #1
 800734e:	f7f9 fb75 	bl	8000a3c <HAL_Delay>
}
 8007352:	bf00      	nop
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	40020800 	.word	0x40020800

0800735c <tft_puts8x16>:

void tft_puts8x16(uint16_t row,uint16_t column,int8_t *string,uint8_t TFT_STRING_MODE)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	60ba      	str	r2, [r7, #8]
 8007364:	461a      	mov	r2, r3
 8007366:	4603      	mov	r3, r0
 8007368:	81fb      	strh	r3, [r7, #14]
 800736a:	460b      	mov	r3, r1
 800736c:	81bb      	strh	r3, [r7, #12]
 800736e:	4613      	mov	r3, r2
 8007370:	71fb      	strb	r3, [r7, #7]
	uint8_t i=0;
 8007372:	2300      	movs	r3, #0
 8007374:	75fb      	strb	r3, [r7, #23]
	SPI_ENABLE;
 8007376:	2200      	movs	r2, #0
 8007378:	f44f 7100 	mov.w	r1, #512	; 0x200
 800737c:	481d      	ldr	r0, [pc, #116]	; (80073f4 <tft_puts8x16+0x98>)
 800737e:	f7f9 fe3f 	bl	8001000 <HAL_GPIO_WritePin>
 8007382:	2001      	movs	r0, #1
 8007384:	f7f9 fb5a 	bl	8000a3c <HAL_Delay>
	  while(*(string+i)!='\0')
 8007388:	e020      	b.n	80073cc <tft_puts8x16+0x70>
    {       
        if(column>LCD_W-16){column=0;row+=16;}
 800738a:	89bb      	ldrh	r3, [r7, #12]
 800738c:	2be0      	cmp	r3, #224	; 0xe0
 800738e:	d904      	bls.n	800739a <tft_puts8x16+0x3e>
 8007390:	2300      	movs	r3, #0
 8007392:	81bb      	strh	r3, [r7, #12]
 8007394:	89fb      	ldrh	r3, [r7, #14]
 8007396:	3310      	adds	r3, #16
 8007398:	81fb      	strh	r3, [r7, #14]
        if(row>LCD_H-16){row=column=0;}
 800739a:	89fb      	ldrh	r3, [r7, #14]
 800739c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80073a0:	d903      	bls.n	80073aa <tft_puts8x16+0x4e>
 80073a2:	2300      	movs	r3, #0
 80073a4:	81bb      	strh	r3, [r7, #12]
 80073a6:	89bb      	ldrh	r3, [r7, #12]
 80073a8:	81fb      	strh	r3, [r7, #14]
        tft_putchar(column,row,*(string+i),TFT_STRING_MODE);
 80073aa:	7dfb      	ldrb	r3, [r7, #23]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	4413      	add	r3, r2
 80073b0:	f993 3000 	ldrsb.w	r3, [r3]
 80073b4:	b2da      	uxtb	r2, r3
 80073b6:	79fb      	ldrb	r3, [r7, #7]
 80073b8:	89f9      	ldrh	r1, [r7, #14]
 80073ba:	89b8      	ldrh	r0, [r7, #12]
 80073bc:	f000 fad0 	bl	8007960 <tft_putchar>
        column+=8;
 80073c0:	89bb      	ldrh	r3, [r7, #12]
 80073c2:	3308      	adds	r3, #8
 80073c4:	81bb      	strh	r3, [r7, #12]
        i++;
 80073c6:	7dfb      	ldrb	r3, [r7, #23]
 80073c8:	3301      	adds	r3, #1
 80073ca:	75fb      	strb	r3, [r7, #23]
	  while(*(string+i)!='\0')
 80073cc:	7dfb      	ldrb	r3, [r7, #23]
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	4413      	add	r3, r2
 80073d2:	f993 3000 	ldrsb.w	r3, [r3]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1d7      	bne.n	800738a <tft_puts8x16+0x2e>
    }  
	SPI_DISABLE;
 80073da:	2201      	movs	r2, #1
 80073dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80073e0:	4804      	ldr	r0, [pc, #16]	; (80073f4 <tft_puts8x16+0x98>)
 80073e2:	f7f9 fe0d 	bl	8001000 <HAL_GPIO_WritePin>
 80073e6:	2001      	movs	r0, #1
 80073e8:	f7f9 fb28 	bl	8000a3c <HAL_Delay>
}
 80073ec:	bf00      	nop
 80073ee:	3718      	adds	r7, #24
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	40020800 	.word	0x40020800

080073f8 <tft_puts14x24>:

void tft_puts14x24(uint16_t row,uint16_t column,int8_t *string,uint8_t TFT_STRING_MODE)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b086      	sub	sp, #24
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60ba      	str	r2, [r7, #8]
 8007400:	461a      	mov	r2, r3
 8007402:	4603      	mov	r3, r0
 8007404:	81fb      	strh	r3, [r7, #14]
 8007406:	460b      	mov	r3, r1
 8007408:	81bb      	strh	r3, [r7, #12]
 800740a:	4613      	mov	r3, r2
 800740c:	71fb      	strb	r3, [r7, #7]
	uint8_t i=0;
 800740e:	2300      	movs	r3, #0
 8007410:	75fb      	strb	r3, [r7, #23]
	SPI_ENABLE;
 8007412:	2200      	movs	r2, #0
 8007414:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007418:	4815      	ldr	r0, [pc, #84]	; (8007470 <tft_puts14x24+0x78>)
 800741a:	f7f9 fdf1 	bl	8001000 <HAL_GPIO_WritePin>
 800741e:	2001      	movs	r0, #1
 8007420:	f7f9 fb0c 	bl	8000a3c <HAL_Delay>
	  while(*(string+i)!='\0')
 8007424:	e010      	b.n	8007448 <tft_puts14x24+0x50>
    {       
		tft_putchar14x24(column,row,*(string+i),TFT_STRING_MODE);
 8007426:	7dfb      	ldrb	r3, [r7, #23]
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	4413      	add	r3, r2
 800742c:	f993 3000 	ldrsb.w	r3, [r3]
 8007430:	b2da      	uxtb	r2, r3
 8007432:	79fb      	ldrb	r3, [r7, #7]
 8007434:	89f9      	ldrh	r1, [r7, #14]
 8007436:	89b8      	ldrh	r0, [r7, #12]
 8007438:	f000 fbae 	bl	8007b98 <tft_putchar14x24>
        column+=14;
 800743c:	89bb      	ldrh	r3, [r7, #12]
 800743e:	330e      	adds	r3, #14
 8007440:	81bb      	strh	r3, [r7, #12]
        i++;
 8007442:	7dfb      	ldrb	r3, [r7, #23]
 8007444:	3301      	adds	r3, #1
 8007446:	75fb      	strb	r3, [r7, #23]
	  while(*(string+i)!='\0')
 8007448:	7dfb      	ldrb	r3, [r7, #23]
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	4413      	add	r3, r2
 800744e:	f993 3000 	ldrsb.w	r3, [r3]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1e7      	bne.n	8007426 <tft_puts14x24+0x2e>
    }  
	SPI_DISABLE;
 8007456:	2201      	movs	r2, #1
 8007458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800745c:	4804      	ldr	r0, [pc, #16]	; (8007470 <tft_puts14x24+0x78>)
 800745e:	f7f9 fdcf 	bl	8001000 <HAL_GPIO_WritePin>
 8007462:	2001      	movs	r0, #1
 8007464:	f7f9 faea 	bl	8000a3c <HAL_Delay>
}
 8007468:	bf00      	nop
 800746a:	3718      	adds	r7, #24
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	40020800 	.word	0x40020800

08007474 <tft_puts18x32>:


void tft_puts18x32(uint16_t row,uint16_t column,int8_t *string,uint8_t TFT_STRING_MODE)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b086      	sub	sp, #24
 8007478:	af00      	add	r7, sp, #0
 800747a:	60ba      	str	r2, [r7, #8]
 800747c:	461a      	mov	r2, r3
 800747e:	4603      	mov	r3, r0
 8007480:	81fb      	strh	r3, [r7, #14]
 8007482:	460b      	mov	r3, r1
 8007484:	81bb      	strh	r3, [r7, #12]
 8007486:	4613      	mov	r3, r2
 8007488:	71fb      	strb	r3, [r7, #7]
	uint8_t i=0;
 800748a:	2300      	movs	r3, #0
 800748c:	75fb      	strb	r3, [r7, #23]
	SPI_ENABLE;
 800748e:	2200      	movs	r2, #0
 8007490:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007494:	4815      	ldr	r0, [pc, #84]	; (80074ec <tft_puts18x32+0x78>)
 8007496:	f7f9 fdb3 	bl	8001000 <HAL_GPIO_WritePin>
 800749a:	2001      	movs	r0, #1
 800749c:	f7f9 face 	bl	8000a3c <HAL_Delay>
	  while(*(string+i)!='\0')
 80074a0:	e010      	b.n	80074c4 <tft_puts18x32+0x50>
    {       
				tft_putchar18x32(column,row,*(string+i),TFT_STRING_MODE);
 80074a2:	7dfb      	ldrb	r3, [r7, #23]
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	4413      	add	r3, r2
 80074a8:	f993 3000 	ldrsb.w	r3, [r3]
 80074ac:	b2da      	uxtb	r2, r3
 80074ae:	79fb      	ldrb	r3, [r7, #7]
 80074b0:	89f9      	ldrh	r1, [r7, #14]
 80074b2:	89b8      	ldrh	r0, [r7, #12]
 80074b4:	f000 fbf0 	bl	8007c98 <tft_putchar18x32>
        column+=18;
 80074b8:	89bb      	ldrh	r3, [r7, #12]
 80074ba:	3312      	adds	r3, #18
 80074bc:	81bb      	strh	r3, [r7, #12]
        i++;
 80074be:	7dfb      	ldrb	r3, [r7, #23]
 80074c0:	3301      	adds	r3, #1
 80074c2:	75fb      	strb	r3, [r7, #23]
	  while(*(string+i)!='\0')
 80074c4:	7dfb      	ldrb	r3, [r7, #23]
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	4413      	add	r3, r2
 80074ca:	f993 3000 	ldrsb.w	r3, [r3]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1e7      	bne.n	80074a2 <tft_puts18x32+0x2e>
    }  
	SPI_DISABLE;
 80074d2:	2201      	movs	r2, #1
 80074d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80074d8:	4804      	ldr	r0, [pc, #16]	; (80074ec <tft_puts18x32+0x78>)
 80074da:	f7f9 fd91 	bl	8001000 <HAL_GPIO_WritePin>
 80074de:	2001      	movs	r0, #1
 80074e0:	f7f9 faac 	bl	8000a3c <HAL_Delay>
}
 80074e4:	bf00      	nop
 80074e6:	3718      	adds	r7, #24
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	40020800 	.word	0x40020800

080074f0 <tft_puts26x48>:
void tft_puts26x48(uint16_t row,uint16_t column,int8_t *string,uint8_t TFT_STRING_MODE)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60ba      	str	r2, [r7, #8]
 80074f8:	461a      	mov	r2, r3
 80074fa:	4603      	mov	r3, r0
 80074fc:	81fb      	strh	r3, [r7, #14]
 80074fe:	460b      	mov	r3, r1
 8007500:	81bb      	strh	r3, [r7, #12]
 8007502:	4613      	mov	r3, r2
 8007504:	71fb      	strb	r3, [r7, #7]
	uint8_t i=0;
 8007506:	2300      	movs	r3, #0
 8007508:	75fb      	strb	r3, [r7, #23]
	SPI_ENABLE;
 800750a:	2200      	movs	r2, #0
 800750c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007510:	4815      	ldr	r0, [pc, #84]	; (8007568 <tft_puts26x48+0x78>)
 8007512:	f7f9 fd75 	bl	8001000 <HAL_GPIO_WritePin>
 8007516:	2001      	movs	r0, #1
 8007518:	f7f9 fa90 	bl	8000a3c <HAL_Delay>
	  while(*(string+i)!='\0')
 800751c:	e010      	b.n	8007540 <tft_puts26x48+0x50>
    {       
				tft_putchar26x48(column,row,*(string+i),TFT_STRING_MODE);
 800751e:	7dfb      	ldrb	r3, [r7, #23]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	4413      	add	r3, r2
 8007524:	f993 3000 	ldrsb.w	r3, [r3]
 8007528:	b2da      	uxtb	r2, r3
 800752a:	79fb      	ldrb	r3, [r7, #7]
 800752c:	89f9      	ldrh	r1, [r7, #14]
 800752e:	89b8      	ldrh	r0, [r7, #12]
 8007530:	f000 faaa 	bl	8007a88 <tft_putchar26x48>
        column+=26;
 8007534:	89bb      	ldrh	r3, [r7, #12]
 8007536:	331a      	adds	r3, #26
 8007538:	81bb      	strh	r3, [r7, #12]
        i++;
 800753a:	7dfb      	ldrb	r3, [r7, #23]
 800753c:	3301      	adds	r3, #1
 800753e:	75fb      	strb	r3, [r7, #23]
	  while(*(string+i)!='\0')
 8007540:	7dfb      	ldrb	r3, [r7, #23]
 8007542:	68ba      	ldr	r2, [r7, #8]
 8007544:	4413      	add	r3, r2
 8007546:	f993 3000 	ldrsb.w	r3, [r3]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1e7      	bne.n	800751e <tft_puts26x48+0x2e>
    }  
	SPI_DISABLE;
 800754e:	2201      	movs	r2, #1
 8007550:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007554:	4804      	ldr	r0, [pc, #16]	; (8007568 <tft_puts26x48+0x78>)
 8007556:	f7f9 fd53 	bl	8001000 <HAL_GPIO_WritePin>
 800755a:	2001      	movs	r0, #1
 800755c:	f7f9 fa6e 	bl	8000a3c <HAL_Delay>
}
 8007560:	bf00      	nop
 8007562:	3718      	adds	r7, #24
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	40020800 	.word	0x40020800

0800756c <tft_draw_circle>:
	tft_draw_line(row2,column2,row1,column2);
	SPI_DISABLE;
}

void tft_draw_circle(uint16_t row,uint16_t column,uint8_t radian)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	4603      	mov	r3, r0
 8007574:	80fb      	strh	r3, [r7, #6]
 8007576:	460b      	mov	r3, r1
 8007578:	80bb      	strh	r3, [r7, #4]
 800757a:	4613      	mov	r3, r2
 800757c:	70fb      	strb	r3, [r7, #3]
	int a,b;
	int di;
	a=0;b=radian;	  
 800757e:	2300      	movs	r3, #0
 8007580:	617b      	str	r3, [r7, #20]
 8007582:	78fb      	ldrb	r3, [r7, #3]
 8007584:	613b      	str	r3, [r7, #16]
	di=3-(radian<<1);
 8007586:	78fb      	ldrb	r3, [r7, #3]
 8007588:	005b      	lsls	r3, r3, #1
 800758a:	f1c3 0303 	rsb	r3, r3, #3
 800758e:	60fb      	str	r3, [r7, #12]
	SPI_ENABLE;
 8007590:	2200      	movs	r2, #0
 8007592:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007596:	4859      	ldr	r0, [pc, #356]	; (80076fc <tft_draw_circle+0x190>)
 8007598:	f7f9 fd32 	bl	8001000 <HAL_GPIO_WritePin>
 800759c:	2001      	movs	r0, #1
 800759e:	f7f9 fa4d 	bl	8000a3c <HAL_Delay>
	while(a<=b)
 80075a2:	e099      	b.n	80076d8 <tft_draw_circle+0x16c>
	{
		tft_draw_point(column-b,row-a);                     
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	88ba      	ldrh	r2, [r7, #4]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	b298      	uxth	r0, r3
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	88fa      	ldrh	r2, [r7, #6]
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	4619      	mov	r1, r3
 80075ba:	f000 f9b7 	bl	800792c <tft_draw_point>
		tft_draw_point(column+b,row-a);                       
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	88bb      	ldrh	r3, [r7, #4]
 80075c4:	4413      	add	r3, r2
 80075c6:	b298      	uxth	r0, r3
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	88fa      	ldrh	r2, [r7, #6]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	4619      	mov	r1, r3
 80075d4:	f000 f9aa 	bl	800792c <tft_draw_point>
		tft_draw_point(column-a,row+b);                 
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	b29b      	uxth	r3, r3
 80075dc:	88ba      	ldrh	r2, [r7, #4]
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	b298      	uxth	r0, r3
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	88fb      	ldrh	r3, [r7, #6]
 80075e8:	4413      	add	r3, r2
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	4619      	mov	r1, r3
 80075ee:	f000 f99d 	bl	800792c <tft_draw_point>
		tft_draw_point(column-b,row-a);                    
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	88ba      	ldrh	r2, [r7, #4]
 80075f8:	1ad3      	subs	r3, r2, r3
 80075fa:	b298      	uxth	r0, r3
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	b29b      	uxth	r3, r3
 8007600:	88fa      	ldrh	r2, [r7, #6]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	b29b      	uxth	r3, r3
 8007606:	4619      	mov	r1, r3
 8007608:	f000 f990 	bl	800792c <tft_draw_point>
		tft_draw_point(column-a,row-b);                       
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	b29b      	uxth	r3, r3
 8007610:	88ba      	ldrh	r2, [r7, #4]
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	b298      	uxth	r0, r3
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	b29b      	uxth	r3, r3
 800761a:	88fa      	ldrh	r2, [r7, #6]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	b29b      	uxth	r3, r3
 8007620:	4619      	mov	r1, r3
 8007622:	f000 f983 	bl	800792c <tft_draw_point>
		tft_draw_point(column+b,row+a);                        
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	b29a      	uxth	r2, r3
 800762a:	88bb      	ldrh	r3, [r7, #4]
 800762c:	4413      	add	r3, r2
 800762e:	b298      	uxth	r0, r3
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	b29a      	uxth	r2, r3
 8007634:	88fb      	ldrh	r3, [r7, #6]
 8007636:	4413      	add	r3, r2
 8007638:	b29b      	uxth	r3, r3
 800763a:	4619      	mov	r1, r3
 800763c:	f000 f976 	bl	800792c <tft_draw_point>
		tft_draw_point(column+a,row-b);             
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	b29a      	uxth	r2, r3
 8007644:	88bb      	ldrh	r3, [r7, #4]
 8007646:	4413      	add	r3, r2
 8007648:	b298      	uxth	r0, r3
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	b29b      	uxth	r3, r3
 800764e:	88fa      	ldrh	r2, [r7, #6]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	b29b      	uxth	r3, r3
 8007654:	4619      	mov	r1, r3
 8007656:	f000 f969 	bl	800792c <tft_draw_point>
		tft_draw_point(column+a,row+b);             
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	b29a      	uxth	r2, r3
 800765e:	88bb      	ldrh	r3, [r7, #4]
 8007660:	4413      	add	r3, r2
 8007662:	b298      	uxth	r0, r3
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	b29a      	uxth	r2, r3
 8007668:	88fb      	ldrh	r3, [r7, #6]
 800766a:	4413      	add	r3, r2
 800766c:	b29b      	uxth	r3, r3
 800766e:	4619      	mov	r1, r3
 8007670:	f000 f95c 	bl	800792c <tft_draw_point>
		tft_draw_point(column-b,row+a);             
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	b29b      	uxth	r3, r3
 8007678:	88ba      	ldrh	r2, [r7, #4]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	b298      	uxth	r0, r3
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	b29a      	uxth	r2, r3
 8007682:	88fb      	ldrh	r3, [r7, #6]
 8007684:	4413      	add	r3, r2
 8007686:	b29b      	uxth	r3, r3
 8007688:	4619      	mov	r1, r3
 800768a:	f000 f94f 	bl	800792c <tft_draw_point>
		a++;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	3301      	adds	r3, #1
 8007692:	617b      	str	r3, [r7, #20]
		    
		if(di<0)di +=4*a+6;	  
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2b00      	cmp	r3, #0
 8007698:	da06      	bge.n	80076a8 <tft_draw_circle+0x13c>
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	3306      	adds	r3, #6
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	4413      	add	r3, r2
 80076a4:	60fb      	str	r3, [r7, #12]
 80076a6:	e00a      	b.n	80076be <tft_draw_circle+0x152>
		else
		{
			di+=10+4*(a-b);   
 80076a8:	697a      	ldr	r2, [r7, #20]
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	330a      	adds	r3, #10
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	4413      	add	r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]
			b--;
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	613b      	str	r3, [r7, #16]
		} 
		tft_draw_point(column+a,row+b);
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	88bb      	ldrh	r3, [r7, #4]
 80076c4:	4413      	add	r3, r2
 80076c6:	b298      	uxth	r0, r3
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	88fb      	ldrh	r3, [r7, #6]
 80076ce:	4413      	add	r3, r2
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	4619      	mov	r1, r3
 80076d4:	f000 f92a 	bl	800792c <tft_draw_point>
	while(a<=b)
 80076d8:	697a      	ldr	r2, [r7, #20]
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	429a      	cmp	r2, r3
 80076de:	f77f af61 	ble.w	80075a4 <tft_draw_circle+0x38>
	}
	SPI_DISABLE;
 80076e2:	2201      	movs	r2, #1
 80076e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80076e8:	4804      	ldr	r0, [pc, #16]	; (80076fc <tft_draw_circle+0x190>)
 80076ea:	f7f9 fc89 	bl	8001000 <HAL_GPIO_WritePin>
 80076ee:	2001      	movs	r0, #1
 80076f0:	f7f9 f9a4 	bl	8000a3c <HAL_Delay>
}
 80076f4:	bf00      	nop
 80076f6:	3718      	adds	r7, #24
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}
 80076fc:	40020800 	.word	0x40020800

08007700 <tft_fill>:

void tft_fill(uint16_t row1,uint16_t column1,uint16_t row2,uint16_t column2,uint16_t color)
{
 8007700:	b590      	push	{r4, r7, lr}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	4604      	mov	r4, r0
 8007708:	4608      	mov	r0, r1
 800770a:	4611      	mov	r1, r2
 800770c:	461a      	mov	r2, r3
 800770e:	4623      	mov	r3, r4
 8007710:	80fb      	strh	r3, [r7, #6]
 8007712:	4603      	mov	r3, r0
 8007714:	80bb      	strh	r3, [r7, #4]
 8007716:	460b      	mov	r3, r1
 8007718:	807b      	strh	r3, [r7, #2]
 800771a:	4613      	mov	r3, r2
 800771c:	803b      	strh	r3, [r7, #0]
	uint16_t i,j; 
	SPI_ENABLE;
 800771e:	2200      	movs	r2, #0
 8007720:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007724:	4818      	ldr	r0, [pc, #96]	; (8007788 <tft_fill+0x88>)
 8007726:	f7f9 fc6b 	bl	8001000 <HAL_GPIO_WritePin>
 800772a:	2001      	movs	r0, #1
 800772c:	f7f9 f986 	bl	8000a3c <HAL_Delay>
	tft_add_set(column1,row1,column2,row2);   
 8007730:	887b      	ldrh	r3, [r7, #2]
 8007732:	883a      	ldrh	r2, [r7, #0]
 8007734:	88f9      	ldrh	r1, [r7, #6]
 8007736:	88b8      	ldrh	r0, [r7, #4]
 8007738:	f000 f8c8 	bl	80078cc <tft_add_set>
	for(i=row1;i<=row2;i++)
 800773c:	88fb      	ldrh	r3, [r7, #6]
 800773e:	81fb      	strh	r3, [r7, #14]
 8007740:	e010      	b.n	8007764 <tft_fill+0x64>
	{													   	 	
		for(j=column1;j<=column2;j++)
 8007742:	88bb      	ldrh	r3, [r7, #4]
 8007744:	81bb      	strh	r3, [r7, #12]
 8007746:	e006      	b.n	8007756 <tft_fill+0x56>
		{
			tft_write_data(color);
 8007748:	8c3b      	ldrh	r3, [r7, #32]
 800774a:	4618      	mov	r0, r3
 800774c:	f000 f880 	bl	8007850 <tft_write_data>
		for(j=column1;j<=column2;j++)
 8007750:	89bb      	ldrh	r3, [r7, #12]
 8007752:	3301      	adds	r3, #1
 8007754:	81bb      	strh	r3, [r7, #12]
 8007756:	89ba      	ldrh	r2, [r7, #12]
 8007758:	883b      	ldrh	r3, [r7, #0]
 800775a:	429a      	cmp	r2, r3
 800775c:	d9f4      	bls.n	8007748 <tft_fill+0x48>
	for(i=row1;i<=row2;i++)
 800775e:	89fb      	ldrh	r3, [r7, #14]
 8007760:	3301      	adds	r3, #1
 8007762:	81fb      	strh	r3, [r7, #14]
 8007764:	89fa      	ldrh	r2, [r7, #14]
 8007766:	887b      	ldrh	r3, [r7, #2]
 8007768:	429a      	cmp	r2, r3
 800776a:	d9ea      	bls.n	8007742 <tft_fill+0x42>
		}
	} 	
	SPI_DISABLE;
 800776c:	2201      	movs	r2, #1
 800776e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007772:	4805      	ldr	r0, [pc, #20]	; (8007788 <tft_fill+0x88>)
 8007774:	f7f9 fc44 	bl	8001000 <HAL_GPIO_WritePin>
 8007778:	2001      	movs	r0, #1
 800777a:	f7f9 f95f 	bl	8000a3c <HAL_Delay>
}
 800777e:	bf00      	nop
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	bd90      	pop	{r4, r7, pc}
 8007786:	bf00      	nop
 8007788:	40020800 	.word	0x40020800

0800778c <tft_puts_image>:
	}
	SPI_DISABLE;
}

void tft_puts_image(const unsigned char* image_arr)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint16_t temp;
	uint8_t high_byte,low_byte;
	
	SPI_ENABLE;
 8007794:	2200      	movs	r2, #0
 8007796:	f44f 7100 	mov.w	r1, #512	; 0x200
 800779a:	481e      	ldr	r0, [pc, #120]	; (8007814 <tft_puts_image+0x88>)
 800779c:	f7f9 fc30 	bl	8001000 <HAL_GPIO_WritePin>
 80077a0:	2001      	movs	r0, #1
 80077a2:	f7f9 f94b 	bl	8000a3c <HAL_Delay>
	tft_add_set(0,0,240-1,320-1);
 80077a6:	f240 133f 	movw	r3, #319	; 0x13f
 80077aa:	22ef      	movs	r2, #239	; 0xef
 80077ac:	2100      	movs	r1, #0
 80077ae:	2000      	movs	r0, #0
 80077b0:	f000 f88c 	bl	80078cc <tft_add_set>

	for(i=0;i<(240*320);i++)
 80077b4:	2300      	movs	r3, #0
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	e01b      	b.n	80077f2 <tft_puts_image+0x66>
	{ 
		low_byte=*(image_arr+i*2);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	4413      	add	r3, r2
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	72fb      	strb	r3, [r7, #11]
		high_byte=*(image_arr+i*2+1);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	005b      	lsls	r3, r3, #1
 80077ca:	3301      	adds	r3, #1
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	4413      	add	r3, r2
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	72bb      	strb	r3, [r7, #10]
		temp=((high_byte)<<8|(low_byte));
 80077d4:	7abb      	ldrb	r3, [r7, #10]
 80077d6:	021b      	lsls	r3, r3, #8
 80077d8:	b21a      	sxth	r2, r3
 80077da:	7afb      	ldrb	r3, [r7, #11]
 80077dc:	b21b      	sxth	r3, r3
 80077de:	4313      	orrs	r3, r2
 80077e0:	b21b      	sxth	r3, r3
 80077e2:	813b      	strh	r3, [r7, #8]
		tft_write_data(temp);
 80077e4:	893b      	ldrh	r3, [r7, #8]
 80077e6:	4618      	mov	r0, r3
 80077e8:	f000 f832 	bl	8007850 <tft_write_data>
	for(i=0;i<(240*320);i++)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	3301      	adds	r3, #1
 80077f0:	60fb      	str	r3, [r7, #12]
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 80077f8:	d3df      	bcc.n	80077ba <tft_puts_image+0x2e>
	}	
	
	SPI_DISABLE;
 80077fa:	2201      	movs	r2, #1
 80077fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007800:	4804      	ldr	r0, [pc, #16]	; (8007814 <tft_puts_image+0x88>)
 8007802:	f7f9 fbfd 	bl	8001000 <HAL_GPIO_WritePin>
 8007806:	2001      	movs	r0, #1
 8007808:	f7f9 f918 	bl	8000a3c <HAL_Delay>
}
 800780c:	bf00      	nop
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	40020800 	.word	0x40020800

08007818 <tft_write_data_8bit>:
/********************************************************************************************************************************/
/********************************************************************************************************************************/
/********************************************************************************************************************************/

void tft_write_data_8bit(uint8_t data)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	4603      	mov	r3, r0
 8007820:	71fb      	strb	r3, [r7, #7]
	uint8_t send_data =data;
 8007822:	79fb      	ldrb	r3, [r7, #7]
 8007824:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(DC_PORT,DC_PIN,GPIO_PIN_SET);
 8007826:	2201      	movs	r2, #1
 8007828:	2180      	movs	r1, #128	; 0x80
 800782a:	4807      	ldr	r0, [pc, #28]	; (8007848 <tft_write_data_8bit+0x30>)
 800782c:	f7f9 fbe8 	bl	8001000 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&SPI_HANDLE_TYPE_DEF,&send_data,1,500);
 8007830:	f107 010f 	add.w	r1, r7, #15
 8007834:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007838:	2201      	movs	r2, #1
 800783a:	4804      	ldr	r0, [pc, #16]	; (800784c <tft_write_data_8bit+0x34>)
 800783c:	f7fa ffbe 	bl	80027bc <HAL_SPI_Transmit>
}
 8007840:	bf00      	nop
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	40020800 	.word	0x40020800
 800784c:	2000014c 	.word	0x2000014c

08007850 <tft_write_data>:

void tft_write_data(uint16_t data)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	4603      	mov	r3, r0
 8007858:	80fb      	strh	r3, [r7, #6]
	uint8_t send_data[2];
	send_data[0]=data >> 8;
 800785a:	88fb      	ldrh	r3, [r7, #6]
 800785c:	0a1b      	lsrs	r3, r3, #8
 800785e:	b29b      	uxth	r3, r3
 8007860:	b2db      	uxtb	r3, r3
 8007862:	733b      	strb	r3, [r7, #12]
	send_data[1]=data & 0x00ff;
 8007864:	88fb      	ldrh	r3, [r7, #6]
 8007866:	b2db      	uxtb	r3, r3
 8007868:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(DC_PORT,DC_PIN,GPIO_PIN_SET);
 800786a:	2201      	movs	r2, #1
 800786c:	2180      	movs	r1, #128	; 0x80
 800786e:	4807      	ldr	r0, [pc, #28]	; (800788c <tft_write_data+0x3c>)
 8007870:	f7f9 fbc6 	bl	8001000 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&SPI_HANDLE_TYPE_DEF,send_data,2,500);
 8007874:	f107 010c 	add.w	r1, r7, #12
 8007878:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800787c:	2202      	movs	r2, #2
 800787e:	4804      	ldr	r0, [pc, #16]	; (8007890 <tft_write_data+0x40>)
 8007880:	f7fa ff9c 	bl	80027bc <HAL_SPI_Transmit>
}
 8007884:	bf00      	nop
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	40020800 	.word	0x40020800
 8007890:	2000014c 	.word	0x2000014c

08007894 <tft_write_register>:

void tft_write_register(int8_t data)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	4603      	mov	r3, r0
 800789c:	71fb      	strb	r3, [r7, #7]
	uint8_t register_value=data;
 800789e:	79fb      	ldrb	r3, [r7, #7]
 80078a0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(DC_PORT,DC_PIN,GPIO_PIN_RESET);
 80078a2:	2200      	movs	r2, #0
 80078a4:	2180      	movs	r1, #128	; 0x80
 80078a6:	4807      	ldr	r0, [pc, #28]	; (80078c4 <tft_write_register+0x30>)
 80078a8:	f7f9 fbaa 	bl	8001000 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&SPI_HANDLE_TYPE_DEF,&register_value,1,500);
 80078ac:	f107 010f 	add.w	r1, r7, #15
 80078b0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80078b4:	2201      	movs	r2, #1
 80078b6:	4804      	ldr	r0, [pc, #16]	; (80078c8 <tft_write_register+0x34>)
 80078b8:	f7fa ff80 	bl	80027bc <HAL_SPI_Transmit>
}
 80078bc:	bf00      	nop
 80078be:	3710      	adds	r7, #16
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	40020800 	.word	0x40020800
 80078c8:	2000014c 	.word	0x2000014c

080078cc <tft_add_set>:


void tft_add_set(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80078cc:	b590      	push	{r4, r7, lr}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	4604      	mov	r4, r0
 80078d4:	4608      	mov	r0, r1
 80078d6:	4611      	mov	r1, r2
 80078d8:	461a      	mov	r2, r3
 80078da:	4623      	mov	r3, r4
 80078dc:	80fb      	strh	r3, [r7, #6]
 80078de:	4603      	mov	r3, r0
 80078e0:	80bb      	strh	r3, [r7, #4]
 80078e2:	460b      	mov	r3, r1
 80078e4:	807b      	strh	r3, [r7, #2]
 80078e6:	4613      	mov	r3, r2
 80078e8:	803b      	strh	r3, [r7, #0]
   tft_write_register(0x2a);
 80078ea:	202a      	movs	r0, #42	; 0x2a
 80078ec:	f7ff ffd2 	bl	8007894 <tft_write_register>
   tft_write_data(x1);
 80078f0:	88fb      	ldrh	r3, [r7, #6]
 80078f2:	4618      	mov	r0, r3
 80078f4:	f7ff ffac 	bl	8007850 <tft_write_data>
   tft_write_data(x2);
 80078f8:	887b      	ldrh	r3, [r7, #2]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff ffa8 	bl	8007850 <tft_write_data>
  
   tft_write_register(0x2b);
 8007900:	202b      	movs	r0, #43	; 0x2b
 8007902:	f7ff ffc7 	bl	8007894 <tft_write_register>
   tft_write_data(y1);
 8007906:	88bb      	ldrh	r3, [r7, #4]
 8007908:	4618      	mov	r0, r3
 800790a:	f7ff ffa1 	bl	8007850 <tft_write_data>
   tft_write_data(y2);
 800790e:	883b      	ldrh	r3, [r7, #0]
 8007910:	4618      	mov	r0, r3
 8007912:	f7ff ff9d 	bl	8007850 <tft_write_data>

   tft_write_register(0x2C);
 8007916:	202c      	movs	r0, #44	; 0x2c
 8007918:	f7ff ffbc 	bl	8007894 <tft_write_register>
   tft_write_register(0X3C);
 800791c:	203c      	movs	r0, #60	; 0x3c
 800791e:	f7ff ffb9 	bl	8007894 <tft_write_register>
}
 8007922:	bf00      	nop
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	bd90      	pop	{r4, r7, pc}
	...

0800792c <tft_draw_point>:

void tft_draw_point(uint16_t x,uint16_t y)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	4603      	mov	r3, r0
 8007934:	460a      	mov	r2, r1
 8007936:	80fb      	strh	r3, [r7, #6]
 8007938:	4613      	mov	r3, r2
 800793a:	80bb      	strh	r3, [r7, #4]
	tft_add_set(x,y,x,y);
 800793c:	88bb      	ldrh	r3, [r7, #4]
 800793e:	88fa      	ldrh	r2, [r7, #6]
 8007940:	88b9      	ldrh	r1, [r7, #4]
 8007942:	88f8      	ldrh	r0, [r7, #6]
 8007944:	f7ff ffc2 	bl	80078cc <tft_add_set>
	tft_write_data(POINT_COLOR); 	
 8007948:	4b04      	ldr	r3, [pc, #16]	; (800795c <tft_draw_point+0x30>)
 800794a:	881b      	ldrh	r3, [r3, #0]
 800794c:	4618      	mov	r0, r3
 800794e:	f7ff ff7f 	bl	8007850 <tft_write_data>
}
 8007952:	bf00      	nop
 8007954:	3708      	adds	r7, #8
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	2000085a 	.word	0x2000085a

08007960 <tft_putchar>:
		tft_fill(x-1,y-1,x+1,y+1,POINT_COLOR);
}


void tft_putchar(uint16_t x,uint16_t y,uint8_t num,uint8_t mode)
{
 8007960:	b590      	push	{r4, r7, lr}
 8007962:	b085      	sub	sp, #20
 8007964:	af00      	add	r7, sp, #0
 8007966:	4604      	mov	r4, r0
 8007968:	4608      	mov	r0, r1
 800796a:	4611      	mov	r1, r2
 800796c:	461a      	mov	r2, r3
 800796e:	4623      	mov	r3, r4
 8007970:	80fb      	strh	r3, [r7, #6]
 8007972:	4603      	mov	r3, r0
 8007974:	80bb      	strh	r3, [r7, #4]
 8007976:	460b      	mov	r3, r1
 8007978:	70fb      	strb	r3, [r7, #3]
 800797a:	4613      	mov	r3, r2
 800797c:	70bb      	strb	r3, [r7, #2]
	uint8_t temp;
  uint8_t pos,t;
	//uint16_t x0=x;
	uint16_t colortemp=POINT_COLOR;      
 800797e:	4b3f      	ldr	r3, [pc, #252]	; (8007a7c <tft_putchar+0x11c>)
 8007980:	881b      	ldrh	r3, [r3, #0]
 8007982:	817b      	strh	r3, [r7, #10]
  if(x>LCD_W-16||y>LCD_H-16)return;	    		   
 8007984:	88fb      	ldrh	r3, [r7, #6]
 8007986:	2be0      	cmp	r3, #224	; 0xe0
 8007988:	d874      	bhi.n	8007a74 <tft_putchar+0x114>
 800798a:	88bb      	ldrh	r3, [r7, #4]
 800798c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8007990:	d870      	bhi.n	8007a74 <tft_putchar+0x114>
	num=num-' ';
 8007992:	78fb      	ldrb	r3, [r7, #3]
 8007994:	3b20      	subs	r3, #32
 8007996:	70fb      	strb	r3, [r7, #3]
	
	tft_add_set(x,y,x+8-1,y+16-1);      
 8007998:	88fb      	ldrh	r3, [r7, #6]
 800799a:	3307      	adds	r3, #7
 800799c:	b29a      	uxth	r2, r3
 800799e:	88bb      	ldrh	r3, [r7, #4]
 80079a0:	330f      	adds	r3, #15
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	88b9      	ldrh	r1, [r7, #4]
 80079a6:	88f8      	ldrh	r0, [r7, #6]
 80079a8:	f7ff ff90 	bl	80078cc <tft_add_set>
	if(!mode) 
 80079ac:	78bb      	ldrb	r3, [r7, #2]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d12e      	bne.n	8007a10 <tft_putchar+0xb0>
	{
		for(pos=0;pos<16;pos++)
 80079b2:	2300      	movs	r3, #0
 80079b4:	73bb      	strb	r3, [r7, #14]
 80079b6:	e027      	b.n	8007a08 <tft_putchar+0xa8>
		{ 
			temp=asc2_1608[(uint16_t)num*16+pos];		 
 80079b8:	78fb      	ldrb	r3, [r7, #3]
 80079ba:	011a      	lsls	r2, r3, #4
 80079bc:	7bbb      	ldrb	r3, [r7, #14]
 80079be:	4413      	add	r3, r2
 80079c0:	4a2f      	ldr	r2, [pc, #188]	; (8007a80 <tft_putchar+0x120>)
 80079c2:	5cd3      	ldrb	r3, [r2, r3]
 80079c4:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<8;t++)
 80079c6:	2300      	movs	r3, #0
 80079c8:	737b      	strb	r3, [r7, #13]
 80079ca:	e017      	b.n	80079fc <tft_putchar+0x9c>
		  {                 
		        if(temp&0x01)POINT_COLOR=colortemp;
 80079cc:	7bfb      	ldrb	r3, [r7, #15]
 80079ce:	f003 0301 	and.w	r3, r3, #1
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d003      	beq.n	80079de <tft_putchar+0x7e>
 80079d6:	4a29      	ldr	r2, [pc, #164]	; (8007a7c <tft_putchar+0x11c>)
 80079d8:	897b      	ldrh	r3, [r7, #10]
 80079da:	8013      	strh	r3, [r2, #0]
 80079dc:	e003      	b.n	80079e6 <tft_putchar+0x86>
						else POINT_COLOR=BACK_COLOR;
 80079de:	4b29      	ldr	r3, [pc, #164]	; (8007a84 <tft_putchar+0x124>)
 80079e0:	881a      	ldrh	r2, [r3, #0]
 80079e2:	4b26      	ldr	r3, [pc, #152]	; (8007a7c <tft_putchar+0x11c>)
 80079e4:	801a      	strh	r2, [r3, #0]
						tft_write_data(POINT_COLOR);	
 80079e6:	4b25      	ldr	r3, [pc, #148]	; (8007a7c <tft_putchar+0x11c>)
 80079e8:	881b      	ldrh	r3, [r3, #0]
 80079ea:	4618      	mov	r0, r3
 80079ec:	f7ff ff30 	bl	8007850 <tft_write_data>
						temp>>=1; 
 80079f0:	7bfb      	ldrb	r3, [r7, #15]
 80079f2:	085b      	lsrs	r3, r3, #1
 80079f4:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<8;t++)
 80079f6:	7b7b      	ldrb	r3, [r7, #13]
 80079f8:	3301      	adds	r3, #1
 80079fa:	737b      	strb	r3, [r7, #13]
 80079fc:	7b7b      	ldrb	r3, [r7, #13]
 80079fe:	2b07      	cmp	r3, #7
 8007a00:	d9e4      	bls.n	80079cc <tft_putchar+0x6c>
		for(pos=0;pos<16;pos++)
 8007a02:	7bbb      	ldrb	r3, [r7, #14]
 8007a04:	3301      	adds	r3, #1
 8007a06:	73bb      	strb	r3, [r7, #14]
 8007a08:	7bbb      	ldrb	r3, [r7, #14]
 8007a0a:	2b0f      	cmp	r3, #15
 8007a0c:	d9d4      	bls.n	80079b8 <tft_putchar+0x58>
 8007a0e:	e02d      	b.n	8007a6c <tft_putchar+0x10c>
		  }
		}	
	}
	else
	{
		for(pos=0;pos<16;pos++)
 8007a10:	2300      	movs	r3, #0
 8007a12:	73bb      	strb	r3, [r7, #14]
 8007a14:	e027      	b.n	8007a66 <tft_putchar+0x106>
		{
		    temp=asc2_1608[(uint16_t)num*16+pos];		 
 8007a16:	78fb      	ldrb	r3, [r7, #3]
 8007a18:	011a      	lsls	r2, r3, #4
 8007a1a:	7bbb      	ldrb	r3, [r7, #14]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	4a18      	ldr	r2, [pc, #96]	; (8007a80 <tft_putchar+0x120>)
 8007a20:	5cd3      	ldrb	r3, [r2, r3]
 8007a22:	73fb      	strb	r3, [r7, #15]
				for(t=0;t<8;t++)
 8007a24:	2300      	movs	r3, #0
 8007a26:	737b      	strb	r3, [r7, #13]
 8007a28:	e017      	b.n	8007a5a <tft_putchar+0xfa>
		    {                 
		        if(temp&0x01)tft_draw_point(x+t,y+pos);
 8007a2a:	7bfb      	ldrb	r3, [r7, #15]
 8007a2c:	f003 0301 	and.w	r3, r3, #1
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00c      	beq.n	8007a4e <tft_putchar+0xee>
 8007a34:	7b7b      	ldrb	r3, [r7, #13]
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	88fb      	ldrh	r3, [r7, #6]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	b298      	uxth	r0, r3
 8007a3e:	7bbb      	ldrb	r3, [r7, #14]
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	88bb      	ldrh	r3, [r7, #4]
 8007a44:	4413      	add	r3, r2
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	4619      	mov	r1, r3
 8007a4a:	f7ff ff6f 	bl	800792c <tft_draw_point>
		        temp>>=1; 
 8007a4e:	7bfb      	ldrb	r3, [r7, #15]
 8007a50:	085b      	lsrs	r3, r3, #1
 8007a52:	73fb      	strb	r3, [r7, #15]
				for(t=0;t<8;t++)
 8007a54:	7b7b      	ldrb	r3, [r7, #13]
 8007a56:	3301      	adds	r3, #1
 8007a58:	737b      	strb	r3, [r7, #13]
 8007a5a:	7b7b      	ldrb	r3, [r7, #13]
 8007a5c:	2b07      	cmp	r3, #7
 8007a5e:	d9e4      	bls.n	8007a2a <tft_putchar+0xca>
		for(pos=0;pos<16;pos++)
 8007a60:	7bbb      	ldrb	r3, [r7, #14]
 8007a62:	3301      	adds	r3, #1
 8007a64:	73bb      	strb	r3, [r7, #14]
 8007a66:	7bbb      	ldrb	r3, [r7, #14]
 8007a68:	2b0f      	cmp	r3, #15
 8007a6a:	d9d4      	bls.n	8007a16 <tft_putchar+0xb6>
		    }
		}
	}
	POINT_COLOR=colortemp;	
 8007a6c:	4a03      	ldr	r2, [pc, #12]	; (8007a7c <tft_putchar+0x11c>)
 8007a6e:	897b      	ldrh	r3, [r7, #10]
 8007a70:	8013      	strh	r3, [r2, #0]
 8007a72:	e000      	b.n	8007a76 <tft_putchar+0x116>
  if(x>LCD_W-16||y>LCD_H-16)return;	    		   
 8007a74:	bf00      	nop
}
 8007a76:	3714      	adds	r7, #20
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd90      	pop	{r4, r7, pc}
 8007a7c:	2000085a 	.word	0x2000085a
 8007a80:	0802e1b4 	.word	0x0802e1b4
 8007a84:	20000858 	.word	0x20000858

08007a88 <tft_putchar26x48>:

//x is column
//y is row
void tft_putchar26x48(uint16_t x,uint16_t y,uint8_t data,uint8_t mode)
{
 8007a88:	b590      	push	{r4, r7, lr}
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	4604      	mov	r4, r0
 8007a90:	4608      	mov	r0, r1
 8007a92:	4611      	mov	r1, r2
 8007a94:	461a      	mov	r2, r3
 8007a96:	4623      	mov	r3, r4
 8007a98:	80fb      	strh	r3, [r7, #6]
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	80bb      	strh	r3, [r7, #4]
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	70fb      	strb	r3, [r7, #3]
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	70bb      	strb	r3, [r7, #2]
	if((x>LCD_H-48)||(y>LCD_W-26)) return;
 8007aa6:	88fb      	ldrh	r3, [r7, #6]
 8007aa8:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8007aac:	d86a      	bhi.n	8007b84 <tft_putchar26x48+0xfc>
 8007aae:	88bb      	ldrh	r3, [r7, #4]
 8007ab0:	2bd6      	cmp	r3, #214	; 0xd6
 8007ab2:	d867      	bhi.n	8007b84 <tft_putchar26x48+0xfc>
	uint8_t i,j,k,temp;
	
	tft_add_set(x,y,x+26-1,y+48-1); 
 8007ab4:	88fb      	ldrh	r3, [r7, #6]
 8007ab6:	3319      	adds	r3, #25
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	88bb      	ldrh	r3, [r7, #4]
 8007abc:	332f      	adds	r3, #47	; 0x2f
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	88b9      	ldrh	r1, [r7, #4]
 8007ac2:	88f8      	ldrh	r0, [r7, #6]
 8007ac4:	f7ff ff02 	bl	80078cc <tft_add_set>
	
	for(i=0;i<48/8;i++)
 8007ac8:	2300      	movs	r3, #0
 8007aca:	73fb      	strb	r3, [r7, #15]
 8007acc:	e056      	b.n	8007b7c <tft_putchar26x48+0xf4>
	{
		for(j=0;j<8;j++)
 8007ace:	2300      	movs	r3, #0
 8007ad0:	73bb      	strb	r3, [r7, #14]
 8007ad2:	e04d      	b.n	8007b70 <tft_putchar26x48+0xe8>
		{
			for(k=0;k<26;k++)
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	737b      	strb	r3, [r7, #13]
 8007ad8:	e044      	b.n	8007b64 <tft_putchar26x48+0xdc>
			{
				temp=Consolas26x48[(data-' ')*(48/8)*26+k*(48/8)+i];
 8007ada:	78fb      	ldrb	r3, [r7, #3]
 8007adc:	3b20      	subs	r3, #32
 8007ade:	229c      	movs	r2, #156	; 0x9c
 8007ae0:	fb02 f103 	mul.w	r1, r2, r3
 8007ae4:	7b7a      	ldrb	r2, [r7, #13]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	005b      	lsls	r3, r3, #1
 8007aea:	4413      	add	r3, r2
 8007aec:	005b      	lsls	r3, r3, #1
 8007aee:	18ca      	adds	r2, r1, r3
 8007af0:	7bfb      	ldrb	r3, [r7, #15]
 8007af2:	4413      	add	r3, r2
 8007af4:	4a25      	ldr	r2, [pc, #148]	; (8007b8c <tft_putchar26x48+0x104>)
 8007af6:	5cd3      	ldrb	r3, [r2, r3]
 8007af8:	733b      	strb	r3, [r7, #12]
				if(mode==TFT_STRING_MODE_BACKGROUND)
 8007afa:	78bb      	ldrb	r3, [r7, #2]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d113      	bne.n	8007b28 <tft_putchar26x48+0xa0>
				{
					if(temp&(0x01<<j))
 8007b00:	7b3a      	ldrb	r2, [r7, #12]
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	fa42 f303 	asr.w	r3, r2, r3
 8007b08:	f003 0301 	and.w	r3, r3, #1
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d005      	beq.n	8007b1c <tft_putchar26x48+0x94>
					{
						tft_write_data(POINT_COLOR);
 8007b10:	4b1f      	ldr	r3, [pc, #124]	; (8007b90 <tft_putchar26x48+0x108>)
 8007b12:	881b      	ldrh	r3, [r3, #0]
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7ff fe9b 	bl	8007850 <tft_write_data>
 8007b1a:	e020      	b.n	8007b5e <tft_putchar26x48+0xd6>
					}
					else
					{
						tft_write_data(BACK_COLOR);
 8007b1c:	4b1d      	ldr	r3, [pc, #116]	; (8007b94 <tft_putchar26x48+0x10c>)
 8007b1e:	881b      	ldrh	r3, [r3, #0]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7ff fe95 	bl	8007850 <tft_write_data>
 8007b26:	e01a      	b.n	8007b5e <tft_putchar26x48+0xd6>
					}
				}
				else
				{
					if(temp&(0x01<<j))
 8007b28:	7b3a      	ldrb	r2, [r7, #12]
 8007b2a:	7bbb      	ldrb	r3, [r7, #14]
 8007b2c:	fa42 f303 	asr.w	r3, r2, r3
 8007b30:	f003 0301 	and.w	r3, r3, #1
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d012      	beq.n	8007b5e <tft_putchar26x48+0xd6>
					{
						tft_draw_point(x+k,y+(8*i+j));
 8007b38:	7b7b      	ldrb	r3, [r7, #13]
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	88fb      	ldrh	r3, [r7, #6]
 8007b3e:	4413      	add	r3, r2
 8007b40:	b298      	uxth	r0, r3
 8007b42:	7bfb      	ldrb	r3, [r7, #15]
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	00db      	lsls	r3, r3, #3
 8007b48:	b29a      	uxth	r2, r3
 8007b4a:	7bbb      	ldrb	r3, [r7, #14]
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	4413      	add	r3, r2
 8007b50:	b29a      	uxth	r2, r3
 8007b52:	88bb      	ldrh	r3, [r7, #4]
 8007b54:	4413      	add	r3, r2
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	4619      	mov	r1, r3
 8007b5a:	f7ff fee7 	bl	800792c <tft_draw_point>
			for(k=0;k<26;k++)
 8007b5e:	7b7b      	ldrb	r3, [r7, #13]
 8007b60:	3301      	adds	r3, #1
 8007b62:	737b      	strb	r3, [r7, #13]
 8007b64:	7b7b      	ldrb	r3, [r7, #13]
 8007b66:	2b19      	cmp	r3, #25
 8007b68:	d9b7      	bls.n	8007ada <tft_putchar26x48+0x52>
		for(j=0;j<8;j++)
 8007b6a:	7bbb      	ldrb	r3, [r7, #14]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	73bb      	strb	r3, [r7, #14]
 8007b70:	7bbb      	ldrb	r3, [r7, #14]
 8007b72:	2b07      	cmp	r3, #7
 8007b74:	d9ae      	bls.n	8007ad4 <tft_putchar26x48+0x4c>
	for(i=0;i<48/8;i++)
 8007b76:	7bfb      	ldrb	r3, [r7, #15]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	73fb      	strb	r3, [r7, #15]
 8007b7c:	7bfb      	ldrb	r3, [r7, #15]
 8007b7e:	2b05      	cmp	r3, #5
 8007b80:	d9a5      	bls.n	8007ace <tft_putchar26x48+0x46>
 8007b82:	e000      	b.n	8007b86 <tft_putchar26x48+0xfe>
	if((x>LCD_H-48)||(y>LCD_W-26)) return;
 8007b84:	bf00      	nop
					}
				}
			}
		}
	}
}
 8007b86:	3714      	adds	r7, #20
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd90      	pop	{r4, r7, pc}
 8007b8c:	08031264 	.word	0x08031264
 8007b90:	2000085a 	.word	0x2000085a
 8007b94:	20000858 	.word	0x20000858

08007b98 <tft_putchar14x24>:



void tft_putchar14x24(uint16_t x,uint16_t y,uint8_t data,uint8_t mode)
{
 8007b98:	b590      	push	{r4, r7, lr}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	4608      	mov	r0, r1
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	4623      	mov	r3, r4
 8007ba8:	80fb      	strh	r3, [r7, #6]
 8007baa:	4603      	mov	r3, r0
 8007bac:	80bb      	strh	r3, [r7, #4]
 8007bae:	460b      	mov	r3, r1
 8007bb0:	70fb      	strb	r3, [r7, #3]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	70bb      	strb	r3, [r7, #2]
	//if((x>LCD_H-24)||(y>LCD_W-14)) return;
	uint8_t i,j,k,temp;

	tft_add_set(x,y,x+14-1,y+24-1); 
 8007bb6:	88fb      	ldrh	r3, [r7, #6]
 8007bb8:	330d      	adds	r3, #13
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	88bb      	ldrh	r3, [r7, #4]
 8007bbe:	3317      	adds	r3, #23
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	88b9      	ldrh	r1, [r7, #4]
 8007bc4:	88f8      	ldrh	r0, [r7, #6]
 8007bc6:	f7ff fe81 	bl	80078cc <tft_add_set>
	
	for(i=0;i<24/8;i++)
 8007bca:	2300      	movs	r3, #0
 8007bcc:	73fb      	strb	r3, [r7, #15]
 8007bce:	e055      	b.n	8007c7c <tft_putchar14x24+0xe4>
	{
		for(j=0;j<8;j++)
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	73bb      	strb	r3, [r7, #14]
 8007bd4:	e04c      	b.n	8007c70 <tft_putchar14x24+0xd8>
		{
			for(k=0;k<14;k++)
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	737b      	strb	r3, [r7, #13]
 8007bda:	e043      	b.n	8007c64 <tft_putchar14x24+0xcc>
			{
				temp=Consolas14x24[(data-' ')*(24/8)*14+k*(24/8)+i];
 8007bdc:	78fb      	ldrb	r3, [r7, #3]
 8007bde:	3b20      	subs	r3, #32
 8007be0:	222a      	movs	r2, #42	; 0x2a
 8007be2:	fb02 f103 	mul.w	r1, r2, r3
 8007be6:	7b7a      	ldrb	r2, [r7, #13]
 8007be8:	4613      	mov	r3, r2
 8007bea:	005b      	lsls	r3, r3, #1
 8007bec:	4413      	add	r3, r2
 8007bee:	18ca      	adds	r2, r1, r3
 8007bf0:	7bfb      	ldrb	r3, [r7, #15]
 8007bf2:	4413      	add	r3, r2
 8007bf4:	4a25      	ldr	r2, [pc, #148]	; (8007c8c <tft_putchar14x24+0xf4>)
 8007bf6:	5cd3      	ldrb	r3, [r2, r3]
 8007bf8:	733b      	strb	r3, [r7, #12]
				if(mode==TFT_STRING_MODE_BACKGROUND)
 8007bfa:	78bb      	ldrb	r3, [r7, #2]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d113      	bne.n	8007c28 <tft_putchar14x24+0x90>
				{
					if(temp&(0x01<<j))
 8007c00:	7b3a      	ldrb	r2, [r7, #12]
 8007c02:	7bbb      	ldrb	r3, [r7, #14]
 8007c04:	fa42 f303 	asr.w	r3, r2, r3
 8007c08:	f003 0301 	and.w	r3, r3, #1
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d005      	beq.n	8007c1c <tft_putchar14x24+0x84>
					{
						tft_write_data(POINT_COLOR);
 8007c10:	4b1f      	ldr	r3, [pc, #124]	; (8007c90 <tft_putchar14x24+0xf8>)
 8007c12:	881b      	ldrh	r3, [r3, #0]
 8007c14:	4618      	mov	r0, r3
 8007c16:	f7ff fe1b 	bl	8007850 <tft_write_data>
 8007c1a:	e020      	b.n	8007c5e <tft_putchar14x24+0xc6>
					}
					else
					{
						tft_write_data(BACK_COLOR);
 8007c1c:	4b1d      	ldr	r3, [pc, #116]	; (8007c94 <tft_putchar14x24+0xfc>)
 8007c1e:	881b      	ldrh	r3, [r3, #0]
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7ff fe15 	bl	8007850 <tft_write_data>
 8007c26:	e01a      	b.n	8007c5e <tft_putchar14x24+0xc6>
					}
				}
				else
				{
					if(temp&(0x01<<j))
 8007c28:	7b3a      	ldrb	r2, [r7, #12]
 8007c2a:	7bbb      	ldrb	r3, [r7, #14]
 8007c2c:	fa42 f303 	asr.w	r3, r2, r3
 8007c30:	f003 0301 	and.w	r3, r3, #1
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d012      	beq.n	8007c5e <tft_putchar14x24+0xc6>
					{
						tft_draw_point(x+k,y+(8*i+j));
 8007c38:	7b7b      	ldrb	r3, [r7, #13]
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	88fb      	ldrh	r3, [r7, #6]
 8007c3e:	4413      	add	r3, r2
 8007c40:	b298      	uxth	r0, r3
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	00db      	lsls	r3, r3, #3
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	7bbb      	ldrb	r3, [r7, #14]
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	4413      	add	r3, r2
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	88bb      	ldrh	r3, [r7, #4]
 8007c54:	4413      	add	r3, r2
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	4619      	mov	r1, r3
 8007c5a:	f7ff fe67 	bl	800792c <tft_draw_point>
			for(k=0;k<14;k++)
 8007c5e:	7b7b      	ldrb	r3, [r7, #13]
 8007c60:	3301      	adds	r3, #1
 8007c62:	737b      	strb	r3, [r7, #13]
 8007c64:	7b7b      	ldrb	r3, [r7, #13]
 8007c66:	2b0d      	cmp	r3, #13
 8007c68:	d9b8      	bls.n	8007bdc <tft_putchar14x24+0x44>
		for(j=0;j<8;j++)
 8007c6a:	7bbb      	ldrb	r3, [r7, #14]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	73bb      	strb	r3, [r7, #14]
 8007c70:	7bbb      	ldrb	r3, [r7, #14]
 8007c72:	2b07      	cmp	r3, #7
 8007c74:	d9af      	bls.n	8007bd6 <tft_putchar14x24+0x3e>
	for(i=0;i<24/8;i++)
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	73fb      	strb	r3, [r7, #15]
 8007c7c:	7bfb      	ldrb	r3, [r7, #15]
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d9a6      	bls.n	8007bd0 <tft_putchar14x24+0x38>
					}
				}
			}
		}
	}
}
 8007c82:	bf00      	nop
 8007c84:	3714      	adds	r7, #20
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd90      	pop	{r4, r7, pc}
 8007c8a:	bf00      	nop
 8007c8c:	080302a4 	.word	0x080302a4
 8007c90:	2000085a 	.word	0x2000085a
 8007c94:	20000858 	.word	0x20000858

08007c98 <tft_putchar18x32>:



void tft_putchar18x32(uint16_t x,uint16_t y,uint8_t data,uint8_t mode)
{
 8007c98:	b590      	push	{r4, r7, lr}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	4623      	mov	r3, r4
 8007ca8:	80fb      	strh	r3, [r7, #6]
 8007caa:	4603      	mov	r3, r0
 8007cac:	80bb      	strh	r3, [r7, #4]
 8007cae:	460b      	mov	r3, r1
 8007cb0:	70fb      	strb	r3, [r7, #3]
 8007cb2:	4613      	mov	r3, r2
 8007cb4:	70bb      	strb	r3, [r7, #2]
	if((x>LCD_H-32)||(y>LCD_W-18)) return;
 8007cb6:	88fb      	ldrh	r3, [r7, #6]
 8007cb8:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8007cbc:	d86a      	bhi.n	8007d94 <tft_putchar18x32+0xfc>
 8007cbe:	88bb      	ldrh	r3, [r7, #4]
 8007cc0:	2bde      	cmp	r3, #222	; 0xde
 8007cc2:	d867      	bhi.n	8007d94 <tft_putchar18x32+0xfc>
	uint8_t i,j,k,temp;

	tft_add_set(x,y,x+18-1,y+32-1); 
 8007cc4:	88fb      	ldrh	r3, [r7, #6]
 8007cc6:	3311      	adds	r3, #17
 8007cc8:	b29a      	uxth	r2, r3
 8007cca:	88bb      	ldrh	r3, [r7, #4]
 8007ccc:	331f      	adds	r3, #31
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	88b9      	ldrh	r1, [r7, #4]
 8007cd2:	88f8      	ldrh	r0, [r7, #6]
 8007cd4:	f7ff fdfa 	bl	80078cc <tft_add_set>
	
	for(i=0;i<32/8;i++)
 8007cd8:	2300      	movs	r3, #0
 8007cda:	73fb      	strb	r3, [r7, #15]
 8007cdc:	e056      	b.n	8007d8c <tft_putchar18x32+0xf4>
	{
		for(j=0;j<8;j++)
 8007cde:	2300      	movs	r3, #0
 8007ce0:	73bb      	strb	r3, [r7, #14]
 8007ce2:	e04d      	b.n	8007d80 <tft_putchar18x32+0xe8>
		{
			for(k=0;k<18;k++)
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	737b      	strb	r3, [r7, #13]
 8007ce8:	e044      	b.n	8007d74 <tft_putchar18x32+0xdc>
			{
				temp=Consolas18x32[(data-' ')*(32/8)*18+k*(32/8)+i];
 8007cea:	78fb      	ldrb	r3, [r7, #3]
 8007cec:	f1a3 0220 	sub.w	r2, r3, #32
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	00db      	lsls	r3, r3, #3
 8007cf4:	4413      	add	r3, r2
 8007cf6:	005b      	lsls	r3, r3, #1
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	7b7b      	ldrb	r3, [r7, #13]
 8007cfc:	4413      	add	r3, r2
 8007cfe:	009a      	lsls	r2, r3, #2
 8007d00:	7bfb      	ldrb	r3, [r7, #15]
 8007d02:	4413      	add	r3, r2
 8007d04:	4a25      	ldr	r2, [pc, #148]	; (8007d9c <tft_putchar18x32+0x104>)
 8007d06:	5cd3      	ldrb	r3, [r2, r3]
 8007d08:	733b      	strb	r3, [r7, #12]
				if(mode==TFT_STRING_MODE_BACKGROUND)
 8007d0a:	78bb      	ldrb	r3, [r7, #2]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d113      	bne.n	8007d38 <tft_putchar18x32+0xa0>
				{
					if(temp&(0x01<<j))
 8007d10:	7b3a      	ldrb	r2, [r7, #12]
 8007d12:	7bbb      	ldrb	r3, [r7, #14]
 8007d14:	fa42 f303 	asr.w	r3, r2, r3
 8007d18:	f003 0301 	and.w	r3, r3, #1
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d005      	beq.n	8007d2c <tft_putchar18x32+0x94>
					{
						tft_write_data(POINT_COLOR);
 8007d20:	4b1f      	ldr	r3, [pc, #124]	; (8007da0 <tft_putchar18x32+0x108>)
 8007d22:	881b      	ldrh	r3, [r3, #0]
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7ff fd93 	bl	8007850 <tft_write_data>
 8007d2a:	e020      	b.n	8007d6e <tft_putchar18x32+0xd6>
					}
					else
					{
						tft_write_data(BACK_COLOR);
 8007d2c:	4b1d      	ldr	r3, [pc, #116]	; (8007da4 <tft_putchar18x32+0x10c>)
 8007d2e:	881b      	ldrh	r3, [r3, #0]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff fd8d 	bl	8007850 <tft_write_data>
 8007d36:	e01a      	b.n	8007d6e <tft_putchar18x32+0xd6>
					}
				}
				else
				{
					if(temp&(0x01<<j))
 8007d38:	7b3a      	ldrb	r2, [r7, #12]
 8007d3a:	7bbb      	ldrb	r3, [r7, #14]
 8007d3c:	fa42 f303 	asr.w	r3, r2, r3
 8007d40:	f003 0301 	and.w	r3, r3, #1
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d012      	beq.n	8007d6e <tft_putchar18x32+0xd6>
					{
						tft_draw_point(x+k,y+(8*i+j));
 8007d48:	7b7b      	ldrb	r3, [r7, #13]
 8007d4a:	b29a      	uxth	r2, r3
 8007d4c:	88fb      	ldrh	r3, [r7, #6]
 8007d4e:	4413      	add	r3, r2
 8007d50:	b298      	uxth	r0, r3
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	00db      	lsls	r3, r3, #3
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	7bbb      	ldrb	r3, [r7, #14]
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	4413      	add	r3, r2
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	88bb      	ldrh	r3, [r7, #4]
 8007d64:	4413      	add	r3, r2
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	4619      	mov	r1, r3
 8007d6a:	f7ff fddf 	bl	800792c <tft_draw_point>
			for(k=0;k<18;k++)
 8007d6e:	7b7b      	ldrb	r3, [r7, #13]
 8007d70:	3301      	adds	r3, #1
 8007d72:	737b      	strb	r3, [r7, #13]
 8007d74:	7b7b      	ldrb	r3, [r7, #13]
 8007d76:	2b11      	cmp	r3, #17
 8007d78:	d9b7      	bls.n	8007cea <tft_putchar18x32+0x52>
		for(j=0;j<8;j++)
 8007d7a:	7bbb      	ldrb	r3, [r7, #14]
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	73bb      	strb	r3, [r7, #14]
 8007d80:	7bbb      	ldrb	r3, [r7, #14]
 8007d82:	2b07      	cmp	r3, #7
 8007d84:	d9ae      	bls.n	8007ce4 <tft_putchar18x32+0x4c>
	for(i=0;i<32/8;i++)
 8007d86:	7bfb      	ldrb	r3, [r7, #15]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	73fb      	strb	r3, [r7, #15]
 8007d8c:	7bfb      	ldrb	r3, [r7, #15]
 8007d8e:	2b03      	cmp	r3, #3
 8007d90:	d9a5      	bls.n	8007cde <tft_putchar18x32+0x46>
 8007d92:	e000      	b.n	8007d96 <tft_putchar18x32+0xfe>
	if((x>LCD_H-32)||(y>LCD_W-18)) return;
 8007d94:	bf00      	nop
					}
				}
			}
		}
	}
}
 8007d96:	3714      	adds	r7, #20
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd90      	pop	{r4, r7, pc}
 8007d9c:	0802e7a4 	.word	0x0802e7a4
 8007da0:	2000085a 	.word	0x2000085a
 8007da4:	20000858 	.word	0x20000858

08007da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8007da8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007de0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007dac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007dae:	e003      	b.n	8007db8 <LoopCopyDataInit>

08007db0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007db0:	4b0c      	ldr	r3, [pc, #48]	; (8007de4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007db2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007db4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007db6:	3104      	adds	r1, #4

08007db8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007db8:	480b      	ldr	r0, [pc, #44]	; (8007de8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007dba:	4b0c      	ldr	r3, [pc, #48]	; (8007dec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007dbc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007dbe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007dc0:	d3f6      	bcc.n	8007db0 <CopyDataInit>
  ldr  r2, =_sbss
 8007dc2:	4a0b      	ldr	r2, [pc, #44]	; (8007df0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007dc4:	e002      	b.n	8007dcc <LoopFillZerobss>

08007dc6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007dc6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007dc8:	f842 3b04 	str.w	r3, [r2], #4

08007dcc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007dcc:	4b09      	ldr	r3, [pc, #36]	; (8007df4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007dce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007dd0:	d3f9      	bcc.n	8007dc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007dd2:	f7ff f951 	bl	8007078 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007dd6:	f000 f817 	bl	8007e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007dda:	f7fc fd2f 	bl	800483c <main>
  bx  lr    
 8007dde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8007de0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007de4:	08034d4c 	.word	0x08034d4c
  ldr  r0, =_sdata
 8007de8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007dec:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8007df0:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8007df4:	20000860 	.word	0x20000860

08007df8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007df8:	e7fe      	b.n	8007df8 <ADC_IRQHandler>
	...

08007dfc <__errno>:
 8007dfc:	4b01      	ldr	r3, [pc, #4]	; (8007e04 <__errno+0x8>)
 8007dfe:	6818      	ldr	r0, [r3, #0]
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	20000010 	.word	0x20000010

08007e08 <__libc_init_array>:
 8007e08:	b570      	push	{r4, r5, r6, lr}
 8007e0a:	4e0d      	ldr	r6, [pc, #52]	; (8007e40 <__libc_init_array+0x38>)
 8007e0c:	4c0d      	ldr	r4, [pc, #52]	; (8007e44 <__libc_init_array+0x3c>)
 8007e0e:	1ba4      	subs	r4, r4, r6
 8007e10:	10a4      	asrs	r4, r4, #2
 8007e12:	2500      	movs	r5, #0
 8007e14:	42a5      	cmp	r5, r4
 8007e16:	d109      	bne.n	8007e2c <__libc_init_array+0x24>
 8007e18:	4e0b      	ldr	r6, [pc, #44]	; (8007e48 <__libc_init_array+0x40>)
 8007e1a:	4c0c      	ldr	r4, [pc, #48]	; (8007e4c <__libc_init_array+0x44>)
 8007e1c:	f000 fcc8 	bl	80087b0 <_init>
 8007e20:	1ba4      	subs	r4, r4, r6
 8007e22:	10a4      	asrs	r4, r4, #2
 8007e24:	2500      	movs	r5, #0
 8007e26:	42a5      	cmp	r5, r4
 8007e28:	d105      	bne.n	8007e36 <__libc_init_array+0x2e>
 8007e2a:	bd70      	pop	{r4, r5, r6, pc}
 8007e2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007e30:	4798      	blx	r3
 8007e32:	3501      	adds	r5, #1
 8007e34:	e7ee      	b.n	8007e14 <__libc_init_array+0xc>
 8007e36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007e3a:	4798      	blx	r3
 8007e3c:	3501      	adds	r5, #1
 8007e3e:	e7f2      	b.n	8007e26 <__libc_init_array+0x1e>
 8007e40:	08034d44 	.word	0x08034d44
 8007e44:	08034d44 	.word	0x08034d44
 8007e48:	08034d44 	.word	0x08034d44
 8007e4c:	08034d48 	.word	0x08034d48

08007e50 <__itoa>:
 8007e50:	1e93      	subs	r3, r2, #2
 8007e52:	2b22      	cmp	r3, #34	; 0x22
 8007e54:	b510      	push	{r4, lr}
 8007e56:	460c      	mov	r4, r1
 8007e58:	d904      	bls.n	8007e64 <__itoa+0x14>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	700b      	strb	r3, [r1, #0]
 8007e5e:	461c      	mov	r4, r3
 8007e60:	4620      	mov	r0, r4
 8007e62:	bd10      	pop	{r4, pc}
 8007e64:	2a0a      	cmp	r2, #10
 8007e66:	d109      	bne.n	8007e7c <__itoa+0x2c>
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	da07      	bge.n	8007e7c <__itoa+0x2c>
 8007e6c:	232d      	movs	r3, #45	; 0x2d
 8007e6e:	700b      	strb	r3, [r1, #0]
 8007e70:	4240      	negs	r0, r0
 8007e72:	2101      	movs	r1, #1
 8007e74:	4421      	add	r1, r4
 8007e76:	f000 f83d 	bl	8007ef4 <__utoa>
 8007e7a:	e7f1      	b.n	8007e60 <__itoa+0x10>
 8007e7c:	2100      	movs	r1, #0
 8007e7e:	e7f9      	b.n	8007e74 <__itoa+0x24>

08007e80 <itoa>:
 8007e80:	f7ff bfe6 	b.w	8007e50 <__itoa>

08007e84 <memset>:
 8007e84:	4402      	add	r2, r0
 8007e86:	4603      	mov	r3, r0
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d100      	bne.n	8007e8e <memset+0xa>
 8007e8c:	4770      	bx	lr
 8007e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e92:	e7f9      	b.n	8007e88 <memset+0x4>

08007e94 <siprintf>:
 8007e94:	b40e      	push	{r1, r2, r3}
 8007e96:	b500      	push	{lr}
 8007e98:	b09c      	sub	sp, #112	; 0x70
 8007e9a:	ab1d      	add	r3, sp, #116	; 0x74
 8007e9c:	9002      	str	r0, [sp, #8]
 8007e9e:	9006      	str	r0, [sp, #24]
 8007ea0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ea4:	4809      	ldr	r0, [pc, #36]	; (8007ecc <siprintf+0x38>)
 8007ea6:	9107      	str	r1, [sp, #28]
 8007ea8:	9104      	str	r1, [sp, #16]
 8007eaa:	4909      	ldr	r1, [pc, #36]	; (8007ed0 <siprintf+0x3c>)
 8007eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eb0:	9105      	str	r1, [sp, #20]
 8007eb2:	6800      	ldr	r0, [r0, #0]
 8007eb4:	9301      	str	r3, [sp, #4]
 8007eb6:	a902      	add	r1, sp, #8
 8007eb8:	f000 f8b4 	bl	8008024 <_svfiprintf_r>
 8007ebc:	9b02      	ldr	r3, [sp, #8]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	701a      	strb	r2, [r3, #0]
 8007ec2:	b01c      	add	sp, #112	; 0x70
 8007ec4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ec8:	b003      	add	sp, #12
 8007eca:	4770      	bx	lr
 8007ecc:	20000010 	.word	0x20000010
 8007ed0:	ffff0208 	.word	0xffff0208

08007ed4 <strcat>:
 8007ed4:	b510      	push	{r4, lr}
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	781a      	ldrb	r2, [r3, #0]
 8007eda:	1c5c      	adds	r4, r3, #1
 8007edc:	b93a      	cbnz	r2, 8007eee <strcat+0x1a>
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ee4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ee8:	2a00      	cmp	r2, #0
 8007eea:	d1f9      	bne.n	8007ee0 <strcat+0xc>
 8007eec:	bd10      	pop	{r4, pc}
 8007eee:	4623      	mov	r3, r4
 8007ef0:	e7f2      	b.n	8007ed8 <strcat+0x4>
	...

08007ef4 <__utoa>:
 8007ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ef6:	4b1d      	ldr	r3, [pc, #116]	; (8007f6c <__utoa+0x78>)
 8007ef8:	b08b      	sub	sp, #44	; 0x2c
 8007efa:	4605      	mov	r5, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	466e      	mov	r6, sp
 8007f00:	f103 0c20 	add.w	ip, r3, #32
 8007f04:	6818      	ldr	r0, [r3, #0]
 8007f06:	6859      	ldr	r1, [r3, #4]
 8007f08:	4637      	mov	r7, r6
 8007f0a:	c703      	stmia	r7!, {r0, r1}
 8007f0c:	3308      	adds	r3, #8
 8007f0e:	4563      	cmp	r3, ip
 8007f10:	463e      	mov	r6, r7
 8007f12:	d1f7      	bne.n	8007f04 <__utoa+0x10>
 8007f14:	6818      	ldr	r0, [r3, #0]
 8007f16:	791b      	ldrb	r3, [r3, #4]
 8007f18:	713b      	strb	r3, [r7, #4]
 8007f1a:	1e93      	subs	r3, r2, #2
 8007f1c:	2b22      	cmp	r3, #34	; 0x22
 8007f1e:	6038      	str	r0, [r7, #0]
 8007f20:	f04f 0300 	mov.w	r3, #0
 8007f24:	d904      	bls.n	8007f30 <__utoa+0x3c>
 8007f26:	7023      	strb	r3, [r4, #0]
 8007f28:	461c      	mov	r4, r3
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	b00b      	add	sp, #44	; 0x2c
 8007f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f30:	1e66      	subs	r6, r4, #1
 8007f32:	fbb5 f0f2 	udiv	r0, r5, r2
 8007f36:	af0a      	add	r7, sp, #40	; 0x28
 8007f38:	fb02 5510 	mls	r5, r2, r0, r5
 8007f3c:	443d      	add	r5, r7
 8007f3e:	1c59      	adds	r1, r3, #1
 8007f40:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8007f44:	f806 5f01 	strb.w	r5, [r6, #1]!
 8007f48:	4605      	mov	r5, r0
 8007f4a:	b968      	cbnz	r0, 8007f68 <__utoa+0x74>
 8007f4c:	5460      	strb	r0, [r4, r1]
 8007f4e:	4423      	add	r3, r4
 8007f50:	4622      	mov	r2, r4
 8007f52:	1b19      	subs	r1, r3, r4
 8007f54:	1b10      	subs	r0, r2, r4
 8007f56:	4281      	cmp	r1, r0
 8007f58:	dde7      	ble.n	8007f2a <__utoa+0x36>
 8007f5a:	7811      	ldrb	r1, [r2, #0]
 8007f5c:	7818      	ldrb	r0, [r3, #0]
 8007f5e:	f802 0b01 	strb.w	r0, [r2], #1
 8007f62:	f803 1901 	strb.w	r1, [r3], #-1
 8007f66:	e7f4      	b.n	8007f52 <__utoa+0x5e>
 8007f68:	460b      	mov	r3, r1
 8007f6a:	e7e2      	b.n	8007f32 <__utoa+0x3e>
 8007f6c:	08034ce4 	.word	0x08034ce4

08007f70 <__ssputs_r>:
 8007f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f74:	688e      	ldr	r6, [r1, #8]
 8007f76:	429e      	cmp	r6, r3
 8007f78:	4682      	mov	sl, r0
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	4690      	mov	r8, r2
 8007f7e:	4699      	mov	r9, r3
 8007f80:	d837      	bhi.n	8007ff2 <__ssputs_r+0x82>
 8007f82:	898a      	ldrh	r2, [r1, #12]
 8007f84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f88:	d031      	beq.n	8007fee <__ssputs_r+0x7e>
 8007f8a:	6825      	ldr	r5, [r4, #0]
 8007f8c:	6909      	ldr	r1, [r1, #16]
 8007f8e:	1a6f      	subs	r7, r5, r1
 8007f90:	6965      	ldr	r5, [r4, #20]
 8007f92:	2302      	movs	r3, #2
 8007f94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f98:	fb95 f5f3 	sdiv	r5, r5, r3
 8007f9c:	f109 0301 	add.w	r3, r9, #1
 8007fa0:	443b      	add	r3, r7
 8007fa2:	429d      	cmp	r5, r3
 8007fa4:	bf38      	it	cc
 8007fa6:	461d      	movcc	r5, r3
 8007fa8:	0553      	lsls	r3, r2, #21
 8007faa:	d530      	bpl.n	800800e <__ssputs_r+0x9e>
 8007fac:	4629      	mov	r1, r5
 8007fae:	f000 fb2b 	bl	8008608 <_malloc_r>
 8007fb2:	4606      	mov	r6, r0
 8007fb4:	b950      	cbnz	r0, 8007fcc <__ssputs_r+0x5c>
 8007fb6:	230c      	movs	r3, #12
 8007fb8:	f8ca 3000 	str.w	r3, [sl]
 8007fbc:	89a3      	ldrh	r3, [r4, #12]
 8007fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fc2:	81a3      	strh	r3, [r4, #12]
 8007fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fcc:	463a      	mov	r2, r7
 8007fce:	6921      	ldr	r1, [r4, #16]
 8007fd0:	f000 faa8 	bl	8008524 <memcpy>
 8007fd4:	89a3      	ldrh	r3, [r4, #12]
 8007fd6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007fda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fde:	81a3      	strh	r3, [r4, #12]
 8007fe0:	6126      	str	r6, [r4, #16]
 8007fe2:	6165      	str	r5, [r4, #20]
 8007fe4:	443e      	add	r6, r7
 8007fe6:	1bed      	subs	r5, r5, r7
 8007fe8:	6026      	str	r6, [r4, #0]
 8007fea:	60a5      	str	r5, [r4, #8]
 8007fec:	464e      	mov	r6, r9
 8007fee:	454e      	cmp	r6, r9
 8007ff0:	d900      	bls.n	8007ff4 <__ssputs_r+0x84>
 8007ff2:	464e      	mov	r6, r9
 8007ff4:	4632      	mov	r2, r6
 8007ff6:	4641      	mov	r1, r8
 8007ff8:	6820      	ldr	r0, [r4, #0]
 8007ffa:	f000 fa9e 	bl	800853a <memmove>
 8007ffe:	68a3      	ldr	r3, [r4, #8]
 8008000:	1b9b      	subs	r3, r3, r6
 8008002:	60a3      	str	r3, [r4, #8]
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	441e      	add	r6, r3
 8008008:	6026      	str	r6, [r4, #0]
 800800a:	2000      	movs	r0, #0
 800800c:	e7dc      	b.n	8007fc8 <__ssputs_r+0x58>
 800800e:	462a      	mov	r2, r5
 8008010:	f000 fb54 	bl	80086bc <_realloc_r>
 8008014:	4606      	mov	r6, r0
 8008016:	2800      	cmp	r0, #0
 8008018:	d1e2      	bne.n	8007fe0 <__ssputs_r+0x70>
 800801a:	6921      	ldr	r1, [r4, #16]
 800801c:	4650      	mov	r0, sl
 800801e:	f000 faa5 	bl	800856c <_free_r>
 8008022:	e7c8      	b.n	8007fb6 <__ssputs_r+0x46>

08008024 <_svfiprintf_r>:
 8008024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008028:	461d      	mov	r5, r3
 800802a:	898b      	ldrh	r3, [r1, #12]
 800802c:	061f      	lsls	r7, r3, #24
 800802e:	b09d      	sub	sp, #116	; 0x74
 8008030:	4680      	mov	r8, r0
 8008032:	460c      	mov	r4, r1
 8008034:	4616      	mov	r6, r2
 8008036:	d50f      	bpl.n	8008058 <_svfiprintf_r+0x34>
 8008038:	690b      	ldr	r3, [r1, #16]
 800803a:	b96b      	cbnz	r3, 8008058 <_svfiprintf_r+0x34>
 800803c:	2140      	movs	r1, #64	; 0x40
 800803e:	f000 fae3 	bl	8008608 <_malloc_r>
 8008042:	6020      	str	r0, [r4, #0]
 8008044:	6120      	str	r0, [r4, #16]
 8008046:	b928      	cbnz	r0, 8008054 <_svfiprintf_r+0x30>
 8008048:	230c      	movs	r3, #12
 800804a:	f8c8 3000 	str.w	r3, [r8]
 800804e:	f04f 30ff 	mov.w	r0, #4294967295
 8008052:	e0c8      	b.n	80081e6 <_svfiprintf_r+0x1c2>
 8008054:	2340      	movs	r3, #64	; 0x40
 8008056:	6163      	str	r3, [r4, #20]
 8008058:	2300      	movs	r3, #0
 800805a:	9309      	str	r3, [sp, #36]	; 0x24
 800805c:	2320      	movs	r3, #32
 800805e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008062:	2330      	movs	r3, #48	; 0x30
 8008064:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008068:	9503      	str	r5, [sp, #12]
 800806a:	f04f 0b01 	mov.w	fp, #1
 800806e:	4637      	mov	r7, r6
 8008070:	463d      	mov	r5, r7
 8008072:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008076:	b10b      	cbz	r3, 800807c <_svfiprintf_r+0x58>
 8008078:	2b25      	cmp	r3, #37	; 0x25
 800807a:	d13e      	bne.n	80080fa <_svfiprintf_r+0xd6>
 800807c:	ebb7 0a06 	subs.w	sl, r7, r6
 8008080:	d00b      	beq.n	800809a <_svfiprintf_r+0x76>
 8008082:	4653      	mov	r3, sl
 8008084:	4632      	mov	r2, r6
 8008086:	4621      	mov	r1, r4
 8008088:	4640      	mov	r0, r8
 800808a:	f7ff ff71 	bl	8007f70 <__ssputs_r>
 800808e:	3001      	adds	r0, #1
 8008090:	f000 80a4 	beq.w	80081dc <_svfiprintf_r+0x1b8>
 8008094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008096:	4453      	add	r3, sl
 8008098:	9309      	str	r3, [sp, #36]	; 0x24
 800809a:	783b      	ldrb	r3, [r7, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	f000 809d 	beq.w	80081dc <_svfiprintf_r+0x1b8>
 80080a2:	2300      	movs	r3, #0
 80080a4:	f04f 32ff 	mov.w	r2, #4294967295
 80080a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080ac:	9304      	str	r3, [sp, #16]
 80080ae:	9307      	str	r3, [sp, #28]
 80080b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080b4:	931a      	str	r3, [sp, #104]	; 0x68
 80080b6:	462f      	mov	r7, r5
 80080b8:	2205      	movs	r2, #5
 80080ba:	f817 1b01 	ldrb.w	r1, [r7], #1
 80080be:	4850      	ldr	r0, [pc, #320]	; (8008200 <_svfiprintf_r+0x1dc>)
 80080c0:	f7f8 f896 	bl	80001f0 <memchr>
 80080c4:	9b04      	ldr	r3, [sp, #16]
 80080c6:	b9d0      	cbnz	r0, 80080fe <_svfiprintf_r+0xda>
 80080c8:	06d9      	lsls	r1, r3, #27
 80080ca:	bf44      	itt	mi
 80080cc:	2220      	movmi	r2, #32
 80080ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80080d2:	071a      	lsls	r2, r3, #28
 80080d4:	bf44      	itt	mi
 80080d6:	222b      	movmi	r2, #43	; 0x2b
 80080d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80080dc:	782a      	ldrb	r2, [r5, #0]
 80080de:	2a2a      	cmp	r2, #42	; 0x2a
 80080e0:	d015      	beq.n	800810e <_svfiprintf_r+0xea>
 80080e2:	9a07      	ldr	r2, [sp, #28]
 80080e4:	462f      	mov	r7, r5
 80080e6:	2000      	movs	r0, #0
 80080e8:	250a      	movs	r5, #10
 80080ea:	4639      	mov	r1, r7
 80080ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080f0:	3b30      	subs	r3, #48	; 0x30
 80080f2:	2b09      	cmp	r3, #9
 80080f4:	d94d      	bls.n	8008192 <_svfiprintf_r+0x16e>
 80080f6:	b1b8      	cbz	r0, 8008128 <_svfiprintf_r+0x104>
 80080f8:	e00f      	b.n	800811a <_svfiprintf_r+0xf6>
 80080fa:	462f      	mov	r7, r5
 80080fc:	e7b8      	b.n	8008070 <_svfiprintf_r+0x4c>
 80080fe:	4a40      	ldr	r2, [pc, #256]	; (8008200 <_svfiprintf_r+0x1dc>)
 8008100:	1a80      	subs	r0, r0, r2
 8008102:	fa0b f000 	lsl.w	r0, fp, r0
 8008106:	4318      	orrs	r0, r3
 8008108:	9004      	str	r0, [sp, #16]
 800810a:	463d      	mov	r5, r7
 800810c:	e7d3      	b.n	80080b6 <_svfiprintf_r+0x92>
 800810e:	9a03      	ldr	r2, [sp, #12]
 8008110:	1d11      	adds	r1, r2, #4
 8008112:	6812      	ldr	r2, [r2, #0]
 8008114:	9103      	str	r1, [sp, #12]
 8008116:	2a00      	cmp	r2, #0
 8008118:	db01      	blt.n	800811e <_svfiprintf_r+0xfa>
 800811a:	9207      	str	r2, [sp, #28]
 800811c:	e004      	b.n	8008128 <_svfiprintf_r+0x104>
 800811e:	4252      	negs	r2, r2
 8008120:	f043 0302 	orr.w	r3, r3, #2
 8008124:	9207      	str	r2, [sp, #28]
 8008126:	9304      	str	r3, [sp, #16]
 8008128:	783b      	ldrb	r3, [r7, #0]
 800812a:	2b2e      	cmp	r3, #46	; 0x2e
 800812c:	d10c      	bne.n	8008148 <_svfiprintf_r+0x124>
 800812e:	787b      	ldrb	r3, [r7, #1]
 8008130:	2b2a      	cmp	r3, #42	; 0x2a
 8008132:	d133      	bne.n	800819c <_svfiprintf_r+0x178>
 8008134:	9b03      	ldr	r3, [sp, #12]
 8008136:	1d1a      	adds	r2, r3, #4
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	9203      	str	r2, [sp, #12]
 800813c:	2b00      	cmp	r3, #0
 800813e:	bfb8      	it	lt
 8008140:	f04f 33ff 	movlt.w	r3, #4294967295
 8008144:	3702      	adds	r7, #2
 8008146:	9305      	str	r3, [sp, #20]
 8008148:	4d2e      	ldr	r5, [pc, #184]	; (8008204 <_svfiprintf_r+0x1e0>)
 800814a:	7839      	ldrb	r1, [r7, #0]
 800814c:	2203      	movs	r2, #3
 800814e:	4628      	mov	r0, r5
 8008150:	f7f8 f84e 	bl	80001f0 <memchr>
 8008154:	b138      	cbz	r0, 8008166 <_svfiprintf_r+0x142>
 8008156:	2340      	movs	r3, #64	; 0x40
 8008158:	1b40      	subs	r0, r0, r5
 800815a:	fa03 f000 	lsl.w	r0, r3, r0
 800815e:	9b04      	ldr	r3, [sp, #16]
 8008160:	4303      	orrs	r3, r0
 8008162:	3701      	adds	r7, #1
 8008164:	9304      	str	r3, [sp, #16]
 8008166:	7839      	ldrb	r1, [r7, #0]
 8008168:	4827      	ldr	r0, [pc, #156]	; (8008208 <_svfiprintf_r+0x1e4>)
 800816a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800816e:	2206      	movs	r2, #6
 8008170:	1c7e      	adds	r6, r7, #1
 8008172:	f7f8 f83d 	bl	80001f0 <memchr>
 8008176:	2800      	cmp	r0, #0
 8008178:	d038      	beq.n	80081ec <_svfiprintf_r+0x1c8>
 800817a:	4b24      	ldr	r3, [pc, #144]	; (800820c <_svfiprintf_r+0x1e8>)
 800817c:	bb13      	cbnz	r3, 80081c4 <_svfiprintf_r+0x1a0>
 800817e:	9b03      	ldr	r3, [sp, #12]
 8008180:	3307      	adds	r3, #7
 8008182:	f023 0307 	bic.w	r3, r3, #7
 8008186:	3308      	adds	r3, #8
 8008188:	9303      	str	r3, [sp, #12]
 800818a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800818c:	444b      	add	r3, r9
 800818e:	9309      	str	r3, [sp, #36]	; 0x24
 8008190:	e76d      	b.n	800806e <_svfiprintf_r+0x4a>
 8008192:	fb05 3202 	mla	r2, r5, r2, r3
 8008196:	2001      	movs	r0, #1
 8008198:	460f      	mov	r7, r1
 800819a:	e7a6      	b.n	80080ea <_svfiprintf_r+0xc6>
 800819c:	2300      	movs	r3, #0
 800819e:	3701      	adds	r7, #1
 80081a0:	9305      	str	r3, [sp, #20]
 80081a2:	4619      	mov	r1, r3
 80081a4:	250a      	movs	r5, #10
 80081a6:	4638      	mov	r0, r7
 80081a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081ac:	3a30      	subs	r2, #48	; 0x30
 80081ae:	2a09      	cmp	r2, #9
 80081b0:	d903      	bls.n	80081ba <_svfiprintf_r+0x196>
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d0c8      	beq.n	8008148 <_svfiprintf_r+0x124>
 80081b6:	9105      	str	r1, [sp, #20]
 80081b8:	e7c6      	b.n	8008148 <_svfiprintf_r+0x124>
 80081ba:	fb05 2101 	mla	r1, r5, r1, r2
 80081be:	2301      	movs	r3, #1
 80081c0:	4607      	mov	r7, r0
 80081c2:	e7f0      	b.n	80081a6 <_svfiprintf_r+0x182>
 80081c4:	ab03      	add	r3, sp, #12
 80081c6:	9300      	str	r3, [sp, #0]
 80081c8:	4622      	mov	r2, r4
 80081ca:	4b11      	ldr	r3, [pc, #68]	; (8008210 <_svfiprintf_r+0x1ec>)
 80081cc:	a904      	add	r1, sp, #16
 80081ce:	4640      	mov	r0, r8
 80081d0:	f3af 8000 	nop.w
 80081d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80081d8:	4681      	mov	r9, r0
 80081da:	d1d6      	bne.n	800818a <_svfiprintf_r+0x166>
 80081dc:	89a3      	ldrh	r3, [r4, #12]
 80081de:	065b      	lsls	r3, r3, #25
 80081e0:	f53f af35 	bmi.w	800804e <_svfiprintf_r+0x2a>
 80081e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081e6:	b01d      	add	sp, #116	; 0x74
 80081e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ec:	ab03      	add	r3, sp, #12
 80081ee:	9300      	str	r3, [sp, #0]
 80081f0:	4622      	mov	r2, r4
 80081f2:	4b07      	ldr	r3, [pc, #28]	; (8008210 <_svfiprintf_r+0x1ec>)
 80081f4:	a904      	add	r1, sp, #16
 80081f6:	4640      	mov	r0, r8
 80081f8:	f000 f882 	bl	8008300 <_printf_i>
 80081fc:	e7ea      	b.n	80081d4 <_svfiprintf_r+0x1b0>
 80081fe:	bf00      	nop
 8008200:	08034d09 	.word	0x08034d09
 8008204:	08034d0f 	.word	0x08034d0f
 8008208:	08034d13 	.word	0x08034d13
 800820c:	00000000 	.word	0x00000000
 8008210:	08007f71 	.word	0x08007f71

08008214 <_printf_common>:
 8008214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008218:	4691      	mov	r9, r2
 800821a:	461f      	mov	r7, r3
 800821c:	688a      	ldr	r2, [r1, #8]
 800821e:	690b      	ldr	r3, [r1, #16]
 8008220:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008224:	4293      	cmp	r3, r2
 8008226:	bfb8      	it	lt
 8008228:	4613      	movlt	r3, r2
 800822a:	f8c9 3000 	str.w	r3, [r9]
 800822e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008232:	4606      	mov	r6, r0
 8008234:	460c      	mov	r4, r1
 8008236:	b112      	cbz	r2, 800823e <_printf_common+0x2a>
 8008238:	3301      	adds	r3, #1
 800823a:	f8c9 3000 	str.w	r3, [r9]
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	0699      	lsls	r1, r3, #26
 8008242:	bf42      	ittt	mi
 8008244:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008248:	3302      	addmi	r3, #2
 800824a:	f8c9 3000 	strmi.w	r3, [r9]
 800824e:	6825      	ldr	r5, [r4, #0]
 8008250:	f015 0506 	ands.w	r5, r5, #6
 8008254:	d107      	bne.n	8008266 <_printf_common+0x52>
 8008256:	f104 0a19 	add.w	sl, r4, #25
 800825a:	68e3      	ldr	r3, [r4, #12]
 800825c:	f8d9 2000 	ldr.w	r2, [r9]
 8008260:	1a9b      	subs	r3, r3, r2
 8008262:	42ab      	cmp	r3, r5
 8008264:	dc28      	bgt.n	80082b8 <_printf_common+0xa4>
 8008266:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800826a:	6822      	ldr	r2, [r4, #0]
 800826c:	3300      	adds	r3, #0
 800826e:	bf18      	it	ne
 8008270:	2301      	movne	r3, #1
 8008272:	0692      	lsls	r2, r2, #26
 8008274:	d42d      	bmi.n	80082d2 <_printf_common+0xbe>
 8008276:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800827a:	4639      	mov	r1, r7
 800827c:	4630      	mov	r0, r6
 800827e:	47c0      	blx	r8
 8008280:	3001      	adds	r0, #1
 8008282:	d020      	beq.n	80082c6 <_printf_common+0xb2>
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	68e5      	ldr	r5, [r4, #12]
 8008288:	f8d9 2000 	ldr.w	r2, [r9]
 800828c:	f003 0306 	and.w	r3, r3, #6
 8008290:	2b04      	cmp	r3, #4
 8008292:	bf08      	it	eq
 8008294:	1aad      	subeq	r5, r5, r2
 8008296:	68a3      	ldr	r3, [r4, #8]
 8008298:	6922      	ldr	r2, [r4, #16]
 800829a:	bf0c      	ite	eq
 800829c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082a0:	2500      	movne	r5, #0
 80082a2:	4293      	cmp	r3, r2
 80082a4:	bfc4      	itt	gt
 80082a6:	1a9b      	subgt	r3, r3, r2
 80082a8:	18ed      	addgt	r5, r5, r3
 80082aa:	f04f 0900 	mov.w	r9, #0
 80082ae:	341a      	adds	r4, #26
 80082b0:	454d      	cmp	r5, r9
 80082b2:	d11a      	bne.n	80082ea <_printf_common+0xd6>
 80082b4:	2000      	movs	r0, #0
 80082b6:	e008      	b.n	80082ca <_printf_common+0xb6>
 80082b8:	2301      	movs	r3, #1
 80082ba:	4652      	mov	r2, sl
 80082bc:	4639      	mov	r1, r7
 80082be:	4630      	mov	r0, r6
 80082c0:	47c0      	blx	r8
 80082c2:	3001      	adds	r0, #1
 80082c4:	d103      	bne.n	80082ce <_printf_common+0xba>
 80082c6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ce:	3501      	adds	r5, #1
 80082d0:	e7c3      	b.n	800825a <_printf_common+0x46>
 80082d2:	18e1      	adds	r1, r4, r3
 80082d4:	1c5a      	adds	r2, r3, #1
 80082d6:	2030      	movs	r0, #48	; 0x30
 80082d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80082dc:	4422      	add	r2, r4
 80082de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80082e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80082e6:	3302      	adds	r3, #2
 80082e8:	e7c5      	b.n	8008276 <_printf_common+0x62>
 80082ea:	2301      	movs	r3, #1
 80082ec:	4622      	mov	r2, r4
 80082ee:	4639      	mov	r1, r7
 80082f0:	4630      	mov	r0, r6
 80082f2:	47c0      	blx	r8
 80082f4:	3001      	adds	r0, #1
 80082f6:	d0e6      	beq.n	80082c6 <_printf_common+0xb2>
 80082f8:	f109 0901 	add.w	r9, r9, #1
 80082fc:	e7d8      	b.n	80082b0 <_printf_common+0x9c>
	...

08008300 <_printf_i>:
 8008300:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008304:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008308:	460c      	mov	r4, r1
 800830a:	7e09      	ldrb	r1, [r1, #24]
 800830c:	b085      	sub	sp, #20
 800830e:	296e      	cmp	r1, #110	; 0x6e
 8008310:	4617      	mov	r7, r2
 8008312:	4606      	mov	r6, r0
 8008314:	4698      	mov	r8, r3
 8008316:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008318:	f000 80b3 	beq.w	8008482 <_printf_i+0x182>
 800831c:	d822      	bhi.n	8008364 <_printf_i+0x64>
 800831e:	2963      	cmp	r1, #99	; 0x63
 8008320:	d036      	beq.n	8008390 <_printf_i+0x90>
 8008322:	d80a      	bhi.n	800833a <_printf_i+0x3a>
 8008324:	2900      	cmp	r1, #0
 8008326:	f000 80b9 	beq.w	800849c <_printf_i+0x19c>
 800832a:	2958      	cmp	r1, #88	; 0x58
 800832c:	f000 8083 	beq.w	8008436 <_printf_i+0x136>
 8008330:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008334:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008338:	e032      	b.n	80083a0 <_printf_i+0xa0>
 800833a:	2964      	cmp	r1, #100	; 0x64
 800833c:	d001      	beq.n	8008342 <_printf_i+0x42>
 800833e:	2969      	cmp	r1, #105	; 0x69
 8008340:	d1f6      	bne.n	8008330 <_printf_i+0x30>
 8008342:	6820      	ldr	r0, [r4, #0]
 8008344:	6813      	ldr	r3, [r2, #0]
 8008346:	0605      	lsls	r5, r0, #24
 8008348:	f103 0104 	add.w	r1, r3, #4
 800834c:	d52a      	bpl.n	80083a4 <_printf_i+0xa4>
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6011      	str	r1, [r2, #0]
 8008352:	2b00      	cmp	r3, #0
 8008354:	da03      	bge.n	800835e <_printf_i+0x5e>
 8008356:	222d      	movs	r2, #45	; 0x2d
 8008358:	425b      	negs	r3, r3
 800835a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800835e:	486f      	ldr	r0, [pc, #444]	; (800851c <_printf_i+0x21c>)
 8008360:	220a      	movs	r2, #10
 8008362:	e039      	b.n	80083d8 <_printf_i+0xd8>
 8008364:	2973      	cmp	r1, #115	; 0x73
 8008366:	f000 809d 	beq.w	80084a4 <_printf_i+0x1a4>
 800836a:	d808      	bhi.n	800837e <_printf_i+0x7e>
 800836c:	296f      	cmp	r1, #111	; 0x6f
 800836e:	d020      	beq.n	80083b2 <_printf_i+0xb2>
 8008370:	2970      	cmp	r1, #112	; 0x70
 8008372:	d1dd      	bne.n	8008330 <_printf_i+0x30>
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	f043 0320 	orr.w	r3, r3, #32
 800837a:	6023      	str	r3, [r4, #0]
 800837c:	e003      	b.n	8008386 <_printf_i+0x86>
 800837e:	2975      	cmp	r1, #117	; 0x75
 8008380:	d017      	beq.n	80083b2 <_printf_i+0xb2>
 8008382:	2978      	cmp	r1, #120	; 0x78
 8008384:	d1d4      	bne.n	8008330 <_printf_i+0x30>
 8008386:	2378      	movs	r3, #120	; 0x78
 8008388:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800838c:	4864      	ldr	r0, [pc, #400]	; (8008520 <_printf_i+0x220>)
 800838e:	e055      	b.n	800843c <_printf_i+0x13c>
 8008390:	6813      	ldr	r3, [r2, #0]
 8008392:	1d19      	adds	r1, r3, #4
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6011      	str	r1, [r2, #0]
 8008398:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800839c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80083a0:	2301      	movs	r3, #1
 80083a2:	e08c      	b.n	80084be <_printf_i+0x1be>
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	6011      	str	r1, [r2, #0]
 80083a8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80083ac:	bf18      	it	ne
 80083ae:	b21b      	sxthne	r3, r3
 80083b0:	e7cf      	b.n	8008352 <_printf_i+0x52>
 80083b2:	6813      	ldr	r3, [r2, #0]
 80083b4:	6825      	ldr	r5, [r4, #0]
 80083b6:	1d18      	adds	r0, r3, #4
 80083b8:	6010      	str	r0, [r2, #0]
 80083ba:	0628      	lsls	r0, r5, #24
 80083bc:	d501      	bpl.n	80083c2 <_printf_i+0xc2>
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	e002      	b.n	80083c8 <_printf_i+0xc8>
 80083c2:	0668      	lsls	r0, r5, #25
 80083c4:	d5fb      	bpl.n	80083be <_printf_i+0xbe>
 80083c6:	881b      	ldrh	r3, [r3, #0]
 80083c8:	4854      	ldr	r0, [pc, #336]	; (800851c <_printf_i+0x21c>)
 80083ca:	296f      	cmp	r1, #111	; 0x6f
 80083cc:	bf14      	ite	ne
 80083ce:	220a      	movne	r2, #10
 80083d0:	2208      	moveq	r2, #8
 80083d2:	2100      	movs	r1, #0
 80083d4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80083d8:	6865      	ldr	r5, [r4, #4]
 80083da:	60a5      	str	r5, [r4, #8]
 80083dc:	2d00      	cmp	r5, #0
 80083de:	f2c0 8095 	blt.w	800850c <_printf_i+0x20c>
 80083e2:	6821      	ldr	r1, [r4, #0]
 80083e4:	f021 0104 	bic.w	r1, r1, #4
 80083e8:	6021      	str	r1, [r4, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d13d      	bne.n	800846a <_printf_i+0x16a>
 80083ee:	2d00      	cmp	r5, #0
 80083f0:	f040 808e 	bne.w	8008510 <_printf_i+0x210>
 80083f4:	4665      	mov	r5, ip
 80083f6:	2a08      	cmp	r2, #8
 80083f8:	d10b      	bne.n	8008412 <_printf_i+0x112>
 80083fa:	6823      	ldr	r3, [r4, #0]
 80083fc:	07db      	lsls	r3, r3, #31
 80083fe:	d508      	bpl.n	8008412 <_printf_i+0x112>
 8008400:	6923      	ldr	r3, [r4, #16]
 8008402:	6862      	ldr	r2, [r4, #4]
 8008404:	429a      	cmp	r2, r3
 8008406:	bfde      	ittt	le
 8008408:	2330      	movle	r3, #48	; 0x30
 800840a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800840e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008412:	ebac 0305 	sub.w	r3, ip, r5
 8008416:	6123      	str	r3, [r4, #16]
 8008418:	f8cd 8000 	str.w	r8, [sp]
 800841c:	463b      	mov	r3, r7
 800841e:	aa03      	add	r2, sp, #12
 8008420:	4621      	mov	r1, r4
 8008422:	4630      	mov	r0, r6
 8008424:	f7ff fef6 	bl	8008214 <_printf_common>
 8008428:	3001      	adds	r0, #1
 800842a:	d14d      	bne.n	80084c8 <_printf_i+0x1c8>
 800842c:	f04f 30ff 	mov.w	r0, #4294967295
 8008430:	b005      	add	sp, #20
 8008432:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008436:	4839      	ldr	r0, [pc, #228]	; (800851c <_printf_i+0x21c>)
 8008438:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800843c:	6813      	ldr	r3, [r2, #0]
 800843e:	6821      	ldr	r1, [r4, #0]
 8008440:	1d1d      	adds	r5, r3, #4
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6015      	str	r5, [r2, #0]
 8008446:	060a      	lsls	r2, r1, #24
 8008448:	d50b      	bpl.n	8008462 <_printf_i+0x162>
 800844a:	07ca      	lsls	r2, r1, #31
 800844c:	bf44      	itt	mi
 800844e:	f041 0120 	orrmi.w	r1, r1, #32
 8008452:	6021      	strmi	r1, [r4, #0]
 8008454:	b91b      	cbnz	r3, 800845e <_printf_i+0x15e>
 8008456:	6822      	ldr	r2, [r4, #0]
 8008458:	f022 0220 	bic.w	r2, r2, #32
 800845c:	6022      	str	r2, [r4, #0]
 800845e:	2210      	movs	r2, #16
 8008460:	e7b7      	b.n	80083d2 <_printf_i+0xd2>
 8008462:	064d      	lsls	r5, r1, #25
 8008464:	bf48      	it	mi
 8008466:	b29b      	uxthmi	r3, r3
 8008468:	e7ef      	b.n	800844a <_printf_i+0x14a>
 800846a:	4665      	mov	r5, ip
 800846c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008470:	fb02 3311 	mls	r3, r2, r1, r3
 8008474:	5cc3      	ldrb	r3, [r0, r3]
 8008476:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800847a:	460b      	mov	r3, r1
 800847c:	2900      	cmp	r1, #0
 800847e:	d1f5      	bne.n	800846c <_printf_i+0x16c>
 8008480:	e7b9      	b.n	80083f6 <_printf_i+0xf6>
 8008482:	6813      	ldr	r3, [r2, #0]
 8008484:	6825      	ldr	r5, [r4, #0]
 8008486:	6961      	ldr	r1, [r4, #20]
 8008488:	1d18      	adds	r0, r3, #4
 800848a:	6010      	str	r0, [r2, #0]
 800848c:	0628      	lsls	r0, r5, #24
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	d501      	bpl.n	8008496 <_printf_i+0x196>
 8008492:	6019      	str	r1, [r3, #0]
 8008494:	e002      	b.n	800849c <_printf_i+0x19c>
 8008496:	066a      	lsls	r2, r5, #25
 8008498:	d5fb      	bpl.n	8008492 <_printf_i+0x192>
 800849a:	8019      	strh	r1, [r3, #0]
 800849c:	2300      	movs	r3, #0
 800849e:	6123      	str	r3, [r4, #16]
 80084a0:	4665      	mov	r5, ip
 80084a2:	e7b9      	b.n	8008418 <_printf_i+0x118>
 80084a4:	6813      	ldr	r3, [r2, #0]
 80084a6:	1d19      	adds	r1, r3, #4
 80084a8:	6011      	str	r1, [r2, #0]
 80084aa:	681d      	ldr	r5, [r3, #0]
 80084ac:	6862      	ldr	r2, [r4, #4]
 80084ae:	2100      	movs	r1, #0
 80084b0:	4628      	mov	r0, r5
 80084b2:	f7f7 fe9d 	bl	80001f0 <memchr>
 80084b6:	b108      	cbz	r0, 80084bc <_printf_i+0x1bc>
 80084b8:	1b40      	subs	r0, r0, r5
 80084ba:	6060      	str	r0, [r4, #4]
 80084bc:	6863      	ldr	r3, [r4, #4]
 80084be:	6123      	str	r3, [r4, #16]
 80084c0:	2300      	movs	r3, #0
 80084c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084c6:	e7a7      	b.n	8008418 <_printf_i+0x118>
 80084c8:	6923      	ldr	r3, [r4, #16]
 80084ca:	462a      	mov	r2, r5
 80084cc:	4639      	mov	r1, r7
 80084ce:	4630      	mov	r0, r6
 80084d0:	47c0      	blx	r8
 80084d2:	3001      	adds	r0, #1
 80084d4:	d0aa      	beq.n	800842c <_printf_i+0x12c>
 80084d6:	6823      	ldr	r3, [r4, #0]
 80084d8:	079b      	lsls	r3, r3, #30
 80084da:	d413      	bmi.n	8008504 <_printf_i+0x204>
 80084dc:	68e0      	ldr	r0, [r4, #12]
 80084de:	9b03      	ldr	r3, [sp, #12]
 80084e0:	4298      	cmp	r0, r3
 80084e2:	bfb8      	it	lt
 80084e4:	4618      	movlt	r0, r3
 80084e6:	e7a3      	b.n	8008430 <_printf_i+0x130>
 80084e8:	2301      	movs	r3, #1
 80084ea:	464a      	mov	r2, r9
 80084ec:	4639      	mov	r1, r7
 80084ee:	4630      	mov	r0, r6
 80084f0:	47c0      	blx	r8
 80084f2:	3001      	adds	r0, #1
 80084f4:	d09a      	beq.n	800842c <_printf_i+0x12c>
 80084f6:	3501      	adds	r5, #1
 80084f8:	68e3      	ldr	r3, [r4, #12]
 80084fa:	9a03      	ldr	r2, [sp, #12]
 80084fc:	1a9b      	subs	r3, r3, r2
 80084fe:	42ab      	cmp	r3, r5
 8008500:	dcf2      	bgt.n	80084e8 <_printf_i+0x1e8>
 8008502:	e7eb      	b.n	80084dc <_printf_i+0x1dc>
 8008504:	2500      	movs	r5, #0
 8008506:	f104 0919 	add.w	r9, r4, #25
 800850a:	e7f5      	b.n	80084f8 <_printf_i+0x1f8>
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1ac      	bne.n	800846a <_printf_i+0x16a>
 8008510:	7803      	ldrb	r3, [r0, #0]
 8008512:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008516:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800851a:	e76c      	b.n	80083f6 <_printf_i+0xf6>
 800851c:	08034d1a 	.word	0x08034d1a
 8008520:	08034d2b 	.word	0x08034d2b

08008524 <memcpy>:
 8008524:	b510      	push	{r4, lr}
 8008526:	1e43      	subs	r3, r0, #1
 8008528:	440a      	add	r2, r1
 800852a:	4291      	cmp	r1, r2
 800852c:	d100      	bne.n	8008530 <memcpy+0xc>
 800852e:	bd10      	pop	{r4, pc}
 8008530:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008534:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008538:	e7f7      	b.n	800852a <memcpy+0x6>

0800853a <memmove>:
 800853a:	4288      	cmp	r0, r1
 800853c:	b510      	push	{r4, lr}
 800853e:	eb01 0302 	add.w	r3, r1, r2
 8008542:	d807      	bhi.n	8008554 <memmove+0x1a>
 8008544:	1e42      	subs	r2, r0, #1
 8008546:	4299      	cmp	r1, r3
 8008548:	d00a      	beq.n	8008560 <memmove+0x26>
 800854a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800854e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008552:	e7f8      	b.n	8008546 <memmove+0xc>
 8008554:	4283      	cmp	r3, r0
 8008556:	d9f5      	bls.n	8008544 <memmove+0xa>
 8008558:	1881      	adds	r1, r0, r2
 800855a:	1ad2      	subs	r2, r2, r3
 800855c:	42d3      	cmn	r3, r2
 800855e:	d100      	bne.n	8008562 <memmove+0x28>
 8008560:	bd10      	pop	{r4, pc}
 8008562:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008566:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800856a:	e7f7      	b.n	800855c <memmove+0x22>

0800856c <_free_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4605      	mov	r5, r0
 8008570:	2900      	cmp	r1, #0
 8008572:	d045      	beq.n	8008600 <_free_r+0x94>
 8008574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008578:	1f0c      	subs	r4, r1, #4
 800857a:	2b00      	cmp	r3, #0
 800857c:	bfb8      	it	lt
 800857e:	18e4      	addlt	r4, r4, r3
 8008580:	f000 f8d2 	bl	8008728 <__malloc_lock>
 8008584:	4a1f      	ldr	r2, [pc, #124]	; (8008604 <_free_r+0x98>)
 8008586:	6813      	ldr	r3, [r2, #0]
 8008588:	4610      	mov	r0, r2
 800858a:	b933      	cbnz	r3, 800859a <_free_r+0x2e>
 800858c:	6063      	str	r3, [r4, #4]
 800858e:	6014      	str	r4, [r2, #0]
 8008590:	4628      	mov	r0, r5
 8008592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008596:	f000 b8c8 	b.w	800872a <__malloc_unlock>
 800859a:	42a3      	cmp	r3, r4
 800859c:	d90c      	bls.n	80085b8 <_free_r+0x4c>
 800859e:	6821      	ldr	r1, [r4, #0]
 80085a0:	1862      	adds	r2, r4, r1
 80085a2:	4293      	cmp	r3, r2
 80085a4:	bf04      	itt	eq
 80085a6:	681a      	ldreq	r2, [r3, #0]
 80085a8:	685b      	ldreq	r3, [r3, #4]
 80085aa:	6063      	str	r3, [r4, #4]
 80085ac:	bf04      	itt	eq
 80085ae:	1852      	addeq	r2, r2, r1
 80085b0:	6022      	streq	r2, [r4, #0]
 80085b2:	6004      	str	r4, [r0, #0]
 80085b4:	e7ec      	b.n	8008590 <_free_r+0x24>
 80085b6:	4613      	mov	r3, r2
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	b10a      	cbz	r2, 80085c0 <_free_r+0x54>
 80085bc:	42a2      	cmp	r2, r4
 80085be:	d9fa      	bls.n	80085b6 <_free_r+0x4a>
 80085c0:	6819      	ldr	r1, [r3, #0]
 80085c2:	1858      	adds	r0, r3, r1
 80085c4:	42a0      	cmp	r0, r4
 80085c6:	d10b      	bne.n	80085e0 <_free_r+0x74>
 80085c8:	6820      	ldr	r0, [r4, #0]
 80085ca:	4401      	add	r1, r0
 80085cc:	1858      	adds	r0, r3, r1
 80085ce:	4282      	cmp	r2, r0
 80085d0:	6019      	str	r1, [r3, #0]
 80085d2:	d1dd      	bne.n	8008590 <_free_r+0x24>
 80085d4:	6810      	ldr	r0, [r2, #0]
 80085d6:	6852      	ldr	r2, [r2, #4]
 80085d8:	605a      	str	r2, [r3, #4]
 80085da:	4401      	add	r1, r0
 80085dc:	6019      	str	r1, [r3, #0]
 80085de:	e7d7      	b.n	8008590 <_free_r+0x24>
 80085e0:	d902      	bls.n	80085e8 <_free_r+0x7c>
 80085e2:	230c      	movs	r3, #12
 80085e4:	602b      	str	r3, [r5, #0]
 80085e6:	e7d3      	b.n	8008590 <_free_r+0x24>
 80085e8:	6820      	ldr	r0, [r4, #0]
 80085ea:	1821      	adds	r1, r4, r0
 80085ec:	428a      	cmp	r2, r1
 80085ee:	bf04      	itt	eq
 80085f0:	6811      	ldreq	r1, [r2, #0]
 80085f2:	6852      	ldreq	r2, [r2, #4]
 80085f4:	6062      	str	r2, [r4, #4]
 80085f6:	bf04      	itt	eq
 80085f8:	1809      	addeq	r1, r1, r0
 80085fa:	6021      	streq	r1, [r4, #0]
 80085fc:	605c      	str	r4, [r3, #4]
 80085fe:	e7c7      	b.n	8008590 <_free_r+0x24>
 8008600:	bd38      	pop	{r3, r4, r5, pc}
 8008602:	bf00      	nop
 8008604:	20000130 	.word	0x20000130

08008608 <_malloc_r>:
 8008608:	b570      	push	{r4, r5, r6, lr}
 800860a:	1ccd      	adds	r5, r1, #3
 800860c:	f025 0503 	bic.w	r5, r5, #3
 8008610:	3508      	adds	r5, #8
 8008612:	2d0c      	cmp	r5, #12
 8008614:	bf38      	it	cc
 8008616:	250c      	movcc	r5, #12
 8008618:	2d00      	cmp	r5, #0
 800861a:	4606      	mov	r6, r0
 800861c:	db01      	blt.n	8008622 <_malloc_r+0x1a>
 800861e:	42a9      	cmp	r1, r5
 8008620:	d903      	bls.n	800862a <_malloc_r+0x22>
 8008622:	230c      	movs	r3, #12
 8008624:	6033      	str	r3, [r6, #0]
 8008626:	2000      	movs	r0, #0
 8008628:	bd70      	pop	{r4, r5, r6, pc}
 800862a:	f000 f87d 	bl	8008728 <__malloc_lock>
 800862e:	4a21      	ldr	r2, [pc, #132]	; (80086b4 <_malloc_r+0xac>)
 8008630:	6814      	ldr	r4, [r2, #0]
 8008632:	4621      	mov	r1, r4
 8008634:	b991      	cbnz	r1, 800865c <_malloc_r+0x54>
 8008636:	4c20      	ldr	r4, [pc, #128]	; (80086b8 <_malloc_r+0xb0>)
 8008638:	6823      	ldr	r3, [r4, #0]
 800863a:	b91b      	cbnz	r3, 8008644 <_malloc_r+0x3c>
 800863c:	4630      	mov	r0, r6
 800863e:	f000 f863 	bl	8008708 <_sbrk_r>
 8008642:	6020      	str	r0, [r4, #0]
 8008644:	4629      	mov	r1, r5
 8008646:	4630      	mov	r0, r6
 8008648:	f000 f85e 	bl	8008708 <_sbrk_r>
 800864c:	1c43      	adds	r3, r0, #1
 800864e:	d124      	bne.n	800869a <_malloc_r+0x92>
 8008650:	230c      	movs	r3, #12
 8008652:	6033      	str	r3, [r6, #0]
 8008654:	4630      	mov	r0, r6
 8008656:	f000 f868 	bl	800872a <__malloc_unlock>
 800865a:	e7e4      	b.n	8008626 <_malloc_r+0x1e>
 800865c:	680b      	ldr	r3, [r1, #0]
 800865e:	1b5b      	subs	r3, r3, r5
 8008660:	d418      	bmi.n	8008694 <_malloc_r+0x8c>
 8008662:	2b0b      	cmp	r3, #11
 8008664:	d90f      	bls.n	8008686 <_malloc_r+0x7e>
 8008666:	600b      	str	r3, [r1, #0]
 8008668:	50cd      	str	r5, [r1, r3]
 800866a:	18cc      	adds	r4, r1, r3
 800866c:	4630      	mov	r0, r6
 800866e:	f000 f85c 	bl	800872a <__malloc_unlock>
 8008672:	f104 000b 	add.w	r0, r4, #11
 8008676:	1d23      	adds	r3, r4, #4
 8008678:	f020 0007 	bic.w	r0, r0, #7
 800867c:	1ac3      	subs	r3, r0, r3
 800867e:	d0d3      	beq.n	8008628 <_malloc_r+0x20>
 8008680:	425a      	negs	r2, r3
 8008682:	50e2      	str	r2, [r4, r3]
 8008684:	e7d0      	b.n	8008628 <_malloc_r+0x20>
 8008686:	428c      	cmp	r4, r1
 8008688:	684b      	ldr	r3, [r1, #4]
 800868a:	bf16      	itet	ne
 800868c:	6063      	strne	r3, [r4, #4]
 800868e:	6013      	streq	r3, [r2, #0]
 8008690:	460c      	movne	r4, r1
 8008692:	e7eb      	b.n	800866c <_malloc_r+0x64>
 8008694:	460c      	mov	r4, r1
 8008696:	6849      	ldr	r1, [r1, #4]
 8008698:	e7cc      	b.n	8008634 <_malloc_r+0x2c>
 800869a:	1cc4      	adds	r4, r0, #3
 800869c:	f024 0403 	bic.w	r4, r4, #3
 80086a0:	42a0      	cmp	r0, r4
 80086a2:	d005      	beq.n	80086b0 <_malloc_r+0xa8>
 80086a4:	1a21      	subs	r1, r4, r0
 80086a6:	4630      	mov	r0, r6
 80086a8:	f000 f82e 	bl	8008708 <_sbrk_r>
 80086ac:	3001      	adds	r0, #1
 80086ae:	d0cf      	beq.n	8008650 <_malloc_r+0x48>
 80086b0:	6025      	str	r5, [r4, #0]
 80086b2:	e7db      	b.n	800866c <_malloc_r+0x64>
 80086b4:	20000130 	.word	0x20000130
 80086b8:	20000134 	.word	0x20000134

080086bc <_realloc_r>:
 80086bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086be:	4607      	mov	r7, r0
 80086c0:	4614      	mov	r4, r2
 80086c2:	460e      	mov	r6, r1
 80086c4:	b921      	cbnz	r1, 80086d0 <_realloc_r+0x14>
 80086c6:	4611      	mov	r1, r2
 80086c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80086cc:	f7ff bf9c 	b.w	8008608 <_malloc_r>
 80086d0:	b922      	cbnz	r2, 80086dc <_realloc_r+0x20>
 80086d2:	f7ff ff4b 	bl	800856c <_free_r>
 80086d6:	4625      	mov	r5, r4
 80086d8:	4628      	mov	r0, r5
 80086da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086dc:	f000 f826 	bl	800872c <_malloc_usable_size_r>
 80086e0:	42a0      	cmp	r0, r4
 80086e2:	d20f      	bcs.n	8008704 <_realloc_r+0x48>
 80086e4:	4621      	mov	r1, r4
 80086e6:	4638      	mov	r0, r7
 80086e8:	f7ff ff8e 	bl	8008608 <_malloc_r>
 80086ec:	4605      	mov	r5, r0
 80086ee:	2800      	cmp	r0, #0
 80086f0:	d0f2      	beq.n	80086d8 <_realloc_r+0x1c>
 80086f2:	4631      	mov	r1, r6
 80086f4:	4622      	mov	r2, r4
 80086f6:	f7ff ff15 	bl	8008524 <memcpy>
 80086fa:	4631      	mov	r1, r6
 80086fc:	4638      	mov	r0, r7
 80086fe:	f7ff ff35 	bl	800856c <_free_r>
 8008702:	e7e9      	b.n	80086d8 <_realloc_r+0x1c>
 8008704:	4635      	mov	r5, r6
 8008706:	e7e7      	b.n	80086d8 <_realloc_r+0x1c>

08008708 <_sbrk_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	4c06      	ldr	r4, [pc, #24]	; (8008724 <_sbrk_r+0x1c>)
 800870c:	2300      	movs	r3, #0
 800870e:	4605      	mov	r5, r0
 8008710:	4608      	mov	r0, r1
 8008712:	6023      	str	r3, [r4, #0]
 8008714:	f7fe fc84 	bl	8007020 <_sbrk>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d102      	bne.n	8008722 <_sbrk_r+0x1a>
 800871c:	6823      	ldr	r3, [r4, #0]
 800871e:	b103      	cbz	r3, 8008722 <_sbrk_r+0x1a>
 8008720:	602b      	str	r3, [r5, #0]
 8008722:	bd38      	pop	{r3, r4, r5, pc}
 8008724:	2000085c 	.word	0x2000085c

08008728 <__malloc_lock>:
 8008728:	4770      	bx	lr

0800872a <__malloc_unlock>:
 800872a:	4770      	bx	lr

0800872c <_malloc_usable_size_r>:
 800872c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008730:	1f18      	subs	r0, r3, #4
 8008732:	2b00      	cmp	r3, #0
 8008734:	bfbc      	itt	lt
 8008736:	580b      	ldrlt	r3, [r1, r0]
 8008738:	18c0      	addlt	r0, r0, r3
 800873a:	4770      	bx	lr

0800873c <trunc>:
 800873c:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 8008740:	ec5c bb10 	vmov	fp, ip, d0
 8008744:	f3cc 500a 	ubfx	r0, ip, #20, #11
 8008748:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800874c:	2913      	cmp	r1, #19
 800874e:	4664      	mov	r4, ip
 8008750:	dc11      	bgt.n	8008776 <trunc+0x3a>
 8008752:	2900      	cmp	r1, #0
 8008754:	bfa7      	ittee	ge
 8008756:	4b15      	ldrge	r3, [pc, #84]	; (80087ac <trunc+0x70>)
 8008758:	fa43 f101 	asrge.w	r1, r3, r1
 800875c:	2200      	movlt	r2, #0
 800875e:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 8008762:	bfa4      	itt	ge
 8008764:	2200      	movge	r2, #0
 8008766:	ea2c 0301 	bicge.w	r3, ip, r1
 800876a:	4693      	mov	fp, r2
 800876c:	469c      	mov	ip, r3
 800876e:	ec4c bb10 	vmov	d0, fp, ip
 8008772:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 8008776:	2933      	cmp	r1, #51	; 0x33
 8008778:	dd0d      	ble.n	8008796 <trunc+0x5a>
 800877a:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800877e:	d1f6      	bne.n	800876e <trunc+0x32>
 8008780:	4663      	mov	r3, ip
 8008782:	ee10 2a10 	vmov	r2, s0
 8008786:	ee10 0a10 	vmov	r0, s0
 800878a:	4621      	mov	r1, r4
 800878c:	f7f7 fd86 	bl	800029c <__adddf3>
 8008790:	4683      	mov	fp, r0
 8008792:	468c      	mov	ip, r1
 8008794:	e7eb      	b.n	800876e <trunc+0x32>
 8008796:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800879a:	f04f 33ff 	mov.w	r3, #4294967295
 800879e:	fa23 f000 	lsr.w	r0, r3, r0
 80087a2:	ea2b 0600 	bic.w	r6, fp, r0
 80087a6:	46b3      	mov	fp, r6
 80087a8:	46a4      	mov	ip, r4
 80087aa:	e7e0      	b.n	800876e <trunc+0x32>
 80087ac:	000fffff 	.word	0x000fffff

080087b0 <_init>:
 80087b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087b2:	bf00      	nop
 80087b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087b6:	bc08      	pop	{r3}
 80087b8:	469e      	mov	lr, r3
 80087ba:	4770      	bx	lr

080087bc <_fini>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	bf00      	nop
 80087c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c2:	bc08      	pop	{r3}
 80087c4:	469e      	mov	lr, r3
 80087c6:	4770      	bx	lr
