{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654670838898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654670838898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 03:47:18 2022 " "Processing started: Wed Jun 08 03:47:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654670838898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670838898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670838898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654670839273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654670839273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848168 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_bank.v(30) " "Verilog HDL information at register_bank.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654670848170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_block " "Found entity 1: carry_block" {  } { { "carry_block.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/carry_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1.v 1 1 " "Found 1 design units, including 1 entities, in source file block_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848183 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Block2.v(25) " "Verilog HDL Expression warning at Block2.v(25): truncated literal to match 5 bits" {  } { { "Block2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block2.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654670848184 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Block2.v(29) " "Verilog HDL Expression warning at Block2.v(29): truncated literal to match 5 bits" {  } { { "Block2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block2.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654670848185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 1 1 " "Found 1 design units, including 1 entities, in source file block2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file super_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_register_bank " "Found entity 1: super_register_bank" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DATA_C super_register_bank.v(30) " "Verilog HDL Implicit Net warning at super_register_bank.v(30): created implicit net for \"DATA_C\"" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEL_C super_register_bank.v(30) " "Verilog HDL Implicit Net warning at super_register_bank.v(30): created implicit net for \"SEL_C\"" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEL_A super_register_bank.v(31) " "Verilog HDL Implicit Net warning at super_register_bank.v(31): created implicit net for \"SEL_A\"" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEL_B super_register_bank.v(31) " "Verilog HDL Implicit Net warning at super_register_bank.v(31): created implicit net for \"SEL_B\"" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Working_Register super_register_bank.v(31) " "Verilog HDL Implicit Net warning at super_register_bank.v(31): created implicit net for \"Working_Register\"" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654670848275 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_k " "Pin \"clk_k\" not connected" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 72 56 224 88 "clk_k" "" } { 64 224 336 81 "clk_k" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1654670848279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 528 160 376 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848347 ""}  } { { "rom1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654670848347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr91 " "Found entity 1: altsyncram_mr91" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mr91 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated " "Elaborating entity \"altsyncram_mr91\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 152 288 488 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(15) " "Verilog HDL assignment warning at fetch.v(15): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654670848404 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst10 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst10\"" {  } { { "uc1.bdf" "inst10" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 352 208 408 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848404 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1OUT Block_1.v(9) " "Verilog HDL Always Construct warning at Block_1.v(9): inferring latch(es) for variable \"B1OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848405 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1OUT Block_1.v(9) " "Inferred latch for \"B1OUT\" at Block_1.v(9)" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848405 "|uc1|Block1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 416 1120 1288 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848405 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848406 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848406 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(9) " "Inferred latch for \"z\[0\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(9) " "Inferred latch for \"z\[1\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(9) " "Inferred latch for \"z\[2\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(9) " "Inferred latch for \"z\[3\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(9) " "Inferred latch for \"z\[4\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(9) " "Inferred latch for \"z\[5\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(9) " "Inferred latch for \"z\[6\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(9) " "Inferred latch for \"z\[7\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(9) " "Inferred latch for \"z\[8\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(9) " "Inferred latch for \"z\[9\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(9) " "Inferred latch for \"z\[10\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(9) " "Inferred latch for \"z\[11\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(9) " "Inferred latch for \"z\[12\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(9) " "Inferred latch for \"z\[13\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(9) " "Inferred latch for \"z\[14\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(9) " "Inferred latch for \"z\[15\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(9) " "Inferred latch for \"cy_out\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block carry_block:inst8 " "Elaborating entity \"carry_block\" for hierarchy \"carry_block:inst8\"" {  } { { "uc1.bdf" "inst8" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 544 1136 1280 656 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 56 856 1064 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848408 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(38) " "Verilog HDL Always Construct warning at decoder.v(38): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(38) " "Verilog HDL Always Construct warning at decoder.v(38): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(41) " "Verilog HDL Always Construct warning at decoder.v(41): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(41) " "Verilog HDL Always Construct warning at decoder.v(41): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(44) " "Verilog HDL Always Construct warning at decoder.v(44): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(51) " "Verilog HDL Always Construct warning at decoder.v(51): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(56) " "Verilog HDL Always Construct warning at decoder.v(56): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(23) " "Verilog HDL Case Statement warning at decoder.v(23): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SH decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"SH\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KMux decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"KMux\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MR decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"MR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"MW\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_B decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_C decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Sel_C\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Type decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Type\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dadd decoder.v(18) " "Verilog HDL Always Construct warning at decoder.v(18): inferring latch(es) for variable \"Dadd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[0\] decoder.v(18) " "Inferred latch for \"Dadd\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[1\] decoder.v(18) " "Inferred latch for \"Dadd\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[2\] decoder.v(18) " "Inferred latch for \"Dadd\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[3\] decoder.v(18) " "Inferred latch for \"Dadd\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[4\] decoder.v(18) " "Inferred latch for \"Dadd\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848410 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[5\] decoder.v(18) " "Inferred latch for \"Dadd\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[6\] decoder.v(18) " "Inferred latch for \"Dadd\[6\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[7\] decoder.v(18) " "Inferred latch for \"Dadd\[7\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[8\] decoder.v(18) " "Inferred latch for \"Dadd\[8\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[9\] decoder.v(18) " "Inferred latch for \"Dadd\[9\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[0\] decoder.v(18) " "Inferred latch for \"Type\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[1\] decoder.v(18) " "Inferred latch for \"Type\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[2\] decoder.v(18) " "Inferred latch for \"Type\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[3\] decoder.v(18) " "Inferred latch for \"Type\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[4\] decoder.v(18) " "Inferred latch for \"Type\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[5\] decoder.v(18) " "Inferred latch for \"Type\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[6\] decoder.v(18) " "Inferred latch for \"Type\[6\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[0\] decoder.v(18) " "Inferred latch for \"Sel_C\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[1\] decoder.v(18) " "Inferred latch for \"Sel_C\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[2\] decoder.v(18) " "Inferred latch for \"Sel_C\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[3\] decoder.v(18) " "Inferred latch for \"Sel_C\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[4\] decoder.v(18) " "Inferred latch for \"Sel_C\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[5\] decoder.v(18) " "Inferred latch for \"Sel_C\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[0\] decoder.v(18) " "Inferred latch for \"Sel_B\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[1\] decoder.v(18) " "Inferred latch for \"Sel_B\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[2\] decoder.v(18) " "Inferred latch for \"Sel_B\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[3\] decoder.v(18) " "Inferred latch for \"Sel_B\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[4\] decoder.v(18) " "Inferred latch for \"Sel_B\[4\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[5\] decoder.v(18) " "Inferred latch for \"Sel_B\[5\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW decoder.v(18) " "Inferred latch for \"MW\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR decoder.v(18) " "Inferred latch for \"MR\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KMux decoder.v(18) " "Inferred latch for \"KMux\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[0\] decoder.v(18) " "Inferred latch for \"SH\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[1\] decoder.v(18) " "Inferred latch for \"SH\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] decoder.v(18) " "Inferred latch for \"ALUC\[0\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] decoder.v(18) " "Inferred latch for \"ALUC\[1\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] decoder.v(18) " "Inferred latch for \"ALUC\[2\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] decoder.v(18) " "Inferred latch for \"ALUC\[3\]\" at decoder.v(18)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848411 "|uc1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "uc1.bdf" "inst3" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 416 856 1000 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848439 ""}  } { { "mux2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654670848439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst2 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 600 664 920 840 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848484 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W_IN register_bank.v(40) " "Verilog HDL Always Construct warning at register_bank.v(40): variable \"W_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 register_bank.v(43) " "Verilog HDL Always Construct warning at register_bank.v(43): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 register_bank.v(44) " "Verilog HDL Always Construct warning at register_bank.v(44): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 register_bank.v(45) " "Verilog HDL Always Construct warning at register_bank.v(45): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 register_bank.v(46) " "Verilog HDL Always Construct warning at register_bank.v(46): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 register_bank.v(47) " "Verilog HDL Always Construct warning at register_bank.v(47): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 register_bank.v(48) " "Verilog HDL Always Construct warning at register_bank.v(48): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 register_bank.v(49) " "Verilog HDL Always Construct warning at register_bank.v(49): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 register_bank.v(50) " "Verilog HDL Always Construct warning at register_bank.v(50): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r8 register_bank.v(51) " "Verilog HDL Always Construct warning at register_bank.v(51): variable \"r8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848491 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r9 register_bank.v(52) " "Verilog HDL Always Construct warning at register_bank.v(52): variable \"r9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r10 register_bank.v(53) " "Verilog HDL Always Construct warning at register_bank.v(53): variable \"r10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r11 register_bank.v(54) " "Verilog HDL Always Construct warning at register_bank.v(54): variable \"r11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r12 register_bank.v(55) " "Verilog HDL Always Construct warning at register_bank.v(55): variable \"r12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r13 register_bank.v(56) " "Verilog HDL Always Construct warning at register_bank.v(56): variable \"r13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r14 register_bank.v(57) " "Verilog HDL Always Construct warning at register_bank.v(57): variable \"r14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r15 register_bank.v(58) " "Verilog HDL Always Construct warning at register_bank.v(58): variable \"r15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r16 register_bank.v(59) " "Verilog HDL Always Construct warning at register_bank.v(59): variable \"r16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r17 register_bank.v(60) " "Verilog HDL Always Construct warning at register_bank.v(60): variable \"r17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r18 register_bank.v(61) " "Verilog HDL Always Construct warning at register_bank.v(61): variable \"r18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r19 register_bank.v(62) " "Verilog HDL Always Construct warning at register_bank.v(62): variable \"r19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r20 register_bank.v(63) " "Verilog HDL Always Construct warning at register_bank.v(63): variable \"r20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r21 register_bank.v(64) " "Verilog HDL Always Construct warning at register_bank.v(64): variable \"r21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r22 register_bank.v(65) " "Verilog HDL Always Construct warning at register_bank.v(65): variable \"r22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r23 register_bank.v(66) " "Verilog HDL Always Construct warning at register_bank.v(66): variable \"r23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848492 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r24 register_bank.v(67) " "Verilog HDL Always Construct warning at register_bank.v(67): variable \"r24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r25 register_bank.v(68) " "Verilog HDL Always Construct warning at register_bank.v(68): variable \"r25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r26 register_bank.v(69) " "Verilog HDL Always Construct warning at register_bank.v(69): variable \"r26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r27 register_bank.v(70) " "Verilog HDL Always Construct warning at register_bank.v(70): variable \"r27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Input_Port_0 register_bank.v(71) " "Verilog HDL Always Construct warning at register_bank.v(71): variable \"Input_Port_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Input_Port_1 register_bank.v(72) " "Verilog HDL Always Construct warning at register_bank.v(72): variable \"Input_Port_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Port_0 register_bank.v(73) " "Verilog HDL Always Construct warning at register_bank.v(73): variable \"Output_Port_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Port_1 register_bank.v(74) " "Verilog HDL Always Construct warning at register_bank.v(74): variable \"Output_Port_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848493 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 register_bank.v(79) " "Verilog HDL Always Construct warning at register_bank.v(79): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848494 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 register_bank.v(80) " "Verilog HDL Always Construct warning at register_bank.v(80): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 register_bank.v(81) " "Verilog HDL Always Construct warning at register_bank.v(81): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 register_bank.v(82) " "Verilog HDL Always Construct warning at register_bank.v(82): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 register_bank.v(83) " "Verilog HDL Always Construct warning at register_bank.v(83): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 register_bank.v(84) " "Verilog HDL Always Construct warning at register_bank.v(84): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 register_bank.v(85) " "Verilog HDL Always Construct warning at register_bank.v(85): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 register_bank.v(86) " "Verilog HDL Always Construct warning at register_bank.v(86): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r8 register_bank.v(87) " "Verilog HDL Always Construct warning at register_bank.v(87): variable \"r8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r9 register_bank.v(88) " "Verilog HDL Always Construct warning at register_bank.v(88): variable \"r9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r10 register_bank.v(89) " "Verilog HDL Always Construct warning at register_bank.v(89): variable \"r10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r11 register_bank.v(90) " "Verilog HDL Always Construct warning at register_bank.v(90): variable \"r11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r12 register_bank.v(91) " "Verilog HDL Always Construct warning at register_bank.v(91): variable \"r12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r13 register_bank.v(92) " "Verilog HDL Always Construct warning at register_bank.v(92): variable \"r13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r14 register_bank.v(93) " "Verilog HDL Always Construct warning at register_bank.v(93): variable \"r14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r15 register_bank.v(94) " "Verilog HDL Always Construct warning at register_bank.v(94): variable \"r15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848495 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r16 register_bank.v(95) " "Verilog HDL Always Construct warning at register_bank.v(95): variable \"r16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r17 register_bank.v(96) " "Verilog HDL Always Construct warning at register_bank.v(96): variable \"r17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r18 register_bank.v(97) " "Verilog HDL Always Construct warning at register_bank.v(97): variable \"r18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r19 register_bank.v(98) " "Verilog HDL Always Construct warning at register_bank.v(98): variable \"r19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r20 register_bank.v(99) " "Verilog HDL Always Construct warning at register_bank.v(99): variable \"r20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r21 register_bank.v(100) " "Verilog HDL Always Construct warning at register_bank.v(100): variable \"r21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r22 register_bank.v(101) " "Verilog HDL Always Construct warning at register_bank.v(101): variable \"r22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r23 register_bank.v(102) " "Verilog HDL Always Construct warning at register_bank.v(102): variable \"r23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r24 register_bank.v(103) " "Verilog HDL Always Construct warning at register_bank.v(103): variable \"r24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r25 register_bank.v(104) " "Verilog HDL Always Construct warning at register_bank.v(104): variable \"r25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r26 register_bank.v(105) " "Verilog HDL Always Construct warning at register_bank.v(105): variable \"r26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r27 register_bank.v(106) " "Verilog HDL Always Construct warning at register_bank.v(106): variable \"r27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Input_Port_0 register_bank.v(107) " "Verilog HDL Always Construct warning at register_bank.v(107): variable \"Input_Port_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Input_Port_1 register_bank.v(108) " "Verilog HDL Always Construct warning at register_bank.v(108): variable \"Input_Port_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Port_0 register_bank.v(109) " "Verilog HDL Always Construct warning at register_bank.v(109): variable \"Output_Port_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Output_Port_1 register_bank.v(110) " "Verilog HDL Always Construct warning at register_bank.v(110): variable \"Output_Port_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848496 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Working_Reg register_bank.v(112) " "Verilog HDL Always Construct warning at register_bank.v(112): variable \"Working_Reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654670848497 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "register_bank.v(78) " "Verilog HDL Case Statement warning at register_bank.v(78): incomplete case statement has no default case item" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654670848497 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r8\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r9 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r9\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848498 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r10 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r10\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r11 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r11\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r12 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r12\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r13 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r13\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r14 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r14\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r15 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r15\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r16 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r16\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r17 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r17\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r18 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r18\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848499 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r19 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r19\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r20 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r20\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r21 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r21\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r22 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r22\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r23 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r23\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r24 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r24\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r25 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r25\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r26 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r26\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r27 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"r27\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Output_Port_0 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"Output_Port_0\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Output_Port_1 register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"Output_Port_1\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Working_Reg register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"Working_Reg\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_A register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"Data_A\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_B register_bank.v(30) " "Verilog HDL Always Construct warning at register_bank.v(30): inferring latch(es) for variable \"Data_B\", which holds its previous value in one or more paths through the always construct" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654670848500 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[0\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848503 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[1\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848503 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[2\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848503 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[3\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848503 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[4\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[5\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[6\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[7\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[8\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[9\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[10\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[11\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[12\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[13\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[14\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_1\[15\] register_bank.v(30) " "Inferred latch for \"Output_Port_1\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[0\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[1\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[2\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[3\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[4\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[5\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[6\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[7\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[8\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[9\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[10\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848504 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[11\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[12\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[13\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[14\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output_Port_0\[15\] register_bank.v(30) " "Inferred latch for \"Output_Port_0\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[0\] register_bank.v(30) " "Inferred latch for \"r27\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[1\] register_bank.v(30) " "Inferred latch for \"r27\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[2\] register_bank.v(30) " "Inferred latch for \"r27\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[3\] register_bank.v(30) " "Inferred latch for \"r27\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[4\] register_bank.v(30) " "Inferred latch for \"r27\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[5\] register_bank.v(30) " "Inferred latch for \"r27\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[6\] register_bank.v(30) " "Inferred latch for \"r27\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[7\] register_bank.v(30) " "Inferred latch for \"r27\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[8\] register_bank.v(30) " "Inferred latch for \"r27\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[9\] register_bank.v(30) " "Inferred latch for \"r27\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[10\] register_bank.v(30) " "Inferred latch for \"r27\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848505 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[11\] register_bank.v(30) " "Inferred latch for \"r27\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[12\] register_bank.v(30) " "Inferred latch for \"r27\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[13\] register_bank.v(30) " "Inferred latch for \"r27\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[14\] register_bank.v(30) " "Inferred latch for \"r27\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[15\] register_bank.v(30) " "Inferred latch for \"r27\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[0\] register_bank.v(30) " "Inferred latch for \"r26\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[1\] register_bank.v(30) " "Inferred latch for \"r26\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[2\] register_bank.v(30) " "Inferred latch for \"r26\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[3\] register_bank.v(30) " "Inferred latch for \"r26\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[4\] register_bank.v(30) " "Inferred latch for \"r26\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[5\] register_bank.v(30) " "Inferred latch for \"r26\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[6\] register_bank.v(30) " "Inferred latch for \"r26\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[7\] register_bank.v(30) " "Inferred latch for \"r26\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[8\] register_bank.v(30) " "Inferred latch for \"r26\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[9\] register_bank.v(30) " "Inferred latch for \"r26\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[10\] register_bank.v(30) " "Inferred latch for \"r26\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[11\] register_bank.v(30) " "Inferred latch for \"r26\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[12\] register_bank.v(30) " "Inferred latch for \"r26\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[13\] register_bank.v(30) " "Inferred latch for \"r26\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[14\] register_bank.v(30) " "Inferred latch for \"r26\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[15\] register_bank.v(30) " "Inferred latch for \"r26\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848506 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[0\] register_bank.v(30) " "Inferred latch for \"r25\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[1\] register_bank.v(30) " "Inferred latch for \"r25\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[2\] register_bank.v(30) " "Inferred latch for \"r25\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[3\] register_bank.v(30) " "Inferred latch for \"r25\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[4\] register_bank.v(30) " "Inferred latch for \"r25\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[5\] register_bank.v(30) " "Inferred latch for \"r25\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[6\] register_bank.v(30) " "Inferred latch for \"r25\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[7\] register_bank.v(30) " "Inferred latch for \"r25\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[8\] register_bank.v(30) " "Inferred latch for \"r25\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[9\] register_bank.v(30) " "Inferred latch for \"r25\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[10\] register_bank.v(30) " "Inferred latch for \"r25\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[11\] register_bank.v(30) " "Inferred latch for \"r25\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[12\] register_bank.v(30) " "Inferred latch for \"r25\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[13\] register_bank.v(30) " "Inferred latch for \"r25\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[14\] register_bank.v(30) " "Inferred latch for \"r25\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[15\] register_bank.v(30) " "Inferred latch for \"r25\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[0\] register_bank.v(30) " "Inferred latch for \"r24\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[1\] register_bank.v(30) " "Inferred latch for \"r24\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[2\] register_bank.v(30) " "Inferred latch for \"r24\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[3\] register_bank.v(30) " "Inferred latch for \"r24\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[4\] register_bank.v(30) " "Inferred latch for \"r24\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[5\] register_bank.v(30) " "Inferred latch for \"r24\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[6\] register_bank.v(30) " "Inferred latch for \"r24\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848507 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[7\] register_bank.v(30) " "Inferred latch for \"r24\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[8\] register_bank.v(30) " "Inferred latch for \"r24\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[9\] register_bank.v(30) " "Inferred latch for \"r24\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[10\] register_bank.v(30) " "Inferred latch for \"r24\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[11\] register_bank.v(30) " "Inferred latch for \"r24\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[12\] register_bank.v(30) " "Inferred latch for \"r24\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[13\] register_bank.v(30) " "Inferred latch for \"r24\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[14\] register_bank.v(30) " "Inferred latch for \"r24\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[15\] register_bank.v(30) " "Inferred latch for \"r24\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[0\] register_bank.v(30) " "Inferred latch for \"r23\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[1\] register_bank.v(30) " "Inferred latch for \"r23\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[2\] register_bank.v(30) " "Inferred latch for \"r23\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[3\] register_bank.v(30) " "Inferred latch for \"r23\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[4\] register_bank.v(30) " "Inferred latch for \"r23\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[5\] register_bank.v(30) " "Inferred latch for \"r23\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[6\] register_bank.v(30) " "Inferred latch for \"r23\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[7\] register_bank.v(30) " "Inferred latch for \"r23\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[8\] register_bank.v(30) " "Inferred latch for \"r23\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[9\] register_bank.v(30) " "Inferred latch for \"r23\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[10\] register_bank.v(30) " "Inferred latch for \"r23\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848508 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[11\] register_bank.v(30) " "Inferred latch for \"r23\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[12\] register_bank.v(30) " "Inferred latch for \"r23\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[13\] register_bank.v(30) " "Inferred latch for \"r23\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[14\] register_bank.v(30) " "Inferred latch for \"r23\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[15\] register_bank.v(30) " "Inferred latch for \"r23\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[0\] register_bank.v(30) " "Inferred latch for \"r22\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[1\] register_bank.v(30) " "Inferred latch for \"r22\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[2\] register_bank.v(30) " "Inferred latch for \"r22\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[3\] register_bank.v(30) " "Inferred latch for \"r22\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[4\] register_bank.v(30) " "Inferred latch for \"r22\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[5\] register_bank.v(30) " "Inferred latch for \"r22\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[6\] register_bank.v(30) " "Inferred latch for \"r22\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[7\] register_bank.v(30) " "Inferred latch for \"r22\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[8\] register_bank.v(30) " "Inferred latch for \"r22\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[9\] register_bank.v(30) " "Inferred latch for \"r22\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[10\] register_bank.v(30) " "Inferred latch for \"r22\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[11\] register_bank.v(30) " "Inferred latch for \"r22\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848509 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[12\] register_bank.v(30) " "Inferred latch for \"r22\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[13\] register_bank.v(30) " "Inferred latch for \"r22\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[14\] register_bank.v(30) " "Inferred latch for \"r22\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[15\] register_bank.v(30) " "Inferred latch for \"r22\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[0\] register_bank.v(30) " "Inferred latch for \"r21\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[1\] register_bank.v(30) " "Inferred latch for \"r21\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[2\] register_bank.v(30) " "Inferred latch for \"r21\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[3\] register_bank.v(30) " "Inferred latch for \"r21\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[4\] register_bank.v(30) " "Inferred latch for \"r21\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[5\] register_bank.v(30) " "Inferred latch for \"r21\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[6\] register_bank.v(30) " "Inferred latch for \"r21\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[7\] register_bank.v(30) " "Inferred latch for \"r21\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[8\] register_bank.v(30) " "Inferred latch for \"r21\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[9\] register_bank.v(30) " "Inferred latch for \"r21\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[10\] register_bank.v(30) " "Inferred latch for \"r21\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848510 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[11\] register_bank.v(30) " "Inferred latch for \"r21\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[12\] register_bank.v(30) " "Inferred latch for \"r21\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[13\] register_bank.v(30) " "Inferred latch for \"r21\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[14\] register_bank.v(30) " "Inferred latch for \"r21\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[15\] register_bank.v(30) " "Inferred latch for \"r21\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[0\] register_bank.v(30) " "Inferred latch for \"r20\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[1\] register_bank.v(30) " "Inferred latch for \"r20\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[2\] register_bank.v(30) " "Inferred latch for \"r20\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[3\] register_bank.v(30) " "Inferred latch for \"r20\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[4\] register_bank.v(30) " "Inferred latch for \"r20\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[5\] register_bank.v(30) " "Inferred latch for \"r20\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[6\] register_bank.v(30) " "Inferred latch for \"r20\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[7\] register_bank.v(30) " "Inferred latch for \"r20\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848511 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[8\] register_bank.v(30) " "Inferred latch for \"r20\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[9\] register_bank.v(30) " "Inferred latch for \"r20\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[10\] register_bank.v(30) " "Inferred latch for \"r20\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[11\] register_bank.v(30) " "Inferred latch for \"r20\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[12\] register_bank.v(30) " "Inferred latch for \"r20\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[13\] register_bank.v(30) " "Inferred latch for \"r20\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[14\] register_bank.v(30) " "Inferred latch for \"r20\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[15\] register_bank.v(30) " "Inferred latch for \"r20\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[0\] register_bank.v(30) " "Inferred latch for \"r19\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[1\] register_bank.v(30) " "Inferred latch for \"r19\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[2\] register_bank.v(30) " "Inferred latch for \"r19\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[3\] register_bank.v(30) " "Inferred latch for \"r19\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[4\] register_bank.v(30) " "Inferred latch for \"r19\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[5\] register_bank.v(30) " "Inferred latch for \"r19\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[6\] register_bank.v(30) " "Inferred latch for \"r19\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[7\] register_bank.v(30) " "Inferred latch for \"r19\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[8\] register_bank.v(30) " "Inferred latch for \"r19\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[9\] register_bank.v(30) " "Inferred latch for \"r19\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[10\] register_bank.v(30) " "Inferred latch for \"r19\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[11\] register_bank.v(30) " "Inferred latch for \"r19\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[12\] register_bank.v(30) " "Inferred latch for \"r19\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[13\] register_bank.v(30) " "Inferred latch for \"r19\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[14\] register_bank.v(30) " "Inferred latch for \"r19\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[15\] register_bank.v(30) " "Inferred latch for \"r19\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[0\] register_bank.v(30) " "Inferred latch for \"r18\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[1\] register_bank.v(30) " "Inferred latch for \"r18\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[2\] register_bank.v(30) " "Inferred latch for \"r18\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[3\] register_bank.v(30) " "Inferred latch for \"r18\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848512 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[4\] register_bank.v(30) " "Inferred latch for \"r18\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[5\] register_bank.v(30) " "Inferred latch for \"r18\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[6\] register_bank.v(30) " "Inferred latch for \"r18\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[7\] register_bank.v(30) " "Inferred latch for \"r18\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[8\] register_bank.v(30) " "Inferred latch for \"r18\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[9\] register_bank.v(30) " "Inferred latch for \"r18\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[10\] register_bank.v(30) " "Inferred latch for \"r18\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[11\] register_bank.v(30) " "Inferred latch for \"r18\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[12\] register_bank.v(30) " "Inferred latch for \"r18\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[13\] register_bank.v(30) " "Inferred latch for \"r18\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[14\] register_bank.v(30) " "Inferred latch for \"r18\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[15\] register_bank.v(30) " "Inferred latch for \"r18\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[0\] register_bank.v(30) " "Inferred latch for \"r17\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[1\] register_bank.v(30) " "Inferred latch for \"r17\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[2\] register_bank.v(30) " "Inferred latch for \"r17\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[3\] register_bank.v(30) " "Inferred latch for \"r17\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848513 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[4\] register_bank.v(30) " "Inferred latch for \"r17\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[5\] register_bank.v(30) " "Inferred latch for \"r17\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[6\] register_bank.v(30) " "Inferred latch for \"r17\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[7\] register_bank.v(30) " "Inferred latch for \"r17\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[8\] register_bank.v(30) " "Inferred latch for \"r17\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[9\] register_bank.v(30) " "Inferred latch for \"r17\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[10\] register_bank.v(30) " "Inferred latch for \"r17\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[11\] register_bank.v(30) " "Inferred latch for \"r17\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[12\] register_bank.v(30) " "Inferred latch for \"r17\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[13\] register_bank.v(30) " "Inferred latch for \"r17\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[14\] register_bank.v(30) " "Inferred latch for \"r17\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[15\] register_bank.v(30) " "Inferred latch for \"r17\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[0\] register_bank.v(30) " "Inferred latch for \"r16\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[1\] register_bank.v(30) " "Inferred latch for \"r16\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[2\] register_bank.v(30) " "Inferred latch for \"r16\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[3\] register_bank.v(30) " "Inferred latch for \"r16\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848514 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[4\] register_bank.v(30) " "Inferred latch for \"r16\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[5\] register_bank.v(30) " "Inferred latch for \"r16\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[6\] register_bank.v(30) " "Inferred latch for \"r16\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[7\] register_bank.v(30) " "Inferred latch for \"r16\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[8\] register_bank.v(30) " "Inferred latch for \"r16\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[9\] register_bank.v(30) " "Inferred latch for \"r16\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[10\] register_bank.v(30) " "Inferred latch for \"r16\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[11\] register_bank.v(30) " "Inferred latch for \"r16\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[12\] register_bank.v(30) " "Inferred latch for \"r16\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[13\] register_bank.v(30) " "Inferred latch for \"r16\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[14\] register_bank.v(30) " "Inferred latch for \"r16\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[15\] register_bank.v(30) " "Inferred latch for \"r16\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] register_bank.v(30) " "Inferred latch for \"r15\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] register_bank.v(30) " "Inferred latch for \"r15\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] register_bank.v(30) " "Inferred latch for \"r15\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] register_bank.v(30) " "Inferred latch for \"r15\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] register_bank.v(30) " "Inferred latch for \"r15\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] register_bank.v(30) " "Inferred latch for \"r15\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] register_bank.v(30) " "Inferred latch for \"r15\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848515 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] register_bank.v(30) " "Inferred latch for \"r15\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[8\] register_bank.v(30) " "Inferred latch for \"r15\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[9\] register_bank.v(30) " "Inferred latch for \"r15\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[10\] register_bank.v(30) " "Inferred latch for \"r15\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[11\] register_bank.v(30) " "Inferred latch for \"r15\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[12\] register_bank.v(30) " "Inferred latch for \"r15\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[13\] register_bank.v(30) " "Inferred latch for \"r15\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[14\] register_bank.v(30) " "Inferred latch for \"r15\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[15\] register_bank.v(30) " "Inferred latch for \"r15\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[0\] register_bank.v(30) " "Inferred latch for \"r14\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[1\] register_bank.v(30) " "Inferred latch for \"r14\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[2\] register_bank.v(30) " "Inferred latch for \"r14\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[3\] register_bank.v(30) " "Inferred latch for \"r14\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[4\] register_bank.v(30) " "Inferred latch for \"r14\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[5\] register_bank.v(30) " "Inferred latch for \"r14\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[6\] register_bank.v(30) " "Inferred latch for \"r14\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848516 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[7\] register_bank.v(30) " "Inferred latch for \"r14\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[8\] register_bank.v(30) " "Inferred latch for \"r14\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[9\] register_bank.v(30) " "Inferred latch for \"r14\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[10\] register_bank.v(30) " "Inferred latch for \"r14\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[11\] register_bank.v(30) " "Inferred latch for \"r14\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[12\] register_bank.v(30) " "Inferred latch for \"r14\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[13\] register_bank.v(30) " "Inferred latch for \"r14\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[14\] register_bank.v(30) " "Inferred latch for \"r14\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[15\] register_bank.v(30) " "Inferred latch for \"r14\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[0\] register_bank.v(30) " "Inferred latch for \"r13\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[1\] register_bank.v(30) " "Inferred latch for \"r13\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848517 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[2\] register_bank.v(30) " "Inferred latch for \"r13\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[3\] register_bank.v(30) " "Inferred latch for \"r13\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[4\] register_bank.v(30) " "Inferred latch for \"r13\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[5\] register_bank.v(30) " "Inferred latch for \"r13\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[6\] register_bank.v(30) " "Inferred latch for \"r13\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[7\] register_bank.v(30) " "Inferred latch for \"r13\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[8\] register_bank.v(30) " "Inferred latch for \"r13\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[9\] register_bank.v(30) " "Inferred latch for \"r13\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[10\] register_bank.v(30) " "Inferred latch for \"r13\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[11\] register_bank.v(30) " "Inferred latch for \"r13\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[12\] register_bank.v(30) " "Inferred latch for \"r13\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[13\] register_bank.v(30) " "Inferred latch for \"r13\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[14\] register_bank.v(30) " "Inferred latch for \"r13\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[15\] register_bank.v(30) " "Inferred latch for \"r13\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848518 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[0\] register_bank.v(30) " "Inferred latch for \"r12\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[1\] register_bank.v(30) " "Inferred latch for \"r12\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[2\] register_bank.v(30) " "Inferred latch for \"r12\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[3\] register_bank.v(30) " "Inferred latch for \"r12\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[4\] register_bank.v(30) " "Inferred latch for \"r12\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[5\] register_bank.v(30) " "Inferred latch for \"r12\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[6\] register_bank.v(30) " "Inferred latch for \"r12\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[7\] register_bank.v(30) " "Inferred latch for \"r12\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[8\] register_bank.v(30) " "Inferred latch for \"r12\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[9\] register_bank.v(30) " "Inferred latch for \"r12\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[10\] register_bank.v(30) " "Inferred latch for \"r12\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[11\] register_bank.v(30) " "Inferred latch for \"r12\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[12\] register_bank.v(30) " "Inferred latch for \"r12\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[13\] register_bank.v(30) " "Inferred latch for \"r12\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[14\] register_bank.v(30) " "Inferred latch for \"r12\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[15\] register_bank.v(30) " "Inferred latch for \"r12\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848519 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[0\] register_bank.v(30) " "Inferred latch for \"r11\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[1\] register_bank.v(30) " "Inferred latch for \"r11\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[2\] register_bank.v(30) " "Inferred latch for \"r11\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[3\] register_bank.v(30) " "Inferred latch for \"r11\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[4\] register_bank.v(30) " "Inferred latch for \"r11\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[5\] register_bank.v(30) " "Inferred latch for \"r11\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[6\] register_bank.v(30) " "Inferred latch for \"r11\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[7\] register_bank.v(30) " "Inferred latch for \"r11\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[8\] register_bank.v(30) " "Inferred latch for \"r11\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[9\] register_bank.v(30) " "Inferred latch for \"r11\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[10\] register_bank.v(30) " "Inferred latch for \"r11\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[11\] register_bank.v(30) " "Inferred latch for \"r11\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[12\] register_bank.v(30) " "Inferred latch for \"r11\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[13\] register_bank.v(30) " "Inferred latch for \"r11\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[14\] register_bank.v(30) " "Inferred latch for \"r11\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[15\] register_bank.v(30) " "Inferred latch for \"r11\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848520 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[0\] register_bank.v(30) " "Inferred latch for \"r10\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[1\] register_bank.v(30) " "Inferred latch for \"r10\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[2\] register_bank.v(30) " "Inferred latch for \"r10\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[3\] register_bank.v(30) " "Inferred latch for \"r10\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[4\] register_bank.v(30) " "Inferred latch for \"r10\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[5\] register_bank.v(30) " "Inferred latch for \"r10\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[6\] register_bank.v(30) " "Inferred latch for \"r10\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[7\] register_bank.v(30) " "Inferred latch for \"r10\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[8\] register_bank.v(30) " "Inferred latch for \"r10\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[9\] register_bank.v(30) " "Inferred latch for \"r10\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[10\] register_bank.v(30) " "Inferred latch for \"r10\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[11\] register_bank.v(30) " "Inferred latch for \"r10\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[12\] register_bank.v(30) " "Inferred latch for \"r10\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[13\] register_bank.v(30) " "Inferred latch for \"r10\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[14\] register_bank.v(30) " "Inferred latch for \"r10\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[15\] register_bank.v(30) " "Inferred latch for \"r10\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848521 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] register_bank.v(30) " "Inferred latch for \"r9\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] register_bank.v(30) " "Inferred latch for \"r9\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] register_bank.v(30) " "Inferred latch for \"r9\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] register_bank.v(30) " "Inferred latch for \"r9\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] register_bank.v(30) " "Inferred latch for \"r9\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] register_bank.v(30) " "Inferred latch for \"r9\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] register_bank.v(30) " "Inferred latch for \"r9\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] register_bank.v(30) " "Inferred latch for \"r9\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[8\] register_bank.v(30) " "Inferred latch for \"r9\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[9\] register_bank.v(30) " "Inferred latch for \"r9\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[10\] register_bank.v(30) " "Inferred latch for \"r9\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[11\] register_bank.v(30) " "Inferred latch for \"r9\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[12\] register_bank.v(30) " "Inferred latch for \"r9\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[13\] register_bank.v(30) " "Inferred latch for \"r9\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[14\] register_bank.v(30) " "Inferred latch for \"r9\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848522 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[15\] register_bank.v(30) " "Inferred latch for \"r9\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] register_bank.v(30) " "Inferred latch for \"r8\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] register_bank.v(30) " "Inferred latch for \"r8\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] register_bank.v(30) " "Inferred latch for \"r8\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] register_bank.v(30) " "Inferred latch for \"r8\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] register_bank.v(30) " "Inferred latch for \"r8\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] register_bank.v(30) " "Inferred latch for \"r8\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] register_bank.v(30) " "Inferred latch for \"r8\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] register_bank.v(30) " "Inferred latch for \"r8\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[8\] register_bank.v(30) " "Inferred latch for \"r8\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[9\] register_bank.v(30) " "Inferred latch for \"r8\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[10\] register_bank.v(30) " "Inferred latch for \"r8\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848523 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[11\] register_bank.v(30) " "Inferred latch for \"r8\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[12\] register_bank.v(30) " "Inferred latch for \"r8\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[13\] register_bank.v(30) " "Inferred latch for \"r8\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[14\] register_bank.v(30) " "Inferred latch for \"r8\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[15\] register_bank.v(30) " "Inferred latch for \"r8\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] register_bank.v(30) " "Inferred latch for \"r7\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] register_bank.v(30) " "Inferred latch for \"r7\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] register_bank.v(30) " "Inferred latch for \"r7\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] register_bank.v(30) " "Inferred latch for \"r7\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] register_bank.v(30) " "Inferred latch for \"r7\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] register_bank.v(30) " "Inferred latch for \"r7\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] register_bank.v(30) " "Inferred latch for \"r7\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] register_bank.v(30) " "Inferred latch for \"r7\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[8\] register_bank.v(30) " "Inferred latch for \"r7\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[9\] register_bank.v(30) " "Inferred latch for \"r7\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[10\] register_bank.v(30) " "Inferred latch for \"r7\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[11\] register_bank.v(30) " "Inferred latch for \"r7\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[12\] register_bank.v(30) " "Inferred latch for \"r7\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[13\] register_bank.v(30) " "Inferred latch for \"r7\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848524 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[14\] register_bank.v(30) " "Inferred latch for \"r7\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[15\] register_bank.v(30) " "Inferred latch for \"r7\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] register_bank.v(30) " "Inferred latch for \"r6\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] register_bank.v(30) " "Inferred latch for \"r6\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] register_bank.v(30) " "Inferred latch for \"r6\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] register_bank.v(30) " "Inferred latch for \"r6\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] register_bank.v(30) " "Inferred latch for \"r6\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] register_bank.v(30) " "Inferred latch for \"r6\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] register_bank.v(30) " "Inferred latch for \"r6\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] register_bank.v(30) " "Inferred latch for \"r6\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[8\] register_bank.v(30) " "Inferred latch for \"r6\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[9\] register_bank.v(30) " "Inferred latch for \"r6\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[10\] register_bank.v(30) " "Inferred latch for \"r6\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[11\] register_bank.v(30) " "Inferred latch for \"r6\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[12\] register_bank.v(30) " "Inferred latch for \"r6\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[13\] register_bank.v(30) " "Inferred latch for \"r6\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[14\] register_bank.v(30) " "Inferred latch for \"r6\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[15\] register_bank.v(30) " "Inferred latch for \"r6\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848525 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] register_bank.v(30) " "Inferred latch for \"r5\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] register_bank.v(30) " "Inferred latch for \"r5\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] register_bank.v(30) " "Inferred latch for \"r5\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] register_bank.v(30) " "Inferred latch for \"r5\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] register_bank.v(30) " "Inferred latch for \"r5\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] register_bank.v(30) " "Inferred latch for \"r5\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] register_bank.v(30) " "Inferred latch for \"r5\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] register_bank.v(30) " "Inferred latch for \"r5\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[8\] register_bank.v(30) " "Inferred latch for \"r5\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[9\] register_bank.v(30) " "Inferred latch for \"r5\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[10\] register_bank.v(30) " "Inferred latch for \"r5\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[11\] register_bank.v(30) " "Inferred latch for \"r5\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[12\] register_bank.v(30) " "Inferred latch for \"r5\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[13\] register_bank.v(30) " "Inferred latch for \"r5\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[14\] register_bank.v(30) " "Inferred latch for \"r5\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[15\] register_bank.v(30) " "Inferred latch for \"r5\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] register_bank.v(30) " "Inferred latch for \"r4\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] register_bank.v(30) " "Inferred latch for \"r4\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] register_bank.v(30) " "Inferred latch for \"r4\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] register_bank.v(30) " "Inferred latch for \"r4\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] register_bank.v(30) " "Inferred latch for \"r4\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848526 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] register_bank.v(30) " "Inferred latch for \"r4\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] register_bank.v(30) " "Inferred latch for \"r4\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] register_bank.v(30) " "Inferred latch for \"r4\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[8\] register_bank.v(30) " "Inferred latch for \"r4\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[9\] register_bank.v(30) " "Inferred latch for \"r4\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[10\] register_bank.v(30) " "Inferred latch for \"r4\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[11\] register_bank.v(30) " "Inferred latch for \"r4\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[12\] register_bank.v(30) " "Inferred latch for \"r4\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[13\] register_bank.v(30) " "Inferred latch for \"r4\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[14\] register_bank.v(30) " "Inferred latch for \"r4\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[15\] register_bank.v(30) " "Inferred latch for \"r4\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] register_bank.v(30) " "Inferred latch for \"r3\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] register_bank.v(30) " "Inferred latch for \"r3\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] register_bank.v(30) " "Inferred latch for \"r3\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] register_bank.v(30) " "Inferred latch for \"r3\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] register_bank.v(30) " "Inferred latch for \"r3\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] register_bank.v(30) " "Inferred latch for \"r3\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] register_bank.v(30) " "Inferred latch for \"r3\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] register_bank.v(30) " "Inferred latch for \"r3\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[8\] register_bank.v(30) " "Inferred latch for \"r3\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[9\] register_bank.v(30) " "Inferred latch for \"r3\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848527 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[10\] register_bank.v(30) " "Inferred latch for \"r3\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[11\] register_bank.v(30) " "Inferred latch for \"r3\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[12\] register_bank.v(30) " "Inferred latch for \"r3\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[13\] register_bank.v(30) " "Inferred latch for \"r3\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[14\] register_bank.v(30) " "Inferred latch for \"r3\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[15\] register_bank.v(30) " "Inferred latch for \"r3\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] register_bank.v(30) " "Inferred latch for \"r2\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] register_bank.v(30) " "Inferred latch for \"r2\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] register_bank.v(30) " "Inferred latch for \"r2\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] register_bank.v(30) " "Inferred latch for \"r2\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] register_bank.v(30) " "Inferred latch for \"r2\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] register_bank.v(30) " "Inferred latch for \"r2\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] register_bank.v(30) " "Inferred latch for \"r2\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] register_bank.v(30) " "Inferred latch for \"r2\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[8\] register_bank.v(30) " "Inferred latch for \"r2\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[9\] register_bank.v(30) " "Inferred latch for \"r2\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[10\] register_bank.v(30) " "Inferred latch for \"r2\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[11\] register_bank.v(30) " "Inferred latch for \"r2\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848528 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[12\] register_bank.v(30) " "Inferred latch for \"r2\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[13\] register_bank.v(30) " "Inferred latch for \"r2\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[14\] register_bank.v(30) " "Inferred latch for \"r2\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[15\] register_bank.v(30) " "Inferred latch for \"r2\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] register_bank.v(30) " "Inferred latch for \"r1\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] register_bank.v(30) " "Inferred latch for \"r1\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] register_bank.v(30) " "Inferred latch for \"r1\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] register_bank.v(30) " "Inferred latch for \"r1\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] register_bank.v(30) " "Inferred latch for \"r1\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] register_bank.v(30) " "Inferred latch for \"r1\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] register_bank.v(30) " "Inferred latch for \"r1\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] register_bank.v(30) " "Inferred latch for \"r1\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[8\] register_bank.v(30) " "Inferred latch for \"r1\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[9\] register_bank.v(30) " "Inferred latch for \"r1\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848529 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[10\] register_bank.v(30) " "Inferred latch for \"r1\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[11\] register_bank.v(30) " "Inferred latch for \"r1\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[12\] register_bank.v(30) " "Inferred latch for \"r1\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[13\] register_bank.v(30) " "Inferred latch for \"r1\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[14\] register_bank.v(30) " "Inferred latch for \"r1\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[15\] register_bank.v(30) " "Inferred latch for \"r1\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] register_bank.v(30) " "Inferred latch for \"r0\[0\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] register_bank.v(30) " "Inferred latch for \"r0\[1\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] register_bank.v(30) " "Inferred latch for \"r0\[2\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] register_bank.v(30) " "Inferred latch for \"r0\[3\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] register_bank.v(30) " "Inferred latch for \"r0\[4\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] register_bank.v(30) " "Inferred latch for \"r0\[5\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] register_bank.v(30) " "Inferred latch for \"r0\[6\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] register_bank.v(30) " "Inferred latch for \"r0\[7\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[8\] register_bank.v(30) " "Inferred latch for \"r0\[8\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[9\] register_bank.v(30) " "Inferred latch for \"r0\[9\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[10\] register_bank.v(30) " "Inferred latch for \"r0\[10\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[11\] register_bank.v(30) " "Inferred latch for \"r0\[11\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[12\] register_bank.v(30) " "Inferred latch for \"r0\[12\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[13\] register_bank.v(30) " "Inferred latch for \"r0\[13\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[14\] register_bank.v(30) " "Inferred latch for \"r0\[14\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[15\] register_bank.v(30) " "Inferred latch for \"r0\[15\]\" at register_bank.v(30)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848530 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[0\] register_bank.v(39) " "Inferred latch for \"Data_B\[0\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[1\] register_bank.v(39) " "Inferred latch for \"Data_B\[1\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[2\] register_bank.v(39) " "Inferred latch for \"Data_B\[2\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[3\] register_bank.v(39) " "Inferred latch for \"Data_B\[3\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[4\] register_bank.v(39) " "Inferred latch for \"Data_B\[4\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[5\] register_bank.v(39) " "Inferred latch for \"Data_B\[5\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[6\] register_bank.v(39) " "Inferred latch for \"Data_B\[6\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[7\] register_bank.v(39) " "Inferred latch for \"Data_B\[7\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[8\] register_bank.v(39) " "Inferred latch for \"Data_B\[8\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[9\] register_bank.v(39) " "Inferred latch for \"Data_B\[9\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[10\] register_bank.v(39) " "Inferred latch for \"Data_B\[10\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848531 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[11\] register_bank.v(39) " "Inferred latch for \"Data_B\[11\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[12\] register_bank.v(39) " "Inferred latch for \"Data_B\[12\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[13\] register_bank.v(39) " "Inferred latch for \"Data_B\[13\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[14\] register_bank.v(39) " "Inferred latch for \"Data_B\[14\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[15\] register_bank.v(39) " "Inferred latch for \"Data_B\[15\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[0\] register_bank.v(39) " "Inferred latch for \"Data_A\[0\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[1\] register_bank.v(39) " "Inferred latch for \"Data_A\[1\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[2\] register_bank.v(39) " "Inferred latch for \"Data_A\[2\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[3\] register_bank.v(39) " "Inferred latch for \"Data_A\[3\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[4\] register_bank.v(39) " "Inferred latch for \"Data_A\[4\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[5\] register_bank.v(39) " "Inferred latch for \"Data_A\[5\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[6\] register_bank.v(39) " "Inferred latch for \"Data_A\[6\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[7\] register_bank.v(39) " "Inferred latch for \"Data_A\[7\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[8\] register_bank.v(39) " "Inferred latch for \"Data_A\[8\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848532 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[9\] register_bank.v(39) " "Inferred latch for \"Data_A\[9\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[10\] register_bank.v(39) " "Inferred latch for \"Data_A\[10\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[11\] register_bank.v(39) " "Inferred latch for \"Data_A\[11\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[12\] register_bank.v(39) " "Inferred latch for \"Data_A\[12\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[13\] register_bank.v(39) " "Inferred latch for \"Data_A\[13\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[14\] register_bank.v(39) " "Inferred latch for \"Data_A\[14\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[15\] register_bank.v(39) " "Inferred latch for \"Data_A\[15\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[0\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[0\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[1\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[1\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[2\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[2\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[3\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[3\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[4\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[4\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[5\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[5\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[6\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[6\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[7\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[7\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[8\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[8\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[9\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[9\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[10\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[10\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[11\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[11\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848533 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[12\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[12\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848534 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[13\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[13\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848534 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[14\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[14\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848534 "|uc1|register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_Reg\[15\] register_bank.v(39) " "Inferred latch for \"Working_Reg\[15\]\" at register_bank.v(39)" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848534 "|uc1|register_bank:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst12 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst12\"" {  } { { "uc1.bdf" "inst12" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 728 184 400 856 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA.hex " "Parameter \"init_file\" = \"DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670848614 ""}  } { { "DATA.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654670848614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1i1 " "Found entity 1: altsyncram_u1i1" {  } { { "db/altsyncram_u1i1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_u1i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654670848656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670848656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1i1 DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_u1i1:auto_generated " "Elaborating entity \"altsyncram_u1i1\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_u1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 288 864 1056 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst7 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst7\"" {  } { { "uc1.bdf" "inst7" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 736 1064 1296 816 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670848662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Block1:inst10\|B1OUT " "LATCH primitive \"Block1:inst10\|B1OUT\" is permanently enabled" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654670848974 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst1\|Sel_B\[1\] decoder:inst1\|Sel_B\[5\] " "Duplicate LATCH primitive \"decoder:inst1\|Sel_B\[1\]\" merged with LATCH primitive \"decoder:inst1\|Sel_B\[5\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654670849249 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654670849249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_B\[5\] " "Latch decoder:inst1\|Sel_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849249 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[5\] " "Latch decoder:inst1\|Sel_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849249 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[4\] " "Latch decoder:inst1\|Sel_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849249 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[3\] " "Latch decoder:inst1\|Sel_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849249 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[2\] " "Latch decoder:inst1\|Sel_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849249 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[1\] " "Latch decoder:inst1\|Sel_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849249 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[0\] " "Latch decoder:inst1\|Sel_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|KMux " "Latch decoder:inst1\|KMux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[15\] " "Latch register_bank:inst2\|Data_B\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[14\] " "Latch register_bank:inst2\|Data_B\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[13\] " "Latch register_bank:inst2\|Data_B\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[12\] " "Latch register_bank:inst2\|Data_B\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[11\] " "Latch register_bank:inst2\|Data_B\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[10\] " "Latch register_bank:inst2\|Data_B\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[9\] " "Latch register_bank:inst2\|Data_B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[8\] " "Latch register_bank:inst2\|Data_B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[7\] " "Latch register_bank:inst2\|Data_B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[6\] " "Latch register_bank:inst2\|Data_B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849250 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[5\] " "Latch register_bank:inst2\|Data_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[4\] " "Latch register_bank:inst2\|Data_B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[3\] " "Latch register_bank:inst2\|Data_B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[2\] " "Latch register_bank:inst2\|Data_B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[1\] " "Latch register_bank:inst2\|Data_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_bank:inst2\|Data_B\[0\] " "Latch register_bank:inst2\|Data_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[5\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[5\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MR " "Latch decoder:inst1\|MR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[6\] " "Latch decoder:inst1\|Type\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|cy_out " "Latch ALU:inst5\|cy_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MW " "Latch decoder:inst1\|MW has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[1\] " "Latch decoder:inst1\|ALUC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[0\] " "Latch decoder:inst1\|ALUC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[3\] " "Latch decoder:inst1\|ALUC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849251 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[2\] " "Latch decoder:inst1\|ALUC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654670849252 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654670849252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[4\] GND " "Pin \"Sel_B\[4\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 632 576 664 649 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654670849299 "|uc1|Sel_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[3\] GND " "Pin \"Sel_B\[3\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 632 576 664 649 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654670849299 "|uc1|Sel_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[2\] GND " "Pin \"Sel_B\[2\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 632 576 664 649 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654670849299 "|uc1|Sel_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[0\] GND " "Pin \"Sel_B\[0\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 176 1144 1320 192 "Sel_B\[5..0\]" "" } { 168 1064 1144 185 "Sel_B\[5..0\]" "" } { 632 576 664 649 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654670849299 "|uc1|Sel_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654670849299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654670849376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.map.smsg " "Generated suppressed messages file C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670849996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654670850172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654670850172 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_k " "No output dependent on input pin \"clk_k\"" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 72 56 224 88 "clk_k" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654670850254 "|uc1|clk_k"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654670850254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654670850254 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654670850254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654670850254 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654670850254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654670850254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654670850291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 03:47:30 2022 " "Processing ended: Wed Jun 08 03:47:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654670850291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654670850291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654670850291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654670850291 ""}
