// Seed: 3360927041
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    output wand id_6,
    output tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri1 id_10,
    output wire id_11
    , id_19,
    output tri id_12,
    input tri1 id_13,
    input tri id_14,
    input supply1 id_15,
    output tri0 id_16,
    output wire id_17
);
  assign id_10 = 1;
  assign id_11 = id_14;
  reg id_20;
  always id_20 <= 1;
  wire id_21;
  assign module_1.id_8 = 0;
  assign id_19 = 1 - 1'b0;
  assign id_6 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4
);
  assign id_6 = id_2;
  assign id_6 = id_2;
  wire id_7;
  assign id_6 = 1 - 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_2,
      id_6,
      id_0,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_0,
      id_1,
      id_1,
      id_6,
      id_6
  );
  wor id_8, id_9;
  initial id_8 = id_2;
endmodule
