

================================================================
== Vivado HLS Report for 'Loop_HConvH_proc6'
================================================================
* Date:           Tue May 21 08:04:38 2019

* Version:        2019.2.0 (Build 2547110 on Sun May 19 23:20:49 MDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.745|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    5|  2070612|    5|  2070612|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    | min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- HConvH_HConvW  |    0|  2070607|         8|          1|          1| 0 ~ 2070601 |    yes   |
        +-----------------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    577|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     22|    1660|    490|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    152|    -|
|Register         |        0|      -|    1759|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     22|    3419|   1443|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       3|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |filter11x11_strm_mul_10ns_32s_32_3_1_U14   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U17   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U20   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U21   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U15   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U16   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U19   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_32ns_32ns_64_3_1_U12  |filter11x11_strm_mul_32ns_32ns_64_3_1  |        0|      4|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U13    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U18    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |Total                                      |                                       |        0|     22| 1660| 490|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln168_fu_219_p2                |     +    |      0|  0|  71|          64|           1|
    |add_ln176_10_fu_412_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln176_1_fu_375_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln176_2_fu_381_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln176_3_fu_385_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln176_4_fu_417_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln176_5_fu_391_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln176_6_fu_408_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln176_7_fu_399_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln176_8_fu_395_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln176_9_fu_403_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln176_fu_369_p2                |     +    |      0|  0|  32|          32|          32|
    |row_fu_328_p2                      |     +    |      0|  0|  13|          11|           1|
    |tmp_fu_421_p2                      |     +    |      0|  0|  32|          32|          32|
    |ap_block_state12_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter0   |    and   |      0|  0|   2|           1|           1|
    |src_V_0_load_A                     |    and   |      0|  0|   2|           1|           1|
    |src_V_0_load_B                     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln168_fu_214_p2               |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln169_fu_209_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln178_fu_317_p2               |   icmp   |      0|  0|  13|          11|           4|
    |src_V_0_state_cmp_full             |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |select_ln169_fu_273_p3             |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 577|         578|         507|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |hconv_V_blk_n            |   9|          2|    1|          2|
    |height_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_141   |   9|          2|   64|        128|
    |real_start               |   9|          2|    1|          2|
    |row_0_i_i_reg_152        |   9|          2|   11|         22|
    |src_V_0_data_out         |   9|          2|   32|         64|
    |src_V_0_state            |  15|          3|    2|          6|
    |src_V_TDATA_blk_n        |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 152|         32|  118|        243|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln176_10_reg_658               |  32|   0|   32|          0|
    |add_ln176_1_reg_628                |  30|   0|   32|          2|
    |add_ln176_3_reg_633                |  32|   0|   32|          0|
    |add_ln176_5_reg_638                |  32|   0|   32|          0|
    |add_ln176_5_reg_638_pp0_iter4_reg  |  32|   0|   32|          0|
    |add_ln176_8_reg_643                |  32|   0|   32|          0|
    |add_ln176_9_reg_653                |  32|   0|   32|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |bound_reg_508                      |  64|   0|   64|          0|
    |height_read_reg_487                |  32|   0|   32|          0|
    |hwin_1_1_i_fu_76                   |  32|   0|   32|          0|
    |hwin_1_1_i_load_reg_513            |  32|   0|   32|          0|
    |hwin_1_fu_80                       |  32|   0|   32|          0|
    |hwin_2_fu_84                       |  32|   0|   32|          0|
    |hwin_3_fu_88                       |  32|   0|   32|          0|
    |hwin_3_load_reg_529                |  32|   0|   32|          0|
    |hwin_4_fu_92                       |  32|   0|   32|          0|
    |hwin_5_fu_96                       |  32|   0|   32|          0|
    |hwin_6_fu_100                      |  32|   0|   32|          0|
    |hwin_6_load_reg_544                |  32|   0|   32|          0|
    |hwin_7_fu_104                      |  32|   0|   32|          0|
    |hwin_7_load_reg_549                |  32|   0|   32|          0|
    |hwin_8_fu_108                      |  32|   0|   32|          0|
    |hwin_9_fu_112                      |  32|   0|   32|          0|
    |icmp_ln168_reg_559                 |   1|   0|    1|          0|
    |icmp_ln178_reg_579                 |   1|   0|    1|          0|
    |indvar_flatten_reg_141             |  64|   0|   64|          0|
    |mul_ln176_1_reg_593                |  32|   0|   32|          0|
    |mul_ln176_2_reg_648                |  32|   0|   32|          0|
    |mul_ln176_3_reg_598                |  32|   0|   32|          0|
    |mul_ln176_4_reg_603                |  32|   0|   32|          0|
    |mul_ln176_5_reg_618                |  32|   0|   32|          0|
    |mul_ln176_6_reg_623                |  32|   0|   32|          0|
    |mul_ln176_7_reg_608                |  32|   0|   32|          0|
    |mul_ln176_8_reg_613                |  32|   0|   32|          0|
    |mul_ln176_reg_588                  |  32|   0|   32|          0|
    |row_0_i_i_reg_152                  |  11|   0|   11|          0|
    |src_V_0_payload_A                  |  32|   0|   32|          0|
    |src_V_0_payload_B                  |  32|   0|   32|          0|
    |src_V_0_sel_rd                     |   1|   0|    1|          0|
    |src_V_0_sel_wr                     |   1|   0|    1|          0|
    |src_V_0_state                      |   2|   0|    2|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_2_reg_573                      |  32|   0|   32|          0|
    |tmp_reg_663                        |  32|   0|   32|          0|
    |width_read_reg_492                 |  32|   0|   32|          0|
    |add_ln176_1_reg_628                |  64|  32|   32|          2|
    |add_ln176_3_reg_633                |  64|  32|   32|          0|
    |hwin_1_1_i_load_reg_513            |  64|  32|   32|          0|
    |hwin_3_load_reg_529                |  64|  32|   32|          0|
    |icmp_ln168_reg_559                 |  64|  32|    1|          0|
    |icmp_ln178_reg_579                 |  64|  32|    1|          0|
    |tmp_2_reg_573                      |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1759| 224| 1475|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|start_out       | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|start_write     | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|height_dout     |  in |   32|   ap_fifo  |       height      |    pointer   |
|height_empty_n  |  in |    1|   ap_fifo  |       height      |    pointer   |
|height_read     | out |    1|   ap_fifo  |       height      |    pointer   |
|width_dout      |  in |   32|   ap_fifo  |       width       |    pointer   |
|width_empty_n   |  in |    1|   ap_fifo  |       width       |    pointer   |
|width_read      | out |    1|   ap_fifo  |       width       |    pointer   |
|src_V_TDATA     |  in |   32|    axis    |       src_V       |    pointer   |
|src_V_TVALID    |  in |    1|    axis    |       src_V       |    pointer   |
|src_V_TREADY    | out |    1|    axis    |       src_V       |    pointer   |
|hconv_V_din     | out |   32|   ap_fifo  |      hconv_V      |    pointer   |
|hconv_V_full_n  |  in |    1|   ap_fifo  |      hconv_V      |    pointer   |
|hconv_V_write   | out |    1|   ap_fifo  |      hconv_V      |    pointer   |
+----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 13 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hwin_1_1_i = alloca i32"   --->   Operation 14 'alloca' 'hwin_1_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hwin_1 = alloca i32"   --->   Operation 15 'alloca' 'hwin_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hwin_2 = alloca i32"   --->   Operation 16 'alloca' 'hwin_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hwin_3 = alloca i32"   --->   Operation 17 'alloca' 'hwin_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hwin_4 = alloca i32"   --->   Operation 18 'alloca' 'hwin_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hwin_5 = alloca i32"   --->   Operation 19 'alloca' 'hwin_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hwin_6 = alloca i32"   --->   Operation 20 'alloca' 'hwin_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hwin_7 = alloca i32"   --->   Operation 21 'alloca' 'hwin_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%hwin_8 = alloca i32"   --->   Operation 22 'alloca' 'hwin_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%hwin_9 = alloca i32"   --->   Operation 23 'alloca' 'hwin_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 24 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (2.91ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 25 'read' 'width_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 26 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 27 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 29 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 29 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 34 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln168, %HConvW_end ]" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%row_0_i_i = phi i11 [ 0, %entry ], [ %row, %HConvW_end ]"   --->   Operation 37 'phi' 'row_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%hwin_1_1_i_load = load i32* %hwin_1_1_i" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 38 'load' 'hwin_1_1_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%hwin_1_load = load i32* %hwin_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 39 'load' 'hwin_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%hwin_2_load = load i32* %hwin_2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 40 'load' 'hwin_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%hwin_3_load = load i32* %hwin_3" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 41 'load' 'hwin_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%hwin_4_load = load i32* %hwin_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 42 'load' 'hwin_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%hwin_5_load = load i32* %hwin_5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 43 'load' 'hwin_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%hwin_6_load = load i32* %hwin_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 44 'load' 'hwin_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%hwin_7_load = load i32* %hwin_7" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 45 'load' 'hwin_7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%hwin_8_load = load i32* %hwin_8" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 46 'load' 'hwin_8_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%hwin_9_load_1 = load i32* %hwin_9"   --->   Operation 47 'load' 'hwin_9_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i11 %row_0_i_i to i32" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 48 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln169 = icmp slt i32 %zext_ln169, %width_read" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 49 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (2.77ns)   --->   "%icmp_ln168 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 50 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln168 = add i64 %indvar_flatten, 1" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 51 'add' 'add_ln168' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %hwin_9_load_1, i32* %hwin_8"   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %hwin_8_load, i32* %hwin_7" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %hwin_7_load, i32* %hwin_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %hwin_6_load, i32* %hwin_5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %hwin_5_load, i32* %hwin_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %hwin_4_load, i32* %hwin_3" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %hwin_3_load, i32* %hwin_2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %hwin_2_load, i32* %hwin_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %hwin_1_load, i32* %hwin_1_1_i" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %.exit, label %HConvW_begin" [convolution.cpp:168->convolution.cpp:271]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%hwin_9_load = load i32* %hwin_9" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 62 'load' 'hwin_9_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln169 = select i1 %icmp_ln169, i11 %row_0_i_i, i11 0" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 63 'select' 'select_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %src_V)" [convolution.cpp:171->convolution.cpp:271]   --->   Operation 64 'read' 'tmp_2' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 65 [3/3] (5.74ns)   --->   "%mul_ln176 = mul i32 111, %hwin_1_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 65 'mul' 'mul_ln176' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [3/3] (5.74ns)   --->   "%mul_ln176_1 = mul i32 266, %hwin_2_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 66 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [3/3] (5.74ns)   --->   "%mul_ln176_3 = mul i32 724, %hwin_4_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 67 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [3/3] (5.74ns)   --->   "%mul_ln176_4 = mul i32 821, %hwin_5_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 68 'mul' 'mul_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [3/3] (5.74ns)   --->   "%mul_ln176_7 = mul i32 266, %hwin_8_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 69 'mul' 'mul_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [3/3] (5.74ns)   --->   "%mul_ln176_8 = mul i32 111, %hwin_9_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 70 'mul' 'mul_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.88ns)   --->   "%icmp_ln178 = icmp ugt i11 %select_ln169, 9" [convolution.cpp:178->convolution.cpp:271]   --->   Operation 71 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln168)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %tmp_2, i32* %hwin_9" [convolution.cpp:178->convolution.cpp:271]   --->   Operation 72 'store' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %1, label %HConvW_end" [convolution.cpp:178->convolution.cpp:271]   --->   Operation 73 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.63ns)   --->   "%row = add i11 %select_ln169, 1" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 74 'add' 'row' <Predicate = (!icmp_ln168)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 75 [2/3] (5.74ns)   --->   "%mul_ln176 = mul i32 111, %hwin_1_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 75 'mul' 'mul_ln176' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [2/3] (5.74ns)   --->   "%mul_ln176_1 = mul i32 266, %hwin_2_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 76 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [2/3] (5.74ns)   --->   "%mul_ln176_3 = mul i32 724, %hwin_4_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 77 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [2/3] (5.74ns)   --->   "%mul_ln176_4 = mul i32 821, %hwin_5_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 78 'mul' 'mul_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [3/3] (5.74ns)   --->   "%mul_ln176_5 = mul i32 724, %hwin_6_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 79 'mul' 'mul_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [3/3] (5.74ns)   --->   "%mul_ln176_6 = mul i32 498, %hwin_7_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 80 'mul' 'mul_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [2/3] (5.74ns)   --->   "%mul_ln176_7 = mul i32 266, %hwin_8_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 81 'mul' 'mul_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [2/3] (5.74ns)   --->   "%mul_ln176_8 = mul i32 111, %hwin_9_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 82 'mul' 'mul_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 83 [1/3] (5.74ns)   --->   "%mul_ln176 = mul i32 111, %hwin_1_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 83 'mul' 'mul_ln176' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/3] (5.74ns)   --->   "%mul_ln176_1 = mul i32 266, %hwin_2_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 84 'mul' 'mul_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [3/3] (5.74ns)   --->   "%mul_ln176_2 = mul i32 498, %hwin_3_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 85 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/3] (5.74ns)   --->   "%mul_ln176_3 = mul i32 724, %hwin_4_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 86 'mul' 'mul_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/3] (5.74ns)   --->   "%mul_ln176_4 = mul i32 821, %hwin_5_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 87 'mul' 'mul_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [2/3] (5.74ns)   --->   "%mul_ln176_5 = mul i32 724, %hwin_6_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 88 'mul' 'mul_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [2/3] (5.74ns)   --->   "%mul_ln176_6 = mul i32 498, %hwin_7_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 89 'mul' 'mul_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/3] (5.74ns)   --->   "%mul_ln176_7 = mul i32 266, %hwin_8_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 90 'mul' 'mul_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/3] (5.74ns)   --->   "%mul_ln176_8 = mul i32 111, %hwin_9_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 91 'mul' 'mul_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln176 = shl i32 %hwin_1_1_i_load, 5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 92 'shl' 'shl_ln176' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln176_1 = shl i32 %hwin_1_1_i_load, 2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 93 'shl' 'shl_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 94 [2/3] (5.74ns)   --->   "%mul_ln176_2 = mul i32 498, %hwin_3_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 94 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/3] (5.74ns)   --->   "%mul_ln176_5 = mul i32 724, %hwin_6_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 95 'mul' 'mul_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/3] (5.74ns)   --->   "%mul_ln176_6 = mul i32 498, %hwin_7_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 96 'mul' 'mul_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln176_2 = shl i32 %tmp_2, 5" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 97 'shl' 'shl_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln176_3 = shl i32 %tmp_2, 2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 98 'shl' 'shl_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176 = add i32 %shl_ln176_2, %shl_ln176" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 99 'add' 'add_ln176' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_1 = add i32 %add_ln176, %shl_ln176_3" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 100 'add' 'add_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_2 = add i32 %mul_ln176, %mul_ln176_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 101 'add' 'add_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_3 = add i32 %add_ln176_2, %shl_ln176_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 102 'add' 'add_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln176_5 = add i32 %mul_ln176_3, %mul_ln176_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 103 'add' 'add_ln176_5' <Predicate = (!icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln176_8 = add i32 %mul_ln176_7, %mul_ln176_8" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 104 'add' 'add_ln176_8' <Predicate = (!icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 105 [1/3] (5.74ns)   --->   "%mul_ln176_2 = mul i32 498, %hwin_3_load" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 105 'mul' 'mul_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_7 = add i32 %mul_ln176_5, %mul_ln176_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 106 'add' 'add_ln176_7' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 107 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_9 = add i32 %add_ln176_8, %add_ln176_7" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 107 'add' 'add_ln176_9' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_6 = add i32 %add_ln176_5, %mul_ln176_2" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 108 'add' 'add_ln176_6' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln176_10 = add i32 %add_ln176_9, %add_ln176_6" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 109 'add' 'add_ln176_10' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln176_4 = add i32 %add_ln176_3, %add_ln176_1" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 110 'add' 'add_ln176_4' <Predicate = (!icmp_ln168)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln176_10, %add_ln176_4" [convolution.cpp:176->convolution.cpp:271]   --->   Operation 111 'add' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.91>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @HConvH_HConvW_str)"   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2070601, i64 0)"   --->   Operation 113 'speclooptripcount' 'empty' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 115 'specregionbegin' 'tmp_5_i' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:170->convolution.cpp:271]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %hconv_V, i32 %tmp)" [convolution.cpp:179->convolution.cpp:271]   --->   Operation 117 'write' <Predicate = (icmp_ln178)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br label %HConvW_end" [convolution.cpp:179->convolution.cpp:271]   --->   Operation 118 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_5_i)" [convolution.cpp:180->convolution.cpp:271]   --->   Operation 119 'specregionend' 'empty_15' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:169->convolution.cpp:271]   --->   Operation 120 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 121 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hwin_1_1_i         (alloca           ) [ 00111111111110]
hwin_1             (alloca           ) [ 00111111111110]
hwin_2             (alloca           ) [ 00111111111110]
hwin_3             (alloca           ) [ 00111111111110]
hwin_4             (alloca           ) [ 00111111111110]
hwin_5             (alloca           ) [ 00111111111110]
hwin_6             (alloca           ) [ 00111111111110]
hwin_7             (alloca           ) [ 00111111111110]
hwin_8             (alloca           ) [ 00111111111110]
hwin_9             (alloca           ) [ 00111111111110]
height_read        (read             ) [ 00100000000000]
width_read         (read             ) [ 00111111111110]
cast               (zext             ) [ 00011000000000]
cast1              (zext             ) [ 00011000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
bound              (mul              ) [ 00000111111110]
br_ln0             (br               ) [ 00001111111110]
indvar_flatten     (phi              ) [ 00000100000000]
row_0_i_i          (phi              ) [ 00000100000000]
hwin_1_1_i_load    (load             ) [ 00000111100000]
hwin_1_load        (load             ) [ 00000111000000]
hwin_2_load        (load             ) [ 00000111000000]
hwin_3_load        (load             ) [ 00000111110000]
hwin_4_load        (load             ) [ 00000111000000]
hwin_5_load        (load             ) [ 00000111000000]
hwin_6_load        (load             ) [ 00000111100000]
hwin_7_load        (load             ) [ 00000111100000]
hwin_8_load        (load             ) [ 00000111000000]
hwin_9_load_1      (load             ) [ 00000000000000]
zext_ln169         (zext             ) [ 00000000000000]
icmp_ln169         (icmp             ) [ 00000000000000]
icmp_ln168         (icmp             ) [ 00000111111110]
add_ln168          (add              ) [ 00001111111110]
store_ln0          (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
store_ln176        (store            ) [ 00000000000000]
br_ln168           (br               ) [ 00000000000000]
hwin_9_load        (load             ) [ 00000111000000]
select_ln169       (select           ) [ 00000000000000]
tmp_2              (read             ) [ 00000111100000]
icmp_ln178         (icmp             ) [ 00000111111110]
store_ln178        (store            ) [ 00000000000000]
br_ln178           (br               ) [ 00000000000000]
row                (add              ) [ 00001111111110]
mul_ln176          (mul              ) [ 00000100100000]
mul_ln176_1        (mul              ) [ 00000100100000]
mul_ln176_3        (mul              ) [ 00000100100000]
mul_ln176_4        (mul              ) [ 00000100100000]
mul_ln176_7        (mul              ) [ 00000100100000]
mul_ln176_8        (mul              ) [ 00000100100000]
shl_ln176          (shl              ) [ 00000000000000]
shl_ln176_1        (shl              ) [ 00000000000000]
mul_ln176_5        (mul              ) [ 00000100010000]
mul_ln176_6        (mul              ) [ 00000100010000]
shl_ln176_2        (shl              ) [ 00000000000000]
shl_ln176_3        (shl              ) [ 00000000000000]
add_ln176          (add              ) [ 00000000000000]
add_ln176_1        (add              ) [ 00000100011100]
add_ln176_2        (add              ) [ 00000000000000]
add_ln176_3        (add              ) [ 00000100011100]
add_ln176_5        (add              ) [ 00000100011000]
add_ln176_8        (add              ) [ 00000100010000]
mul_ln176_2        (mul              ) [ 00000100001000]
add_ln176_7        (add              ) [ 00000000000000]
add_ln176_9        (add              ) [ 00000100001000]
add_ln176_6        (add              ) [ 00000000000000]
add_ln176_10       (add              ) [ 00000100000100]
add_ln176_4        (add              ) [ 00000000000000]
tmp                (add              ) [ 00000100000010]
specloopname_ln0   (specloopname     ) [ 00000000000000]
empty              (speclooptripcount) [ 00000000000000]
specloopname_ln169 (specloopname     ) [ 00000000000000]
tmp_5_i            (specregionbegin  ) [ 00000000000000]
specpipeline_ln170 (specpipeline     ) [ 00000000000000]
write_ln179        (write            ) [ 00000000000000]
br_ln179           (br               ) [ 00000000000000]
empty_15           (specregionend    ) [ 00000000000000]
br_ln169           (br               ) [ 00001111111110]
ret_ln0            (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hconv_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HConvH_HConvW_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="hwin_1_1_i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_1_1_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="hwin_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="hwin_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="hwin_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="hwin_4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="hwin_5_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="hwin_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="hwin_7_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="hwin_8_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="hwin_9_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="height_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="width_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln179_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln179/12 "/>
</bind>
</comp>

<comp id="141" class="1005" name="indvar_flatten_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="row_0_i_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="row_0_i_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i_i/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="cast1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="hwin_1_1_i_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="4"/>
<pin id="177" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_1_1_i_load/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="hwin_1_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="4"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_1_load/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="hwin_2_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="4"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_2_load/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="hwin_3_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="4"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_3_load/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="hwin_4_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="4"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_4_load/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="hwin_5_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="4"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_5_load/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="hwin_6_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="4"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_6_load/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="hwin_7_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="4"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_7_load/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="hwin_8_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="4"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_8_load/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="hwin_9_load_1_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="4"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_9_load_1/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln169_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln169_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="4"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln168_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln168_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="4"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln176_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="4"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln176_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="4"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln176_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="4"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln176_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="4"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln176_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="4"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln176_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="4"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln176_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="4"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln176_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="4"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="hwin_9_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="4"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hwin_9_load/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln169_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="0"/>
<pin id="276" dir="0" index="2" bw="11" slack="0"/>
<pin id="277" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_1/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_3/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_4/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_7/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_8/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln178_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln178_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="4"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="row_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_5/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_6/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln176_2/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln176_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="3"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln176_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176_1/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shl_ln176_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="3"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176_2/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="shl_ln176_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln176_3/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln176_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln176_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_1/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln176_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_2/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln176_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_3/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln176_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_5/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln176_8_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_8/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln176_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_7/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln176_9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_9/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln176_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_6/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln176_10_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_10/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln176_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="0" index="1" bw="32" slack="3"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_4/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="426" class="1005" name="hwin_1_1_i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="4"/>
<pin id="428" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_1_1_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="hwin_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="4"/>
<pin id="434" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="hwin_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="4"/>
<pin id="440" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="hwin_3_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="4"/>
<pin id="446" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="hwin_4_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="4"/>
<pin id="452" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_4 "/>
</bind>
</comp>

<comp id="456" class="1005" name="hwin_5_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="4"/>
<pin id="458" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="hwin_6_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="4"/>
<pin id="464" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_6 "/>
</bind>
</comp>

<comp id="468" class="1005" name="hwin_7_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="4"/>
<pin id="470" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_7 "/>
</bind>
</comp>

<comp id="474" class="1005" name="hwin_8_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="4"/>
<pin id="476" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_8 "/>
</bind>
</comp>

<comp id="480" class="1005" name="hwin_9_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="4"/>
<pin id="482" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hwin_9 "/>
</bind>
</comp>

<comp id="487" class="1005" name="height_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="width_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="cast_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="503" class="1005" name="cast1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="bound_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="513" class="1005" name="hwin_1_1_i_load_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="3"/>
<pin id="515" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="hwin_1_1_i_load "/>
</bind>
</comp>

<comp id="519" class="1005" name="hwin_1_load_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_1_load "/>
</bind>
</comp>

<comp id="524" class="1005" name="hwin_2_load_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_2_load "/>
</bind>
</comp>

<comp id="529" class="1005" name="hwin_3_load_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="2"/>
<pin id="531" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="hwin_3_load "/>
</bind>
</comp>

<comp id="534" class="1005" name="hwin_4_load_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_4_load "/>
</bind>
</comp>

<comp id="539" class="1005" name="hwin_5_load_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_5_load "/>
</bind>
</comp>

<comp id="544" class="1005" name="hwin_6_load_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_6_load "/>
</bind>
</comp>

<comp id="549" class="1005" name="hwin_7_load_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_7_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="hwin_8_load_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_8_load "/>
</bind>
</comp>

<comp id="559" class="1005" name="icmp_ln168_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="563" class="1005" name="add_ln168_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln168 "/>
</bind>
</comp>

<comp id="568" class="1005" name="hwin_9_load_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hwin_9_load "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_2_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="3"/>
<pin id="575" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln178_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="7"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

<comp id="583" class="1005" name="row_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="588" class="1005" name="mul_ln176_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176 "/>
</bind>
</comp>

<comp id="593" class="1005" name="mul_ln176_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="mul_ln176_3_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="mul_ln176_4_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_4 "/>
</bind>
</comp>

<comp id="608" class="1005" name="mul_ln176_7_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_7 "/>
</bind>
</comp>

<comp id="613" class="1005" name="mul_ln176_8_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_8 "/>
</bind>
</comp>

<comp id="618" class="1005" name="mul_ln176_5_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_5 "/>
</bind>
</comp>

<comp id="623" class="1005" name="mul_ln176_6_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_6 "/>
</bind>
</comp>

<comp id="628" class="1005" name="add_ln176_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="3"/>
<pin id="630" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln176_1 "/>
</bind>
</comp>

<comp id="633" class="1005" name="add_ln176_3_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="3"/>
<pin id="635" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln176_3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="add_ln176_5_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2"/>
<pin id="640" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln176_5 "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln176_8_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176_8 "/>
</bind>
</comp>

<comp id="648" class="1005" name="mul_ln176_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln176_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="add_ln176_9_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176_9 "/>
</bind>
</comp>

<comp id="658" class="1005" name="add_ln176_10_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176_10 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="163" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="208"><net_src comp="156" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="145" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="145" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="202" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="199" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="196" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="193" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="190" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="187" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="184" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="181" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="178" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="278"><net_src comp="209" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="156" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="178" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="181" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="187" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="190" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="199" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="270" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="273" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="128" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="273" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="52" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="359" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="349" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="364" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="354" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="76" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="435"><net_src comp="80" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="441"><net_src comp="84" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="447"><net_src comp="88" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="453"><net_src comp="92" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="459"><net_src comp="96" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="465"><net_src comp="100" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="471"><net_src comp="104" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="477"><net_src comp="108" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="483"><net_src comp="112" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="490"><net_src comp="116" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="495"><net_src comp="122" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="501"><net_src comp="163" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="506"><net_src comp="166" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="511"><net_src comp="169" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="516"><net_src comp="175" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="522"><net_src comp="178" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="527"><net_src comp="181" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="532"><net_src comp="184" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="537"><net_src comp="187" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="542"><net_src comp="190" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="547"><net_src comp="193" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="552"><net_src comp="196" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="557"><net_src comp="199" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="562"><net_src comp="214" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="219" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="571"><net_src comp="270" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="576"><net_src comp="128" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="582"><net_src comp="317" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="328" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="591"><net_src comp="281" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="596"><net_src comp="287" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="601"><net_src comp="293" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="606"><net_src comp="299" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="611"><net_src comp="305" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="616"><net_src comp="311" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="621"><net_src comp="334" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="626"><net_src comp="339" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="631"><net_src comp="375" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="636"><net_src comp="385" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="641"><net_src comp="391" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="646"><net_src comp="395" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="651"><net_src comp="344" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="656"><net_src comp="403" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="661"><net_src comp="412" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="666"><net_src comp="421" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="134" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_V | {}
	Port: hconv_V | {12 }
 - Input state : 
	Port: Loop_HConvH_proc6 : height | {1 }
	Port: Loop_HConvH_proc6 : width | {1 }
	Port: Loop_HConvH_proc6 : src_V | {5 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
		zext_ln169 : 1
		icmp_ln169 : 2
		icmp_ln168 : 1
		add_ln168 : 1
		store_ln0 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		store_ln176 : 1
		br_ln168 : 2
		select_ln169 : 3
		mul_ln176 : 1
		mul_ln176_1 : 1
		mul_ln176_3 : 1
		mul_ln176_4 : 1
		mul_ln176_7 : 1
		mul_ln176_8 : 1
		icmp_ln178 : 4
		br_ln178 : 5
		row : 4
	State 6
	State 7
	State 8
		add_ln176_1 : 1
		add_ln176_3 : 1
	State 9
		add_ln176_9 : 1
	State 10
		add_ln176_10 : 1
	State 11
		tmp : 1
	State 12
		empty_15 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_169        |    4    |   166   |    49   |
|          |        grp_fu_281        |    2    |   166   |    49   |
|          |        grp_fu_287        |    2    |   166   |    49   |
|          |        grp_fu_293        |    2    |   166   |    49   |
|    mul   |        grp_fu_299        |    2    |   166   |    49   |
|          |        grp_fu_305        |    2    |   166   |    49   |
|          |        grp_fu_311        |    2    |   166   |    49   |
|          |        grp_fu_334        |    2    |   166   |    49   |
|          |        grp_fu_339        |    2    |   166   |    49   |
|          |        grp_fu_344        |    2    |   166   |    49   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln168_fu_219     |    0    |    0    |    71   |
|          |        row_fu_328        |    0    |    0    |    13   |
|          |     add_ln176_fu_369     |    0    |    0    |    32   |
|          |    add_ln176_1_fu_375    |    0    |    0    |    32   |
|          |    add_ln176_2_fu_381    |    0    |    0    |    32   |
|          |    add_ln176_3_fu_385    |    0    |    0    |    32   |
|    add   |    add_ln176_5_fu_391    |    0    |    0    |    39   |
|          |    add_ln176_8_fu_395    |    0    |    0    |    39   |
|          |    add_ln176_7_fu_399    |    0    |    0    |    32   |
|          |    add_ln176_9_fu_403    |    0    |    0    |    32   |
|          |    add_ln176_6_fu_408    |    0    |    0    |    32   |
|          |    add_ln176_10_fu_412   |    0    |    0    |    32   |
|          |    add_ln176_4_fu_417    |    0    |    0    |    32   |
|          |        tmp_fu_421        |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln169_fu_209    |    0    |    0    |    18   |
|   icmp   |     icmp_ln168_fu_214    |    0    |    0    |    29   |
|          |     icmp_ln178_fu_317    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln169_fu_273   |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |  height_read_read_fu_116 |    0    |    0    |    0    |
|   read   |  width_read_read_fu_122  |    0    |    0    |    0    |
|          |     tmp_2_read_fu_128    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln179_write_fu_134 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_163       |    0    |    0    |    0    |
|   zext   |       cast1_fu_166       |    0    |    0    |    0    |
|          |     zext_ln169_fu_205    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     shl_ln176_fu_349     |    0    |    0    |    0    |
|    shl   |    shl_ln176_1_fu_354    |    0    |    0    |    0    |
|          |    shl_ln176_2_fu_359    |    0    |    0    |    0    |
|          |    shl_ln176_3_fu_364    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    22   |   1660  |   1043  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln168_reg_563   |   64   |
|  add_ln176_10_reg_658 |   32   |
|  add_ln176_1_reg_628  |   32   |
|  add_ln176_3_reg_633  |   32   |
|  add_ln176_5_reg_638  |   32   |
|  add_ln176_8_reg_643  |   32   |
|  add_ln176_9_reg_653  |   32   |
|     bound_reg_508     |   64   |
|     cast1_reg_503     |   64   |
|      cast_reg_498     |   64   |
|  height_read_reg_487  |   32   |
|hwin_1_1_i_load_reg_513|   32   |
|   hwin_1_1_i_reg_426  |   32   |
|  hwin_1_load_reg_519  |   32   |
|     hwin_1_reg_432    |   32   |
|  hwin_2_load_reg_524  |   32   |
|     hwin_2_reg_438    |   32   |
|  hwin_3_load_reg_529  |   32   |
|     hwin_3_reg_444    |   32   |
|  hwin_4_load_reg_534  |   32   |
|     hwin_4_reg_450    |   32   |
|  hwin_5_load_reg_539  |   32   |
|     hwin_5_reg_456    |   32   |
|  hwin_6_load_reg_544  |   32   |
|     hwin_6_reg_462    |   32   |
|  hwin_7_load_reg_549  |   32   |
|     hwin_7_reg_468    |   32   |
|  hwin_8_load_reg_554  |   32   |
|     hwin_8_reg_474    |   32   |
|  hwin_9_load_reg_568  |   32   |
|     hwin_9_reg_480    |   32   |
|   icmp_ln168_reg_559  |    1   |
|   icmp_ln178_reg_579  |    1   |
| indvar_flatten_reg_141|   64   |
|  mul_ln176_1_reg_593  |   32   |
|  mul_ln176_2_reg_648  |   32   |
|  mul_ln176_3_reg_598  |   32   |
|  mul_ln176_4_reg_603  |   32   |
|  mul_ln176_5_reg_618  |   32   |
|  mul_ln176_6_reg_623  |   32   |
|  mul_ln176_7_reg_608  |   32   |
|  mul_ln176_8_reg_613  |   32   |
|   mul_ln176_reg_588   |   32   |
|   row_0_i_i_reg_152   |   11   |
|      row_reg_583      |   11   |
|     tmp_2_reg_573     |   32   |
|      tmp_reg_663      |   32   |
|   width_read_reg_492  |   32   |
+-----------------------+--------+
|         Total         |  1592  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_169 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_169 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_281 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_287 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_293 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_299 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_305 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_311 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   512  ||  14.152 ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1660  |  1043  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |  1592  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   14   |  3252  |  1115  |
+-----------+--------+--------+--------+--------+
