Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 12 11:54:59 2024
| Host         : DESKTOP-MLPDLA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_srrc_timing_summary_routed.rpt -pb fir_srrc_timing_summary_routed.pb -rpx fir_srrc_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_srrc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.305        0.000                      0                  352        0.136        0.000                      0                  352       15.000        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
FIR_Clock  {0.000 15.500}     31.000          32.258          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FIR_Clock           2.305        0.000                      0                  352        0.136        0.000                      0                  352       15.000        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FIR_Clock
  To Clock:  FIR_Clock

Setup :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        28.516ns  (logic 8.391ns (29.426%)  route 20.125ns (70.574%))
  Logic Levels:           28  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=18 LUT6=6)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 35.956 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           0.825    30.730    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    30.854 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2/O
                         net (fo=3, routed)           0.831    31.686    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I0_O)        0.124    31.810 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2/O
                         net (fo=3, routed)           0.601    32.411    multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2_n_0
    SLICE_X26Y3          LUT5 (Prop_lut5_I0_O)        0.124    32.535 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_2/O
                         net (fo=3, routed)           0.493    33.028    multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    33.152 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[15]_i_2/O
                         net (fo=2, routed)           0.660    33.812    multiplications_gen[10].mul_gen_other.multiplier_i/q[15]_i_2_n_0
    SLICE_X25Y4          LUT3 (Prop_lut3_I0_O)        0.124    33.936 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[14]_i_1/O
                         net (fo=1, routed)           0.000    33.936    output_reg/D[14]
    SLICE_X25Y4          FDCE                                         r  output_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.495    35.956    output_reg/CLK
    SLICE_X25Y4          FDCE                                         r  output_reg/q_reg[14]/C
                         clock pessimism              0.291    36.247    
                         clock uncertainty           -0.035    36.212    
    SLICE_X25Y4          FDCE (Setup_fdce_C_D)        0.029    36.241    output_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         36.241    
                         arrival time                         -33.936    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        28.269ns  (logic 8.391ns (29.683%)  route 19.878ns (70.317%))
  Logic Levels:           28  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=18 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 35.956 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           0.825    30.730    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    30.854 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2/O
                         net (fo=3, routed)           0.831    31.686    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I0_O)        0.124    31.810 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2/O
                         net (fo=3, routed)           0.601    32.411    multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2_n_0
    SLICE_X26Y3          LUT5 (Prop_lut5_I0_O)        0.124    32.535 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_2/O
                         net (fo=3, routed)           0.493    33.028    multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    33.152 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[15]_i_2/O
                         net (fo=2, routed)           0.413    33.565    multiplications_gen[10].mul_gen_other.multiplier_i/q[15]_i_2_n_0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124    33.689 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    33.689    output_reg/D[15]
    SLICE_X24Y4          FDCE                                         r  output_reg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.495    35.956    output_reg/CLK
    SLICE_X24Y4          FDCE                                         r  output_reg/q_reg[15]/C
                         clock pessimism              0.291    36.247    
                         clock uncertainty           -0.035    36.212    
    SLICE_X24Y4          FDCE (Setup_fdce_C_D)        0.077    36.289    output_reg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         36.289    
                         arrival time                         -33.689    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        27.691ns  (logic 8.267ns (29.854%)  route 19.424ns (70.146%))
  Logic Levels:           27  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=18 LUT6=6)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 35.960 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           0.825    30.730    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    30.854 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2/O
                         net (fo=3, routed)           0.831    31.686    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I0_O)        0.124    31.810 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2/O
                         net (fo=3, routed)           0.601    32.411    multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2_n_0
    SLICE_X26Y3          LUT5 (Prop_lut5_I0_O)        0.124    32.535 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_2/O
                         net (fo=3, routed)           0.453    32.987    multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_2_n_0
    SLICE_X26Y3          LUT5 (Prop_lut5_I0_O)        0.124    33.111 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_1/O
                         net (fo=1, routed)           0.000    33.111    output_reg/D[13]
    SLICE_X26Y3          FDCE                                         r  output_reg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.499    35.960    output_reg/CLK
    SLICE_X26Y3          FDCE                                         r  output_reg/q_reg[13]/C
                         clock pessimism              0.291    36.251    
                         clock uncertainty           -0.035    36.216    
    SLICE_X26Y3          FDCE (Setup_fdce_C_D)        0.031    36.247    output_reg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         36.247    
                         arrival time                         -33.111    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        27.507ns  (logic 9.564ns (34.769%)  route 17.943ns (65.231%))
  Logic Levels:           27  (DSP48E1=1 LUT3=3 LUT4=1 LUT5=21 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 35.960 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           1.057    17.980    multiplications_gen[10].mul_gen_other.multiplier_i/P[0]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124    18.104 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_267/O
                         net (fo=4, routed)           0.447    18.550    multiplications_gen[10].mul_gen_other.multiplier_i/result0_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.124    18.674 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_236/O
                         net (fo=3, routed)           0.721    19.396    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_236_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.124    19.520 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_203/O
                         net (fo=3, routed)           0.440    19.960    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_203_n_0
    SLICE_X10Y1          LUT5 (Prop_lut5_I2_O)        0.124    20.084 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_171/O
                         net (fo=3, routed)           0.628    20.711    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_171_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.124    20.835 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_139/O
                         net (fo=3, routed)           0.463    21.298    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_139_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.124    21.422 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_104/O
                         net (fo=3, routed)           0.625    22.047    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_104_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.124    22.171 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_63/O
                         net (fo=3, routed)           0.634    22.805    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_63_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.150    22.955 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_44/O
                         net (fo=3, routed)           0.505    23.460    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_44_n_0
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.326    23.786 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_34/O
                         net (fo=2, routed)           1.107    24.893    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_34_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.150    25.043 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_17/O
                         net (fo=3, routed)           0.879    25.922    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_17_n_0
    SLICE_X11Y6          LUT5 (Prop_lut5_I2_O)        0.354    26.276 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_11/O
                         net (fo=3, routed)           0.659    26.935    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_11_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.352    27.287 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_11/O
                         net (fo=3, routed)           0.596    27.883    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_11_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.321    28.204 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_11/O
                         net (fo=3, routed)           0.564    28.767    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_11_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.343    29.110 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_11/O
                         net (fo=3, routed)           0.561    29.671    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_11_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.332    30.003 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_11/O
                         net (fo=3, routed)           0.561    30.564    multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_11_n_0
    SLICE_X14Y4          LUT5 (Prop_lut5_I2_O)        0.118    30.682 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[15]_i_12/O
                         net (fo=3, routed)           0.455    31.137    multiplications_gen[10].mul_gen_other.multiplier_i/q[15]_i_12_n_0
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.355    31.492 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_4/O
                         net (fo=3, routed)           1.109    32.600    multiplications_gen[10].mul_gen_other.multiplier_i/q[13]_i_4_n_0
    SLICE_X26Y3          LUT3 (Prop_lut3_I1_O)        0.327    32.927 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[12]_i_1/O
                         net (fo=1, routed)           0.000    32.927    output_reg/D[12]
    SLICE_X26Y3          FDCE                                         r  output_reg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.499    35.960    output_reg/CLK
    SLICE_X26Y3          FDCE                                         r  output_reg/q_reg[12]/C
                         clock pessimism              0.291    36.251    
                         clock uncertainty           -0.035    36.216    
    SLICE_X26Y3          FDCE (Setup_fdce_C_D)        0.029    36.245    output_reg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         36.245    
                         arrival time                         -32.927    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        27.220ns  (logic 8.143ns (29.916%)  route 19.077ns (70.084%))
  Logic Levels:           26  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=17 LUT6=6)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 35.960 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           0.825    30.730    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    30.854 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2/O
                         net (fo=3, routed)           0.831    31.686    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I0_O)        0.124    31.810 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2/O
                         net (fo=3, routed)           0.706    32.516    multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_2_n_0
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.124    32.640 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_1/O
                         net (fo=1, routed)           0.000    32.640    output_reg/D[11]
    SLICE_X27Y3          FDCE                                         r  output_reg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.499    35.960    output_reg/CLK
    SLICE_X27Y3          FDCE                                         r  output_reg/q_reg[11]/C
                         clock pessimism              0.291    36.251    
                         clock uncertainty           -0.035    36.216    
    SLICE_X27Y3          FDCE (Setup_fdce_C_D)        0.029    36.245    output_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         36.245    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        26.868ns  (logic 8.019ns (29.846%)  route 18.849ns (70.154%))
  Logic Levels:           25  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=16 LUT6=6)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 35.961 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           0.825    30.730    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    30.854 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2/O
                         net (fo=3, routed)           0.833    31.687    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I0_O)        0.124    31.811 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_1/O
                         net (fo=1, routed)           0.477    32.288    output_reg/D[9]
    SLICE_X26Y2          FDCE                                         r  output_reg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.500    35.961    output_reg/CLK
    SLICE_X26Y2          FDCE                                         r  output_reg/q_reg[9]/C
                         clock pessimism              0.291    36.252    
                         clock uncertainty           -0.035    36.217    
    SLICE_X26Y2          FDCE (Setup_fdce_C_D)       -0.047    36.170    output_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         36.170    
                         arrival time                         -32.288    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        26.786ns  (logic 9.012ns (33.644%)  route 17.774ns (66.356%))
  Logic Levels:           26  (DSP48E1=1 LUT3=4 LUT4=1 LUT5=19 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 35.961 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           1.057    17.980    multiplications_gen[10].mul_gen_other.multiplier_i/P[0]
    SLICE_X10Y2          LUT4 (Prop_lut4_I0_O)        0.124    18.104 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_267/O
                         net (fo=4, routed)           0.447    18.550    multiplications_gen[10].mul_gen_other.multiplier_i/result0_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.124    18.674 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_236/O
                         net (fo=3, routed)           0.721    19.396    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_236_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.124    19.520 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_203/O
                         net (fo=3, routed)           0.440    19.960    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_203_n_0
    SLICE_X10Y1          LUT5 (Prop_lut5_I2_O)        0.124    20.084 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_171/O
                         net (fo=3, routed)           0.628    20.711    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_171_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.124    20.835 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_139/O
                         net (fo=3, routed)           0.463    21.298    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_139_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.124    21.422 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_104/O
                         net (fo=3, routed)           0.625    22.047    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_104_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.124    22.171 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_63/O
                         net (fo=3, routed)           0.634    22.805    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_63_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.150    22.955 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_44/O
                         net (fo=3, routed)           0.505    23.460    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_44_n_0
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.326    23.786 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_34/O
                         net (fo=2, routed)           1.107    24.893    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_34_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.150    25.043 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_17/O
                         net (fo=3, routed)           0.879    25.922    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_17_n_0
    SLICE_X11Y6          LUT5 (Prop_lut5_I2_O)        0.354    26.276 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_11/O
                         net (fo=3, routed)           0.659    26.935    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_11_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.352    27.287 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_11/O
                         net (fo=3, routed)           0.596    27.883    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_11_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.321    28.204 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_11/O
                         net (fo=3, routed)           0.564    28.767    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_11_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.343    29.110 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_11/O
                         net (fo=3, routed)           0.561    29.671    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_11_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.332    30.003 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_11/O
                         net (fo=3, routed)           0.636    30.639    multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_11_n_0
    SLICE_X14Y4          LUT3 (Prop_lut3_I1_O)        0.124    30.763 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_4/O
                         net (fo=3, routed)           1.320    32.082    multiplications_gen[10].mul_gen_other.multiplier_i/q[11]_i_4_n_0
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124    32.206 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[10]_i_1/O
                         net (fo=1, routed)           0.000    32.206    output_reg/D[10]
    SLICE_X26Y2          FDCE                                         r  output_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.500    35.961    output_reg/CLK
    SLICE_X26Y2          FDCE                                         r  output_reg/q_reg[10]/C
                         clock pessimism              0.291    36.252    
                         clock uncertainty           -0.035    36.217    
    SLICE_X26Y2          FDCE (Setup_fdce_C_D)        0.029    36.246    output_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         36.246    
                         arrival time                         -32.206    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        26.068ns  (logic 8.019ns (30.762%)  route 18.049ns (69.238%))
  Logic Levels:           25  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 35.961 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           0.825    30.730    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X26Y4          LUT5 (Prop_lut5_I0_O)        0.124    30.854 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2/O
                         net (fo=3, routed)           0.510    31.364    multiplications_gen[10].mul_gen_other.multiplier_i/q[9]_i_2_n_0
    SLICE_X26Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.488 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[8]_i_1/O
                         net (fo=1, routed)           0.000    31.488    output_reg/D[8]
    SLICE_X26Y2          FDCE                                         r  output_reg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.500    35.961    output_reg/CLK
    SLICE_X26Y2          FDCE                                         r  output_reg/q_reg[8]/C
                         clock pessimism              0.291    36.252    
                         clock uncertainty           -0.035    36.217    
    SLICE_X26Y2          FDCE (Setup_fdce_C_D)        0.031    36.248    output_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         36.248    
                         arrival time                         -31.488    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        25.644ns  (logic 7.895ns (30.787%)  route 17.749ns (69.213%))
  Logic Levels:           24  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=15 LUT6=6)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 35.960 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           1.035    30.940    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X27Y4          LUT5 (Prop_lut5_I0_O)        0.124    31.064 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_1/O
                         net (fo=1, routed)           0.000    31.064    output_reg/D[7]
    SLICE_X27Y4          FDCE                                         r  output_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.499    35.960    output_reg/CLK
    SLICE_X27Y4          FDCE                                         r  output_reg/q_reg[7]/C
                         clock pessimism              0.291    36.251    
                         clock uncertainty           -0.035    36.216    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.029    36.245    output_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         36.245    
                         arrival time                         -31.064    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            output_reg/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.000ns  (FIR_Clock rise@31.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        25.283ns  (logic 7.895ns (31.227%)  route 17.388ns (68.773%))
  Logic Levels:           24  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 35.960 - 31.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.682     5.420    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X8Y1           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.938 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/Q
                         net (fo=3, routed)           0.851     6.789    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/Q[2]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.913 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_24__9/O
                         net (fo=3, routed)           0.578     7.492    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_3
    SLICE_X7Y4           LUT5 (Prop_lut5_I2_O)        0.124     7.616 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_23__9/O
                         net (fo=3, routed)           0.415     8.031    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_5
    SLICE_X7Y5           LUT5 (Prop_lut5_I2_O)        0.124     8.155 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_22__9/O
                         net (fo=3, routed)           0.756     8.911    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_7
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.035 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_21__9/O
                         net (fo=3, routed)           0.325     9.360    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_9
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.484 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_20__9/O
                         net (fo=3, routed)           0.424     9.908    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_11
    SLICE_X13Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.032 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_19__9/O
                         net (fo=3, routed)           0.740    10.772    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_13
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.124    10.896 f  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_18__9/O
                         net (fo=2, routed)           0.852    11.748    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/sum_gen[10].sum_gen_i.ripple_carry_adder_i/carry_15
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.117    11.865 r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/result0_i_1__9/O
                         net (fo=14, routed)          0.993    12.858    multiplications_gen[10].mul_gen_other.multiplier_i/A[16]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.065    16.923 r  multiplications_gen[10].mul_gen_other.multiplier_i/result0/P[0]
                         net (fo=6, routed)           0.878    17.801    multiplications_gen[9].mul_gen_other.multiplier_i/q_reg[15]_1[0]
    SLICE_X11Y5          LUT4 (Prop_lut4_I3_O)        0.124    17.925 f  multiplications_gen[9].mul_gen_other.multiplier_i/q[1]_i_287/O
                         net (fo=2, routed)           0.555    18.481    multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_245
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.605 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_269/O
                         net (fo=2, routed)           0.571    19.176    multiplications_gen[11].mul_gen_11.multiplier_11/result0_2
    SLICE_X11Y3          LUT5 (Prop_lut5_I4_O)        0.150    19.326 r  multiplications_gen[11].mul_gen_11.multiplier_11/q[1]_i_239/O
                         net (fo=3, routed)           0.563    19.889    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.332    20.221 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206/O
                         net (fo=3, routed)           0.958    21.179    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_206_n_0
    SLICE_X11Y8          LUT5 (Prop_lut5_I1_O)        0.154    21.333 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178/O
                         net (fo=1, routed)           1.426    22.759    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_178_n_0
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.327    23.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147/O
                         net (fo=1, routed)           0.551    23.637    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_147_n_0
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115/O
                         net (fo=1, routed)           1.032    24.793    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_115_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.917 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74/O
                         net (fo=1, routed)           0.600    25.517    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_74_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.124    25.641 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32/O
                         net (fo=1, routed)           0.416    26.057    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_32_n_0
    SLICE_X26Y6          LUT5 (Prop_lut5_I3_O)        0.124    26.181 f  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9/O
                         net (fo=1, routed)           0.781    26.962    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_9_n_0
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.086 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2/O
                         net (fo=3, routed)           0.820    27.906    multiplications_gen[10].mul_gen_other.multiplier_i/q[1]_i_2_n_0
    SLICE_X26Y8          LUT5 (Prop_lut5_I0_O)        0.124    28.030 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2/O
                         net (fo=3, routed)           0.873    28.903    multiplications_gen[10].mul_gen_other.multiplier_i/q[3]_i_2_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.124    29.027 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4/O
                         net (fo=3, routed)           0.754    29.781    multiplications_gen[10].mul_gen_other.multiplier_i/q[5]_i_4_n_0
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.124    29.905 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2/O
                         net (fo=3, routed)           0.673    30.579    multiplications_gen[10].mul_gen_other.multiplier_i/q[7]_i_2_n_0
    SLICE_X28Y4          LUT3 (Prop_lut3_I0_O)        0.124    30.703 r  multiplications_gen[10].mul_gen_other.multiplier_i/q[6]_i_1/O
                         net (fo=1, routed)           0.000    30.703    output_reg/D[6]
    SLICE_X28Y4          FDCE                                         r  output_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                     31.000    31.000 r  
    U14                                               0.000    31.000 r  clk (IN)
                         net (fo=0)                   0.000    31.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490    32.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    34.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.499    35.960    output_reg/CLK
    SLICE_X28Y4          FDCE                                         r  output_reg/q_reg[6]/C
                         clock pessimism              0.291    36.251    
                         clock uncertainty           -0.035    36.216    
    SLICE_X28Y4          FDCE (Setup_fdce_C_D)        0.077    36.293    output_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         36.293    
                         arrival time                         -30.703    
  -------------------------------------------------------------------
                         slack                                  5.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 input_reg_gen[16].input_reg_other_iterations.d_flip_flop_i/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.846%)  route 0.331ns (70.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.558     1.539    input_reg_gen[16].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X21Y10         FDCE                                         r  input_reg_gen[16].input_reg_other_iterations.d_flip_flop_i/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  input_reg_gen[16].input_reg_other_iterations.d_flip_flop_i/q_reg[11]/Q
                         net (fo=4, routed)           0.331     2.011    input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/D[11]
    SLICE_X31Y11         FDCE                                         r  input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.829     2.058    input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X31Y11         FDCE                                         r  input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[11]/C
                         clock pessimism             -0.253     1.805    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.070     1.875    input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.563     1.544    input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X33Y6          FDCE                                         r  input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDCE (Prop_fdce_C_Q)         0.141     1.685 r  input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/Q
                         net (fo=3, routed)           0.068     1.753    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/D[6]
    SLICE_X33Y6          FDCE                                         r  input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.831     2.060    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X33Y6          FDCE                                         r  input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/C
                         clock pessimism             -0.516     1.544    
    SLICE_X33Y6          FDCE (Hold_fdce_C_D)         0.071     1.615    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.565     1.546    input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X13Y8          FDCE                                         r  input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.687 r  input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/q_reg[9]/Q
                         net (fo=4, routed)           0.080     1.767    input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/D[9]
    SLICE_X13Y8          FDCE                                         r  input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.833     2.062    input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X13Y8          FDCE                                         r  input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[9]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.078     1.624    input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.565     1.546    input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X13Y8          FDCE                                         r  input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.687 r  input_reg_gen[14].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/Q
                         net (fo=3, routed)           0.080     1.767    input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/D[10]
    SLICE_X13Y8          FDCE                                         r  input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.833     2.062    input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X13Y8          FDCE                                         r  input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.076     1.622    input_reg_gen[15].input_reg_other_iterations.d_flip_flop_i/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.562     1.543    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/CLK
    SLICE_X35Y7          FDCE                                         r  input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141     1.684 r  input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[8]/Q
                         net (fo=3, routed)           0.127     1.811    input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[15]_0[8]
    SLICE_X33Y6          FDCE                                         r  input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.831     2.060    input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X33Y6          FDCE                                         r  input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[8]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X33Y6          FDCE (Hold_fdce_C_D)         0.072     1.651    input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 input_reg_gen[8].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.796%)  route 0.126ns (47.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.566     1.547    input_reg_gen[8].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X9Y6           FDCE                                         r  input_reg_gen[8].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.688 r  input_reg_gen[8].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/Q
                         net (fo=4, routed)           0.126     1.814    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/D[5]
    SLICE_X7Y5           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.834     2.063    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X7Y5           FDCE                                         r  input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/C
                         clock pessimism             -0.481     1.582    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.070     1.652    input_reg_gen[9].input_reg_other_iterations.d_flip_flop_i/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.563     1.544    input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X35Y6          FDCE                                         r  input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141     1.685 r  input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[4]/Q
                         net (fo=3, routed)           0.129     1.813    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/D[4]
    SLICE_X32Y6          FDCE                                         r  input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.831     2.060    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X32Y6          FDCE                                         r  input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[4]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X32Y6          FDCE (Hold_fdce_C_D)         0.063     1.642    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 input_reg_gen[12].input_reg_other_iterations.d_flip_flop_i/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[13].input_reg_other_iterations.d_flip_flop_i/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.600%)  route 0.138ns (49.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.566     1.547    input_reg_gen[12].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X7Y4           FDCE                                         r  input_reg_gen[12].input_reg_other_iterations.d_flip_flop_i/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     1.688 r  input_reg_gen[12].input_reg_other_iterations.d_flip_flop_i/q_reg[3]/Q
                         net (fo=4, routed)           0.138     1.825    input_reg_gen[13].input_reg_other_iterations.d_flip_flop_i/D[3]
    SLICE_X9Y5           FDCE                                         r  input_reg_gen[13].input_reg_other_iterations.d_flip_flop_i/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.834     2.063    input_reg_gen[13].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X9Y5           FDCE                                         r  input_reg_gen[13].input_reg_other_iterations.d_flip_flop_i/q_reg[3]/C
                         clock pessimism             -0.481     1.582    
    SLICE_X9Y5           FDCE (Hold_fdce_C_D)         0.070     1.652    input_reg_gen[13].input_reg_other_iterations.d_flip_flop_i/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.146%)  route 0.135ns (48.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.562     1.543    input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X33Y8          FDCE                                         r  input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     1.684 r  input_reg_gen[19].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/Q
                         net (fo=3, routed)           0.135     1.818    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/D[10]
    SLICE_X34Y7          FDCE                                         r  input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.831     2.060    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X34Y7          FDCE                                         r  input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[10]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X34Y7          FDCE (Hold_fdce_C_D)         0.063     1.642    input_reg_gen[20].input_reg_other_iterations.d_flip_flop_i/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Destination:            input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by FIR_Clock  {rise@0.000ns fall@15.500ns period=31.000ns})
  Path Group:             FIR_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_Clock rise@0.000ns - FIR_Clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.460%)  route 0.138ns (49.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.562     1.543    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/CLK
    SLICE_X35Y7          FDCE                                         r  input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDCE (Prop_fdce_C_Q)         0.141     1.684 r  input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[7]/Q
                         net (fo=4, routed)           0.138     1.822    input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[15]_0[7]
    SLICE_X32Y6          FDCE                                         r  input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_Clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.831     2.060    input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/CLK
    SLICE_X32Y6          FDCE                                         r  input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[7]/C
                         clock pessimism             -0.481     1.579    
    SLICE_X32Y6          FDCE (Hold_fdce_C_D)         0.063     1.642    input_reg_gen[1].input_reg_other_iterations.d_flip_flop_i/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FIR_Clock
Waveform(ns):       { 0.000 15.500 }
Period(ns):         31.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         31.000      28.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X35Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X35Y7    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X35Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X34Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X35Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X34Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X33Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X35Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         31.000      30.000     SLICE_X35Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X6Y5     input_reg_gen[10].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X6Y5     input_reg_gen[10].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X7Y5     input_reg_gen[11].input_reg_other_iterations.d_flip_flop_i/q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X7Y5     input_reg_gen[11].input_reg_other_iterations.d_flip_flop_i/q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X7Y4     input_reg_gen[12].input_reg_other_iterations.d_flip_flop_i/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X7Y4     input_reg_gen[12].input_reg_other_iterations.d_flip_flop_i/q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y10   input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X34Y11   input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X34Y10   input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X34Y10   input_reg_gen[17].input_reg_other_iterations.d_flip_flop_i/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y7    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y7    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X34Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X34Y8    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.500      15.000     SLICE_X35Y9    input_reg_gen[0].input_reg_first_iteration.d_flip_flop_0/q_reg[13]/C



