{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742529189064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742529189065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 20:53:08 2025 " "Processing started: Thu Mar 20 20:53:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742529189065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529189065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529189065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742529189396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742529189396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tbu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tbu " "Found entity 1: tbu" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_8x1024.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_8x1024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem_8x1024.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_8x1024.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_1x1024.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_1x1024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_disp " "Found entity 1: mem_disp" {  } { { "mem_1x1024.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_1x1024.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decoder.sv(163) " "Verilog HDL information at decoder.sv(163): always construct contains both blocking and non-blocking assignments" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 163 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742529195396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmc0.sv 8 8 " "Found 8 design units, including 8 entities, in source file bmc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bmc0 " "Found entity 1: bmc0" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""} { "Info" "ISGN_ENTITY_NAME" "2 bmc1 " "Found entity 2: bmc1" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""} { "Info" "ISGN_ENTITY_NAME" "3 bmc2 " "Found entity 3: bmc2" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""} { "Info" "ISGN_ENTITY_NAME" "4 bmc3 " "Found entity 4: bmc3" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""} { "Info" "ISGN_ENTITY_NAME" "5 bmc4 " "Found entity 5: bmc4" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""} { "Info" "ISGN_ENTITY_NAME" "6 bmc5 " "Found entity 6: bmc5" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""} { "Info" "ISGN_ENTITY_NAME" "7 bmc6 " "Found entity 7: bmc6" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""} { "Info" "ISGN_ENTITY_NAME" "8 bmc7 " "Found entity 8: bmc7" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acs.sv 1 1 " "Found 1 design units, including 1 entities, in source file acs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACS " "Found entity 1: ACS" {  } { { "ACS.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/ACS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742529195408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_o_disp_mem_0 decoder.sv(456) " "Verilog HDL Implicit Net warning at decoder.sv(456): created implicit net for \"d_o_disp_mem_0\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 456 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_o_disp_mem_1 decoder.sv(464) " "Verilog HDL Implicit Net warning at decoder.sv(464): created implicit net for \"d_o_disp_mem_1\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 464 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(14) " "Verilog HDL Implicit Net warning at bmc0.sv(14): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(15) " "Verilog HDL Implicit Net warning at bmc0.sv(15): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(16) " "Verilog HDL Implicit Net warning at bmc0.sv(16): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(17) " "Verilog HDL Implicit Net warning at bmc0.sv(17): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(31) " "Verilog HDL Implicit Net warning at bmc0.sv(31): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(32) " "Verilog HDL Implicit Net warning at bmc0.sv(32): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(33) " "Verilog HDL Implicit Net warning at bmc0.sv(33): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(34) " "Verilog HDL Implicit Net warning at bmc0.sv(34): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(48) " "Verilog HDL Implicit Net warning at bmc0.sv(48): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(49) " "Verilog HDL Implicit Net warning at bmc0.sv(49): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(50) " "Verilog HDL Implicit Net warning at bmc0.sv(50): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(51) " "Verilog HDL Implicit Net warning at bmc0.sv(51): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(65) " "Verilog HDL Implicit Net warning at bmc0.sv(65): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(66) " "Verilog HDL Implicit Net warning at bmc0.sv(66): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(67) " "Verilog HDL Implicit Net warning at bmc0.sv(67): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(68) " "Verilog HDL Implicit Net warning at bmc0.sv(68): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(82) " "Verilog HDL Implicit Net warning at bmc0.sv(82): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(83) " "Verilog HDL Implicit Net warning at bmc0.sv(83): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(84) " "Verilog HDL Implicit Net warning at bmc0.sv(84): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(85) " "Verilog HDL Implicit Net warning at bmc0.sv(85): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(99) " "Verilog HDL Implicit Net warning at bmc0.sv(99): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(100) " "Verilog HDL Implicit Net warning at bmc0.sv(100): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(101) " "Verilog HDL Implicit Net warning at bmc0.sv(101): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(102) " "Verilog HDL Implicit Net warning at bmc0.sv(102): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(116) " "Verilog HDL Implicit Net warning at bmc0.sv(116): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(117) " "Verilog HDL Implicit Net warning at bmc0.sv(117): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(118) " "Verilog HDL Implicit Net warning at bmc0.sv(118): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(119) " "Verilog HDL Implicit Net warning at bmc0.sv(119): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp00 bmc0.sv(133) " "Verilog HDL Implicit Net warning at bmc0.sv(133): created implicit net for \"tmp00\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp01 bmc0.sv(134) " "Verilog HDL Implicit Net warning at bmc0.sv(134): created implicit net for \"tmp01\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp10 bmc0.sv(135) " "Verilog HDL Implicit Net warning at bmc0.sv(135): created implicit net for \"tmp10\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp11 bmc0.sv(136) " "Verilog HDL Implicit Net warning at bmc0.sv(136): created implicit net for \"tmp11\"" {  } { { "bmc0.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742529195430 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_bank decoder.sv(232) " "Verilog HDL Always Construct warning at decoder.sv(232): inferring latch(es) for variable \"mem_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742529195432 "|decoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_in_disp_mem_0 0 decoder.sv(110) " "Net \"d_in_disp_mem_0\" at decoder.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742529195432 "|decoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_in_disp_mem_1 0 decoder.sv(111) " "Net \"d_in_disp_mem_1\" at decoder.sv(111) has no driver or initial value, using a default initial value '0'" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742529195432 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_bank\[0\] decoder.sv(232) " "Inferred latch for \"mem_bank\[0\]\" at decoder.sv(232)" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195432 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_bank\[1\] decoder.sv(232) " "Inferred latch for \"mem_bank\[1\]\" at decoder.sv(232)" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529195432 "|decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc0 bmc0:bmc0_inst " "Elaborating entity \"bmc0\" for hierarchy \"bmc0:bmc0_inst\"" {  } { { "decoder.sv" "bmc0_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc1 bmc1:bmc1_inst " "Elaborating entity \"bmc1\" for hierarchy \"bmc1:bmc1_inst\"" {  } { { "decoder.sv" "bmc1_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc2 bmc2:bmc2_inst " "Elaborating entity \"bmc2\" for hierarchy \"bmc2:bmc2_inst\"" {  } { { "decoder.sv" "bmc2_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc3 bmc3:bmc3_inst " "Elaborating entity \"bmc3\" for hierarchy \"bmc3:bmc3_inst\"" {  } { { "decoder.sv" "bmc3_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc4 bmc4:bmc4_inst " "Elaborating entity \"bmc4\" for hierarchy \"bmc4:bmc4_inst\"" {  } { { "decoder.sv" "bmc4_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc5 bmc5:bmc5_inst " "Elaborating entity \"bmc5\" for hierarchy \"bmc5:bmc5_inst\"" {  } { { "decoder.sv" "bmc5_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc6 bmc6:bmc6_inst " "Elaborating entity \"bmc6\" for hierarchy \"bmc6:bmc6_inst\"" {  } { { "decoder.sv" "bmc6_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmc7 bmc7:bmc7_inst " "Elaborating entity \"bmc7\" for hierarchy \"bmc7:bmc7_inst\"" {  } { { "decoder.sv" "bmc7_inst" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACS ACS:ACS0 " "Elaborating entity \"ACS\" for hierarchy \"ACS:ACS0\"" {  } { { "decoder.sv" "ACS0" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ACS.sv(23) " "Verilog HDL assignment warning at ACS.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "ACS.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/ACS.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742529195479 "|decoder|ACS:ACS0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:trelis_mem_A " "Elaborating entity \"mem\" for hierarchy \"mem:trelis_mem_A\"" {  } { { "decoder.sv" "trelis_mem_A" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 mem_8x1024.sv(21) " "Verilog HDL assignment warning at mem_8x1024.sv(21): truncated value with size 8 to match size of target (1)" {  } { { "mem_8x1024.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_8x1024.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742529195489 "|decoder|mem:trelis_mem_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbu tbu:tbu_0 " "Elaborating entity \"tbu\" for hierarchy \"tbu:tbu_0\"" {  } { { "decoder.sv" "tbu_0" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195497 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "d_o_reg tbu.sv(13) " "Verilog HDL warning at tbu.sv(13): object d_o_reg used but never assigned" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742529195498 "|decoder|tbu:tbu_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_en_reg tbu.sv(14) " "Verilog HDL warning at tbu.sv(14): object wr_en_reg used but never assigned" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742529195498 "|decoder|tbu:tbu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pstate tbu.sv(16) " "Verilog HDL or VHDL warning at tbu.sv(16): object \"pstate\" assigned a value but never read" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742529195498 "|decoder|tbu:tbu_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "nstate tbu.sv(17) " "Verilog HDL warning at tbu.sv(17): object nstate used but never assigned" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742529195498 "|decoder|tbu:tbu_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_o_reg 0 tbu.sv(13) " "Net \"d_o_reg\" at tbu.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742529195498 "|decoder|tbu:tbu_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_en_reg 0 tbu.sv(14) " "Net \"wr_en_reg\" at tbu.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "tbu.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742529195498 "|decoder|tbu:tbu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_disp mem_disp:disp_mem_0 " "Elaborating entity \"mem_disp\" for hierarchy \"mem_disp:disp_mem_0\"" {  } { { "decoder.sv" "disp_mem_0" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529195503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d_out GND " "Pin \"d_out\" is stuck at GND" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742529195881 "|decoder|d_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742529195881 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742529195941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/output_files/decoder.map.smsg " "Generated suppressed messages file C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/output_files/decoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529196024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742529196148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742529196148 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742529196215 "|decoder|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742529196215 "|decoder|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742529196215 "|decoder|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_in\[0\] " "No output dependent on input pin \"d_in\[0\]\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742529196215 "|decoder|d_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_in\[1\] " "No output dependent on input pin \"d_in\[1\]\"" {  } { { "decoder.sv" "" { Text "C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742529196215 "|decoder|d_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742529196215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742529196216 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742529196216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742529196216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742529196235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 20:53:16 2025 " "Processing ended: Thu Mar 20 20:53:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742529196235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742529196235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742529196235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742529196235 ""}
