/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [11:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [28:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_2z ? celloutsig_0_5z : celloutsig_0_1z);
  assign celloutsig_0_9z = !(celloutsig_0_7z ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_0_21z = !(celloutsig_0_6z ? _00_ : celloutsig_0_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_13z[0] | celloutsig_1_5z) & (celloutsig_1_7z | celloutsig_1_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_5z | celloutsig_0_5z));
  assign celloutsig_0_1z = ~((in_data[40] | celloutsig_0_0z) & (in_data[67] | in_data[19]));
  assign celloutsig_0_22z = ~((celloutsig_0_14z[8] | celloutsig_0_10z[3]) & (celloutsig_0_3z | celloutsig_0_12z[4]));
  assign celloutsig_1_2z = ~(in_data[138] ^ celloutsig_1_1z[12]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[11] ^ celloutsig_1_0z);
  assign celloutsig_1_8z = ~(in_data[123] ^ celloutsig_1_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_0z ^ celloutsig_0_8z[1]);
  assign celloutsig_1_1z = in_data[155:127] + in_data[178:150];
  assign celloutsig_0_14z = { celloutsig_0_12z[10:6], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z } + { celloutsig_0_12z[9:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z };
  reg [9:0] _15_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 10'h000;
    else _15_ <= { celloutsig_0_12z[3:1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_4z };
  assign { _01_[9:7], _00_, _01_[5:0] } = _15_;
  assign celloutsig_1_9z = { celloutsig_1_3z[2:1], celloutsig_1_4z } % { 1'h1, in_data[101:100] };
  assign celloutsig_0_10z = in_data[82:78] * { in_data[27:24], celloutsig_0_1z };
  assign celloutsig_0_33z = { in_data[27:21], celloutsig_0_2z } !== celloutsig_0_12z[10:3];
  assign celloutsig_0_5z = { in_data[27:22], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z } !== { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z } | { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[39:32] };
  assign celloutsig_0_30z = | { celloutsig_0_12z[2:0], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_36z = | { celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_4z = | { in_data[82:77], in_data[55:50] };
  assign celloutsig_1_18z = | celloutsig_1_13z;
  assign celloutsig_0_17z = | { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = | in_data[82:77];
  assign celloutsig_0_0z = ^ in_data[21:19];
  assign celloutsig_1_0z = ^ in_data[189:186];
  assign celloutsig_1_5z = ^ celloutsig_1_1z[17:14];
  assign celloutsig_1_7z = ^ in_data[129:114];
  assign celloutsig_0_37z = { celloutsig_0_22z, _01_[9:7], _00_, _01_[5:0], celloutsig_0_0z } >> { in_data[42:36], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_30z };
  assign celloutsig_1_13z = celloutsig_1_10z[24:18] >> celloutsig_1_1z[28:22];
  assign celloutsig_0_12z = in_data[82:72] >> { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_1z[21:13], celloutsig_1_0z, celloutsig_1_2z } <<< in_data[178:168];
  assign celloutsig_1_6z = { in_data[110], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z } <<< { celloutsig_1_3z[1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_1z[21:9], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z } <<< { celloutsig_1_6z[12:0], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_0z) | celloutsig_0_7z);
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
