// -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-
// vim: set ts=8 sts=4 et sw=4 tw=99:
//
// Copyright 2013, ARM Limited
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
//   * Redistributions of source code must retain the above copyright notice,
//     this list of conditions and the following disclaimer.
//   * Redistributions in binary form must reproduce the above copyright notice,
//     this list of conditions and the following disclaimer in the documentation
//     and/or other materials provided with the distribution.
//   * Neither the name of ARM Limited nor the names of its contributors may be
//     used to endorse or promote products derived from this software without
//     specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#ifndef VIXL_A64_MACRO_ASSEMBLER_A64_H_
#define VIXL_A64_MACRO_ASSEMBLER_A64_H_

#include "jit/arm64/Assembler-arm64.h"

#include "jit/arm64/vixl/Debugger-vixl.h"
#include "jit/arm64/vixl/Globals-vixl.h"

#define LS_MACRO_LIST(V)                                           \
    V(Ldrb, ARMRegister&, rt, LDRB_w)                              \
    V(Strb, ARMRegister&, rt, STRB_w)                              \
    V(Ldrsb, ARMRegister&, rt, rt.Is64Bits() ? LDRSB_x : LDRSB_w)  \
    V(Ldrh, ARMRegister&, rt, LDRH_w)                              \
    V(Strh, ARMRegister&, rt, STRH_w)                              \
    V(Ldrsh, ARMRegister&, rt, rt.Is64Bits() ? LDRSH_x : LDRSH_w)  \
    V(Ldr, CPURegister&, rt, LoadOpFor(rt))                        \
    V(Str, CPURegister&, rt, StoreOpFor(rt))                       \
    V(Ldrsw, ARMRegister&, rt, LDRSW_x)

namespace vixl {

// FIXME: Remove this.
using js::jit::Register;

enum BranchType {
    // Copies of architectural conditions.
    // The associated conditions can be used in place of those, the code will
    // take care of reinterpreting them with the correct type.
    integer_eq = eq,
    integer_ne = ne,
    integer_hs = hs,
    integer_lo = lo,
    integer_mi = mi,
    integer_pl = pl,
    integer_vs = vs,
    integer_vc = vc,
    integer_hi = hi,
    integer_ls = ls,
    integer_ge = ge,
    integer_lt = lt,
    integer_gt = gt,
    integer_le = le,
    integer_al = al,
    integer_nv = nv,

    // These two are *different* from the architectural codes al and nv.
    // 'always' is used to generate unconditional branches.
    // 'never' is used to not generate a branch (generally as the inverse
    // branch type of 'always).
    always, never,
    // cbz and cbnz
    reg_zero, reg_not_zero,
    // tbz and tbnz
    reg_bit_clear, reg_bit_set,

    // Aliases.
    kBranchTypeFirstCondition = eq,
    kBranchTypeLastCondition = nv,
    kBranchTypeFirstUsingReg = reg_zero,
    kBranchTypeFirstUsingBit = reg_bit_clear
};

enum DiscardMoveMode { kDontDiscardForSameWReg, kDiscardForSameWReg };

class MacroAssemblerVIXL : public js::jit::Assembler
{
  public:
    MacroAssemblerVIXL()
      : js::jit::Assembler(),
        sp_(x28),
        tmp_list_(ip0, ip1),
        fptmp_list_(d31)
    { }

    // Logical macros.
    void And(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Ands(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Bic(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Bics(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Orr(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Orn(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Eor(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Eon(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Tst(const ARMRegister& rn, const Operand& operand);
    void LogicalMacro(const ARMRegister& rd, const ARMRegister& rn,
                      const Operand& operand, LogicalOp op);

    // Add and sub macros.
    void Add(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Adds(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Sub(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Subs(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Cmn(const ARMRegister& rn, const Operand& operand);
    void Cmp(const ARMRegister& rn, const Operand& operand);
    void Neg(const ARMRegister& rd, const Operand& operand);
    void Negs(const ARMRegister& rd, const Operand& operand);
    void AddSubMacro(const ARMRegister& rd, const ARMRegister& rn,
                     const Operand& operand, FlagsUpdate S, AddSubOp op);

    // Add/sub with carry macros.
    void Adc(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Adcs(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Sbc(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Sbcs(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand);
    void Ngc(const ARMRegister& rd, const Operand& operand);
    void Ngcs(const ARMRegister& rd, const Operand& operand);
    void AddSubWithCarryMacro(const ARMRegister& rd, const ARMRegister& rn,
                              const Operand& operand, FlagsUpdate S, AddSubWithCarryOp op);

    // Move macros.
    void Mov(const ARMRegister& rd, uint64_t imm);
    void Mov(const ARMRegister& rd, const Operand& operand,
             DiscardMoveMode discard_mode = kDontDiscardForSameWReg);
    void Mvn(const ARMRegister& rd, uint64_t imm) {
        Mov(rd, (rd.size() == kXRegSize) ? ~imm : (~imm & kWRegMask));
    }
    void Mvn(const ARMRegister& rd, const Operand& operand);
    bool IsImmMovz(uint64_t imm, unsigned reg_size);
    bool IsImmMovn(uint64_t imm, unsigned reg_size);
    unsigned CountClearHalfWords(uint64_t imm, unsigned reg_size);

    // Try to move an immediate into the destination register in a single
    // instruction. Returns true for success, and updates the contents of dst.
    // Returns false, otherwise.
    bool TryOneInstrMoveImmediate(const ARMRegister& dst, int64_t imm);

    // Move an immediate into register dst, and return an Operand object for
    // use with a subsequent instruction that accepts a shift. The value moved
    // into dst is not necessarily equal to imm; it may have had a shifting
    // operation applied to it that will be subsequently undone by the shift
    // applied in the Operand.
    Operand MoveImmediateForShiftedOp(const ARMRegister& dst, int64_t imm);

    // Conditional macros.
    void Ccmp(const ARMRegister& rn, const Operand& operand, StatusFlags nzcv, Condition cond);
    void Ccmn(const ARMRegister& rn, const Operand& operand, StatusFlags nzcv, Condition cond);
    void ConditionalCompareMacro(const ARMRegister& rn, const Operand& operand,
                                 StatusFlags nzcv, Condition cond, ConditionalCompareOp op);
    void Csel(const ARMRegister& rd, const ARMRegister& rn, const Operand& operand, Condition cond);

    // Load/store macros.
#define DECLARE_FUNCTION(FN, REGTYPE, REG, OP) \
    void FN(const REGTYPE REG, const MemOperand& addr);
    LS_MACRO_LIST(DECLARE_FUNCTION)
#undef DECLARE_FUNCTION

    BufferOffset LoadStoreMacro(const CPURegister& rt, const MemOperand& addr, LoadStoreOp op);

    // Push or pop up to 4 registers of the same width to or from the stack,
    // using the current stack pointer as set by SetStackPointer64.
    //
    // If an argument register is 'NoReg', all further arguments are also assumed
    // to be 'NoReg', and are thus not pushed or popped.
    //
    // Arguments are ordered such that "Push(a, b);" is functionally equivalent
    // to "Push(a); Push(b);".
    //
    // It is valid to push the same register more than once, and there is no
    // restriction on the order in which registers are specified.
    //
    // It is not valid to pop into the same register more than once in one
    // operation, not even into the zero register.
    //
    // If the current stack pointer (as set by SetStackPointer64) is sp, then it
    // must be aligned to 16 bytes on entry and the total size of the specified
    // registers must also be a multiple of 16 bytes.
    //
    // Even if the current stack pointer is not the system stack pointer (sp),
    // Push (and derived methods) will still modify the system stack pointer in
    // order to comply with ABI rules about accessing memory below the system
    // stack pointer.
    //
    // Other than the registers passed into Pop, the stack pointer and (possibly)
    // the system stack pointer, these methods do not modify any other registers.
    void Push(const CPURegister& src0, const CPURegister& src1 = NoReg,
              const CPURegister& src2 = NoReg, const CPURegister& src3 = NoReg);
    void Pop(const CPURegister& dst0, const CPURegister& dst1 = NoReg,
             const CPURegister& dst2 = NoReg, const CPURegister& dst3 = NoReg);

    // Alternative forms of Push and Pop, taking a RegList or CPURegList that
    // specifies the registers that are to be pushed or popped. Higher-numbered
    // registers are associated with higher memory addresses (as in the A32 push
    // and pop instructions).
    //
    // (Push|Pop)SizeRegList allow you to specify the register size as a
    // parameter. Only kXRegSize, kWRegSize, kDRegSize and kSRegSize are
    // supported.
    //
    // Otherwise, (Push|Pop)(CPU|X|W|D|S)RegList is preferred.
    void PushCPURegList(CPURegList registers);
    void PopCPURegList(CPURegList registers);

    void PushSizeRegList(RegList registers, unsigned reg_size,
                         CPURegister::RegisterType type = CPURegister::kARMRegister) {
        PushCPURegList(CPURegList(type, reg_size, registers));
    }
    void PopSizeRegList(RegList registers, unsigned reg_size,
                        CPURegister::RegisterType type = CPURegister::kARMRegister) {
        PopCPURegList(CPURegList(type, reg_size, registers));
    }
    void PushXRegList(RegList regs) {
        PushSizeRegList(regs, kXRegSize);
    }
    void PopXRegList(RegList regs) {
        PopSizeRegList(regs, kXRegSize);
    }
    void PushWRegList(RegList regs) {
        PushSizeRegList(regs, kWRegSize);
    }
    void PopWRegList(RegList regs) {
        PopSizeRegList(regs, kWRegSize);
    }
    inline void PushDRegList(RegList regs) {
        PushSizeRegList(regs, kDRegSize, CPURegister::kARMFPRegister);
    }
    inline void PopDRegList(RegList regs) {
        PopSizeRegList(regs, kDRegSize, CPURegister::kARMFPRegister);
    }
    inline void PushSRegList(RegList regs) {
        PushSizeRegList(regs, kSRegSize, CPURegister::kARMFPRegister);
    }
    inline void PopSRegList(RegList regs) {
        PopSizeRegList(regs, kSRegSize, CPURegister::kARMFPRegister);
    }

    // Push the specified register 'count' times.
    void PushMultipleTimes(int count, ARMRegister src);

    // Poke 'src' onto the stack. The offset is in bytes.
    //
    // If the current stack pointer (as set by SetStackPointer64) is sp, then sp
    // must be aligned to 16 bytes.
    void Poke(const ARMRegister& src, const Operand& offset);

    // Peek at a value on the stack, and put it in 'dst'. The offset is in bytes.
    //
    // If the current stack pointer (as set by SetStackPointer64) is sp, then sp
    // must be aligned to 16 bytes.
    void Peek(const ARMRegister& dst, const Operand& offset);

    // Claim or drop stack space without actually accessing memory.
    //
    // If the current stack pointer (as set by SetStackPointer64) is sp, then it
    // must be aligned to 16 bytes and the size claimed or dropped must be a
    // multiple of 16 bytes.
    void Claim(const Operand& size);
    void Drop(const Operand& size);

    // Preserve the callee-saved registers (as defined by AAPCS64).
    //
    // Higher-numbered registers are pushed before lower-numbered registers, and
    // thus get higher addresses.
    // Floating-point registers are pushed before general-purpose registers, and
    // thus get higher addresses.
    //
    // This method must not be called unless GetStackPointer64() is sp, and it is
    // aligned to 16 bytes.
    void PushCalleeSavedRegisters();

    // Restore the callee-saved registers (as defined by AAPCS64).
    //
    // Higher-numbered registers are popped after lower-numbered registers, and
    // thus come from higher addresses.
    // Floating-point registers are popped after general-purpose registers, and
    // thus come from higher addresses.
    //
    // This method must not be called unless GetStackPointer64() is sp, and it is
    // aligned to 16 bytes.
    void PopCalleeSavedRegisters();

    // Remaining instructions are simple pass-through calls to the assembler.
    void Adr(const ARMRegister& rd, Label* label) {
        MOZ_ASSERT(!rd.IsZero());
        adr(rd, label);
    }
    void Adrp(const ARMRegister& rd, Label* label) {
        MOZ_ASSERT(!rd.IsZero());
        adrp(rd, label);
    }
    void Asr(const ARMRegister& rd, const ARMRegister& rn, unsigned shift) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        asr(rd, rn, shift);
    }
    void Asr(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        asrv(rd, rn, rm);
    }

    // Branch type inversion relies on these relations.
    JS_STATIC_ASSERT((reg_zero      == (reg_not_zero ^ 1)) &&
                     (reg_bit_clear == (reg_bit_set ^ 1)) &&
                     (always        == (never ^ 1)));

    BranchType InvertBranchType(BranchType type) {
        if (kBranchTypeFirstCondition <= type && type <= kBranchTypeLastCondition)
            return static_cast<BranchType>(InvertCondition(static_cast<Condition>(type)));
        return static_cast<BranchType>(type ^ 1);
    }

    void B(Label* label, BranchType type, ARMRegister reg = NoReg, int bit = -1);

    void B(Label* label) {
        b(label);
    }
    void B(Label* label, Condition cond) {
        MOZ_ASSERT((cond != al) && (cond != nv));
        b(label, cond);
    }
    void B(Condition cond, Label* label) {
        B(label, cond);
    }
    void Bfi(const ARMRegister& rd, const ARMRegister& rn, unsigned lsb, unsigned width) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        bfi(rd, rn, lsb, width);
    }
    void Bfxil(const ARMRegister& rd, const ARMRegister& rn, unsigned lsb, unsigned width) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        bfxil(rd, rn, lsb, width);
    }
    void Bind(Label* label) {
        bind(label);
    }
    void Bl(Label* label) {
        bl(label);
    }
    void Blr(const ARMRegister& xn) {
        MOZ_ASSERT(!xn.IsZero());
        blr(xn);
    }
    void Br(const ARMRegister& xn) {
        MOZ_ASSERT(!xn.IsZero());
        br(xn);
    }
    void Brk(int code = 0) {
        brk(code);
    }
    void Cbnz(const ARMRegister& rt, Label* label) {
        MOZ_ASSERT(!rt.IsZero());
        cbnz(rt, label);
    }
    void Cbz(const ARMRegister& rt, Label* label) {
        MOZ_ASSERT(!rt.IsZero());
        cbz(rt, label);
    }
    void Cinc(const ARMRegister& rd, const ARMRegister& rn, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        cinc(rd, rn, cond);
    }
    void Cinv(const ARMRegister& rd, const ARMRegister& rn, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        cinv(rd, rn, cond);
    }
    void Clrex() {
        clrex();
    }
    void Cls(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        cls(rd, rn);
    }
    void Clz(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        clz(rd, rn);
    }
    void Cneg(const ARMRegister& rd, const ARMRegister& rn, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        cneg(rd, rn, cond);
    }
    void Cset(const ARMRegister& rd, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        cset(rd, cond);
    }
    void Csetm(const ARMRegister& rd, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        csetm(rd, cond);
    }
    void Csinc(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT((cond != al) && (cond != nv));
        csinc(rd, rn, rm, cond);
    }
    void Csinv(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        MOZ_ASSERT((cond != al) && (cond != nv));
        csinv(rd, rn, rm, cond);
    }
    void Csneg(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm, Condition cond) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT((cond != al) && (cond != nv));
        csneg(rd, rn, rm, cond);
    }
    void Dmb(BarrierDomain domain, BarrierType type) {
        dmb(domain, type);
    }
    void Dsb(BarrierDomain domain, BarrierType type) {
        dsb(domain, type);
    }
    void Extr(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm, unsigned lsb) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        extr(rd, rn, rm, lsb);
    }
    void Fabs(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        fabs(fd, fn);
    }
    void Fadd(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fadd(fd, fn, fm);
    }
    void Fccmp(const ARMFPRegister& fn, const ARMFPRegister& fm, StatusFlags nzcv, Condition cond) {
        MOZ_ASSERT((cond != al) && (cond != nv));
        fccmp(fn, fm, nzcv, cond);
    }
    void Fcmp(const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fcmp(fn, fm);
    }
    void Fcmp(const ARMFPRegister& fn, double value);
    void Fcsel(const ARMFPRegister& fd, const ARMFPRegister& fn,
               const ARMFPRegister& fm, Condition cond) {
        MOZ_ASSERT((cond != al) && (cond != nv));
        fcsel(fd, fn, fm, cond);
    }
    void Fcvt(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        fcvt(fd, fn);
    }
    void Fcvtas(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtas(rd, fn);
    }
    void Fcvtau(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtau(rd, fn);
    }
    void Fcvtms(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtms(rd, fn);
    }
    void Fcvtmu(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtmu(rd, fn);
    }
    void Fcvtps(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtps(rd, fn);
    }
    void Fcvtpu(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtpu(rd, fn);
    }
    void Fcvtns(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtns(rd, fn);
    }
    void Fcvtnu(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtnu(rd, fn);
    }
    void Fcvtzs(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtzs(rd, fn);
    }
    void Fcvtzu(const ARMRegister& rd, const ARMFPRegister& fn) {
        MOZ_ASSERT(!rd.IsZero());
        fcvtzu(rd, fn);
    }
    void Fdiv(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fdiv(fd, fn, fm);
    }
    void Fmax(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fmax(fd, fn, fm);
    }
    void Fmaxnm(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fmaxnm(fd, fn, fm);
    }
    void Fmin(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fmin(fd, fn, fm);
    }
    void Fminnm(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fminnm(fd, fn, fm);
    }
    void Fmov(ARMFPRegister fd, ARMFPRegister fn) {
        // Only emit an instruction if fd and fn are different, and they are both D
        // registers. fmov(s0, s0) is not a no-op because it clears the top word of
        // d0. Technically, fmov(d0, d0) is not a no-op either because it clears
        // the top of q0, but ARMFPRegister does not currently support Q registers.
        if (!fd.Is(fn) || !fd.Is64Bits())
            fmov(fd, fn);
    }
    void Fmov(ARMFPRegister fd, ARMRegister rn) {
        MOZ_ASSERT(!rn.IsZero());
        fmov(fd, rn);
    }
    // Provide explicit double and float interfaces for FP immediate moves, rather
    // than relying on implicit C++ casts. This allows signalling NaNs to be
    // preserved when the immediate matches the format of fd. Most systems convert
    // signalling NaNs to quiet NaNs when converting between float and double.
    void Fmov(ARMFPRegister fd, double imm);
    void Fmov(ARMFPRegister fd, float imm);
    // Provide a template to allow other types to be converted automatically.
    template<typename T>
    void Fmov(ARMFPRegister fd, T imm) {
        Fmov(fd, static_cast<double>(imm));
    }
    void Fmov(ARMRegister rd, ARMFPRegister fn) {
        MOZ_ASSERT(!rd.IsZero());
        fmov(rd, fn);
    }
    void Fmul(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fmul(fd, fn, fm);
    }
    void Fmadd(const ARMFPRegister& fd, const ARMFPRegister& fn,
               const ARMFPRegister& fm, const ARMFPRegister& fa) {
        fmadd(fd, fn, fm, fa);
    }
    void Fmsub(const ARMFPRegister& fd, const ARMFPRegister& fn,
               const ARMFPRegister& fm, const ARMFPRegister& fa) {
        fmsub(fd, fn, fm, fa);
    }
    void Fnmadd(const ARMFPRegister& fd, const ARMFPRegister& fn,
                const ARMFPRegister& fm, const ARMFPRegister& fa) {
        fnmadd(fd, fn, fm, fa);
    }
    void Fnmsub(const ARMFPRegister& fd, const ARMFPRegister& fn,
                const ARMFPRegister& fm, const ARMFPRegister& fa) {
        fnmsub(fd, fn, fm, fa);
    }
    void Fneg(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        fneg(fd, fn);
    }
    void Frinta(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        frinta(fd, fn);
    }
    void Frintm(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        frintm(fd, fn);
    }
    void Frintn(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        frintn(fd, fn);
    }
    void Frintz(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        frintz(fd, fn);
    }
    void Fsqrt(const ARMFPRegister& fd, const ARMFPRegister& fn) {
        fsqrt(fd, fn);
    }
    void Fsub(const ARMFPRegister& fd, const ARMFPRegister& fn, const ARMFPRegister& fm) {
        fsub(fd, fn, fm);
    }
    void Hint(SystemHint code) {
        hint(code);
    }
    void Hlt(int code) {
        hlt(code);
    }
    void Isb() {
        isb();
    }
    void Ldar(const ARMRegister& rt, const MemOperand& src) {
        ldar(rt, src);
    }
    void Ldarb(const ARMRegister& rt, const MemOperand& src) {
        ldarb(rt, src);
    }
    void Ldarh(const ARMRegister& rt, const MemOperand& src) {
        ldarh(rt, src);
    }
    void Ldaxp(const ARMRegister& rt, const ARMRegister& rt2, const MemOperand& src) {
        MOZ_ASSERT(!rt.Aliases(rt2));
        ldaxp(rt, rt2, src);
    }
    void Ldaxr(const ARMRegister& rt, const MemOperand& src) {
        ldaxr(rt, src);
    }
    void Ldaxrb(const ARMRegister& rt, const MemOperand& src) {
        ldaxrb(rt, src);
    }
    void Ldaxrh(const ARMRegister& rt, const MemOperand& src) {
        ldaxrh(rt, src);
    }
    void Ldnp(const CPURegister& rt, const CPURegister& rt2, const MemOperand& src) {
        ldnp(rt, rt2, src);
    }
    void Ldp(const CPURegister& rt, const CPURegister& rt2, const MemOperand& src) {
        ldp(rt, rt2, src);
    }
    void Ldpsw(const ARMRegister& rt, const ARMRegister& rt2, const MemOperand& src) {
        ldpsw(rt, rt2, src);
    }
    // Provide both double and float interfaces for FP immediate loads, rather
    // than relying on implicit C++ casts. This allows signalling NaNs to be
    // preserved when the immediate matches the format of fd. Most systems convert
    // signalling NaNs to quiet NaNs when converting between float and double.
    void Ldr(const ARMFPRegister& ft, double imm) {
        if (ft.Is64Bits()) {
            ldr(ft, imm);
        } else {
            ldr(ft, static_cast<float>(imm));
        }
    }
    void Ldr(const ARMFPRegister& ft, float imm) {
        if (ft.Is32Bits()) {
            ldr(ft, imm);
        } else {
            ldr(ft, static_cast<double>(imm));
        }
    }
    void Ldr(const ARMRegister& rt, uint64_t imm) {
        MOZ_ASSERT(!rt.IsZero());
        ldr(rt, imm);
    }
    void Ldxp(const ARMRegister& rt, const ARMRegister& rt2, const MemOperand& src) {
        MOZ_ASSERT(!rt.Aliases(rt2));
        ldxp(rt, rt2, src);
    }
    void Ldxr(const ARMRegister& rt, const MemOperand& src) {
        ldxr(rt, src);
    }
    void Ldxrb(const ARMRegister& rt, const MemOperand& src) {
        ldxrb(rt, src);
    }
    void Ldxrh(const ARMRegister& rt, const MemOperand& src) {
        ldxrh(rt, src);
    }
    void Lsl(const ARMRegister& rd, const ARMRegister& rn, unsigned shift) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        lsl(rd, rn, shift);
    }
    void Lsl(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        lslv(rd, rn, rm);
    }
    void Lsr(const ARMRegister& rd, const ARMRegister& rn, unsigned shift) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        lsr(rd, rn, shift);
    }
    void Lsr(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        lsrv(rd, rn, rm);
    }
    void Madd(const ARMRegister& rd, const ARMRegister& rn,
              const ARMRegister& rm, const ARMRegister& ra) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        MOZ_ASSERT(!ra.IsZero());
        madd(rd, rn, rm, ra);
    }
    void Mneg(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        mneg(rd, rn, rm);
    }
    void Mov(const ARMRegister& rd, const ARMRegister& rn) {
        mov(rd, rn);
    }
    void Movk(const ARMRegister& rd, uint64_t imm, int shift = -1) {
        MOZ_ASSERT(!rd.IsZero());
        movk(rd, imm, shift);
    }
    void Mrs(const ARMRegister& rt, SystemRegister sysreg) {
        MOZ_ASSERT(!rt.IsZero());
        mrs(rt, sysreg);
    }
    void Msr(SystemRegister sysreg, const ARMRegister& rt) {
        MOZ_ASSERT(!rt.IsZero());
        msr(sysreg, rt);
    }
    void Msub(const ARMRegister& rd, const ARMRegister& rn,
              const ARMRegister& rm, const ARMRegister& ra) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        MOZ_ASSERT(!ra.IsZero());
        msub(rd, rn, rm, ra);
    }
    void Mul(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        mul(rd, rn, rm);
    }
    void Nop() {
        nop();
    }
    void Rbit(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        rbit(rd, rn);
    }
    void Ret(const ARMRegister& xn = lr) {
        MOZ_ASSERT(!xn.IsZero());
        ret(xn);
    }
    void Rev(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        rev(rd, rn);
    }
    void Rev16(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        rev16(rd, rn);
    }
    void Rev32(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        rev32(rd, rn);
    }
    void Ror(const ARMRegister& rd, const ARMRegister& rs, unsigned shift) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rs.IsZero());
        ror(rd, rs, shift);
    }
    void Ror(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        rorv(rd, rn, rm);
    }
    void Sbfiz(const ARMRegister& rd, const ARMRegister& rn, unsigned lsb, unsigned width) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        sbfiz(rd, rn, lsb, width);
    }
    void Sbfx(const ARMRegister& rd, const ARMRegister& rn, unsigned lsb, unsigned width) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        sbfx(rd, rn, lsb, width);
    }
    void Scvtf(const ARMFPRegister& fd, const ARMRegister& rn, unsigned fbits = 0) {
        MOZ_ASSERT(!rn.IsZero());
        scvtf(fd, rn, fbits);
    }
    void Sdiv(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        sdiv(rd, rn, rm);
    }
    void Smaddl(const ARMRegister& rd, const ARMRegister& rn,
                const ARMRegister& rm, const ARMRegister& ra) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        MOZ_ASSERT(!ra.IsZero());
        smaddl(rd, rn, rm, ra);
    }
    void Smsubl(const ARMRegister& rd, const ARMRegister& rn,
                const ARMRegister& rm, const ARMRegister& ra) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        MOZ_ASSERT(!ra.IsZero());
        smsubl(rd, rn, rm, ra);
    }
    void Smull(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        smull(rd, rn, rm);
    }
    void Smulh(const ARMRegister& xd, const ARMRegister& xn, const ARMRegister& xm) {
        MOZ_ASSERT(!xd.IsZero());
        MOZ_ASSERT(!xn.IsZero());
        MOZ_ASSERT(!xm.IsZero());
        smulh(xd, xn, xm);
    }
    void Stlr(const ARMRegister& rt, const MemOperand& dst) {
        stlr(rt, dst);
    }
    void Stlrb(const ARMRegister& rt, const MemOperand& dst) {
        stlrb(rt, dst);
    }
    void Stlrh(const ARMRegister& rt, const MemOperand& dst) {
        stlrh(rt, dst);
    }
    void Stlxp(const ARMRegister& rs, const ARMRegister& rt,
               const ARMRegister& rt2, const MemOperand& dst)
    {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        MOZ_ASSERT(!rs.Aliases(rt2));
        stlxp(rs, rt, rt2, dst);
    }
    void Stlxr(const ARMRegister& rs, const ARMRegister& rt, const MemOperand& dst) {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        stlxr(rs, rt, dst);
    }
    void Stlxrb(const ARMRegister& rs, const ARMRegister& rt, const MemOperand& dst) {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        stlxrb(rs, rt, dst);
    }
    void Stlxrh(const ARMRegister& rs, const ARMRegister& rt, const MemOperand& dst) {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        stlxrh(rs, rt, dst);
    }
    void Stnp(const CPURegister& rt, const CPURegister& rt2, const MemOperand& dst) {
        stnp(rt, rt2, dst);
    }
    void Stp(const CPURegister& rt, const CPURegister& rt2, const MemOperand& dst) {
        stp(rt, rt2, dst);
    }
    void Stxp(const ARMRegister& rs, const ARMRegister& rt,
              const ARMRegister& rt2, const MemOperand& dst)
    {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        MOZ_ASSERT(!rs.Aliases(rt2));
        stxp(rs, rt, rt2, dst);
    }
    void Stxr(const ARMRegister& rs, const ARMRegister& rt, const MemOperand& dst) {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        stxr(rs, rt, dst);
    }
    void Stxrb(const ARMRegister& rs, const ARMRegister& rt, const MemOperand& dst) {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        stxrb(rs, rt, dst);
    }
    void Stxrh(const ARMRegister& rs, const ARMRegister& rt, const MemOperand& dst) {
        MOZ_ASSERT(!rs.Aliases(dst.base()));
        MOZ_ASSERT(!rs.Aliases(rt));
        stxrh(rs, rt, dst);
    }
    void Sxtb(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        sxtb(rd, rn);
    }
    void Sxth(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        sxth(rd, rn);
    }
    void Sxtw(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        sxtw(rd, rn);
    }
    void Tbnz(const ARMRegister& rt, unsigned bit_pos, Label* label) {
        MOZ_ASSERT(!rt.IsZero());
        tbnz(rt, bit_pos, label);
    }
    void Tbz(const ARMRegister& rt, unsigned bit_pos, Label* label) {
        MOZ_ASSERT(!rt.IsZero());
        tbz(rt, bit_pos, label);
    }
    void Ubfiz(const ARMRegister& rd, const ARMRegister& rn, unsigned lsb, unsigned width) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        ubfiz(rd, rn, lsb, width);
    }
    void Ubfx(const ARMRegister& rd, const ARMRegister& rn, unsigned lsb, unsigned width) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        ubfx(rd, rn, lsb, width);
    }
    void Ucvtf(const ARMFPRegister& fd, const ARMRegister& rn, unsigned fbits = 0) {
        MOZ_ASSERT(!rn.IsZero());
        ucvtf(fd, rn, fbits);
    }
    void Udiv(const ARMRegister& rd, const ARMRegister& rn, const ARMRegister& rm) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        udiv(rd, rn, rm);
    }
    void Umaddl(const ARMRegister& rd, const ARMRegister& rn,
                const ARMRegister& rm, const ARMRegister& ra) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        MOZ_ASSERT(!ra.IsZero());
        umaddl(rd, rn, rm, ra);
    }
    void Umsubl(const ARMRegister& rd, const ARMRegister& rn,
                const ARMRegister& rm, const ARMRegister& ra) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        MOZ_ASSERT(!rm.IsZero());
        MOZ_ASSERT(!ra.IsZero());
        umsubl(rd, rn, rm, ra);
    }
    void Unreachable() {
#ifdef JS_ARM64_SIMULATOR
        hlt(kUnreachableOpcode);
#else
        // Branch to 0 to generate a segfault.
        // lr - kInstructionSize is the address of the offending instruction.
        blr(xzr);
#endif
    }
    void Uxtb(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        uxtb(rd, rn);
    }
    void Uxth(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        uxth(rd, rn);
    }
    void Uxtw(const ARMRegister& rd, const ARMRegister& rn) {
        MOZ_ASSERT(!rd.IsZero());
        MOZ_ASSERT(!rn.IsZero());
        uxtw(rd, rn);
    }

    // Push the system stack pointer (sp) down to allow the same to be done to
    // the current stack pointer (according to GetStackPointer64()). This must be
    // called _before_ accessing the memory.
    //
    // This is necessary when pushing or otherwise adding things to the stack, to
    // satisfy the AAPCS64 constraint that the memory below the system stack
    // pointer is not accessed.
    //
    // This method asserts that GetStackPointer64() is not sp, since the call does
    // not make sense in that context.
    //
    // TODO: This method can only accept values of 'space' that can be encoded in
    // one instruction. Refer to the implementation for details.
    void BumpSystemStackPointer(const Operand& space);

    // Set the current stack pointer, but don't generate any code.
    void SetStackPointer64(const ARMRegister& stack_pointer) {
        MOZ_ASSERT(!TmpList()->IncludesAliasOf(stack_pointer));
        sp_ = stack_pointer;
    }

    // Return the current stack pointer, as set by SetStackPointer64.
    const ARMRegister& GetStackPointer64() const {
        return sp_;
    }
    const Register getStackPointer() const {
        int code = sp_.code();
        if (code == kSPRegInternalCode) {
            code = 31;
        }
        return Register::FromCode(code);
    }

    CPURegList* TmpList() { return &tmp_list_; }
    CPURegList* FPTmpList() { return &fptmp_list_; }

    // Like printf, but print at run-time from generated code.
    //
    // The caller must ensure that arguments for floating-point placeholders
    // (such as %e, %f or %g) are ARMFPRegisters, and that arguments for integer
    // placeholders are ARMRegisters.
    //
    // At the moment it is only possible to print the value of sp if it is the
    // current stack pointer. Otherwise, the MacroAssemblerVIXL will automatically
    // update sp on every push (using BumpSystemStackPointer), so determining its
    // value is difficult.
    //
    // Format placeholders that refer to more than one argument, or to a specific
    // argument, are not supported. This includes formats like "%1$d" or "%.*d".
    //
    // This function automatically preserves caller-saved registers so that
    // calling code can use Printf at any point without having to worry about
    // corruption. The preservation mechanism generates a lot of code. If this is
    // a problem, preserve the important registers manually and then call
    // PrintfNoPreserve. Callee-saved registers are not used by Printf, and are
    // implicitly preserved.
    void Printf(const char * format,
                CPURegister arg0 = NoCPUReg,
                CPURegister arg1 = NoCPUReg,
                CPURegister arg2 = NoCPUReg,
                CPURegister arg3 = NoCPUReg);

    // Like Printf, but don't preserve any caller-saved registers, not even 'lr'.
    //
    // The return code from the system printf call will be returned in x0.
    void PrintfNoPreserve(const char * format,
                          const CPURegister& arg0 = NoCPUReg,
                          const CPURegister& arg1 = NoCPUReg,
                          const CPURegister& arg2 = NoCPUReg,
                          const CPURegister& arg3 = NoCPUReg);


    // Trace control when running the debug simulator.
    //
    // For example:
    //
    // __ Trace(LOG_REGS, TRACE_ENABLE);
    // Will add registers to the trace if it wasn't already the case.
    //
    // __ Trace(LOG_DISASM, TRACE_DISABLE);
    // Will stop logging disassembly. It has no effect if the disassembly wasn't
    // already being logged.
    void Trace(TraceParameters parameters, TraceCommand command);

    // Log the requested data independently of what is being traced.
    //
    // For example:
    //
    // __ Log(LOG_FLAGS)
    // Will output the flags.
    void Log(TraceParameters parameters);

    // Enable or disable instrumentation when an Instrument visitor is attached to
    // the simulator.
    void EnableInstrumentation();
    void DisableInstrumentation();

    // Add a marker to the instrumentation data produced by an Instrument visitor.
    // The name is a two character string that will be attached to the marker in
    // the output data.
    void AnnotateInstrumentation(const char* marker_name);
    void StackCheck(int index, int value);
    void StackCheckPushPop(int index, int value, int direction);
  private:
    // The actual Push and Pop implementations. These don't generate any code
    // other than that required for the push or pop. This allows
    // (Push|Pop)CPURegList to bundle together setup code for a large block of
    // registers.
    //
    // Note that size is per register, and is specified in bytes.
    void PushHelper(int count, int size,
                    const CPURegister& src0, const CPURegister& src1,
                    const CPURegister& src2, const CPURegister& src3);
    void PopHelper(int count, int size,
                   const CPURegister& dst0, const CPURegister& dst1,
                   const CPURegister& dst2, const CPURegister& dst3);

    // A special helper function that pushes the pseudo-stackpointer
    // using PostIndex, matching behavior on x86.
    void PushPseudoStackPointerHelper();

    // Perform necessary maintenance operations before a push or pop.
    //
    // Note that size is per register, and is specified in bytes.
    void PrepareForPush(int count, int size);
    void PrepareForPop(int count, int size);

#if DEBUG
    // Tell whether any of the macro instruction can be used. When false the
    // MacroAssemblerVIXL will assert if a method which can emit a variable number
    // of instructions is called.
#endif

    // The register to use as a stack pointer for stack operations.
    ARMRegister sp_;

    // Scratch registers available for use by the MacroAssemblerVIXL.
    CPURegList tmp_list_;
    CPURegList fptmp_list_;
};


// Use this scope when you need a one-to-one mapping between methods and
// instructions. This scope prevents the MacroAssemblerVIXL from being called and
// literal pools from being emitted. It also asserts the number of instructions
// emitted is what you specified when creating the scope.
class InstructionAccurateScope {
  public:
#ifdef DEBUG
    explicit InstructionAccurateScope(MacroAssemblerVIXL* masm, int count = 0)
      : masm_(masm), size_(count * kInstructionSize)
    {
        //masm_->BlockLiteralPool();
        if (size_ != 0) {
            masm_->bind(&start_);
        }
    }
#else
    explicit InstructionAccurateScope(MacroAssemblerVIXL* masm, int count = 0)
      : masm_(masm)
    {
        USEARG(count);
        //masm_->BlockLiteralPool();
    }
#endif

    ~InstructionAccurateScope() {
        //masm_->ReleaseLiteralPool();
#if 0 // FIXME: Are we going to use this?
#ifdef DEBUG
      if (start_.bound()) {
        MOZ_ASSERT(masm_->SizeOfCodeGeneratedSince(&start_) == size_);
      }
#endif
#endif
    }

  private:
    MacroAssemblerVIXL* masm_;
#ifdef DEBUG
    uint64_t size_;
    Label start_;
#endif
};


// This scope utility allows scratch registers to be managed safely. The
// MacroAssemblerVIXL's TmpList() (and FPTmpList()) is used as a pool of scratch
// registers. These registers can be allocated on demand, and will be returned
// at the end of the scope.
//
// When the scope ends, the MacroAssemblerVIXL's lists will be restored to their
// original state, even if the lists were modified by some other means.
class UseScratchRegisterScope {
  public:
    explicit UseScratchRegisterScope(MacroAssemblerVIXL* masm)
      : available_(masm->TmpList()),
        availablefp_(masm->FPTmpList()),
        old_available_(available_->list()),
        old_availablefp_(availablefp_->list())
    {
        MOZ_ASSERT(available_->type() == CPURegister::kARMRegister);
        MOZ_ASSERT(availablefp_->type() == CPURegister::kARMFPRegister);
    }

    ~UseScratchRegisterScope();

    bool IsAvailable(const CPURegister& reg) const;

    // Take a register from the appropriate temps list. It will be returned
    // automatically when the scope ends.
    ARMRegister AcquireW() { return AcquireNextAvailable(available_).W(); }
    ARMRegister AcquireX() { return AcquireNextAvailable(available_).X(); }
    ARMFPRegister AcquireS() { return AcquireNextAvailable(availablefp_).S(); }
    ARMFPRegister AcquireD() { return AcquireNextAvailable(availablefp_).D(); }


    ARMRegister AcquireSameSizeAs(const ARMRegister& reg);
    ARMFPRegister AcquireSameSizeAs(const ARMFPRegister& reg);


    // Explicitly release an acquired (or excluded) register, putting it back in
    // the appropriate temps list.
    void Release(const CPURegister& reg);


    // Make the specified registers available as scratch registers for the
    // duration of this scope.
    void Include(const CPURegList& list);
    void Include(const ARMRegister& reg1,
                 const ARMRegister& reg2 = NoReg,
                 const ARMRegister& reg3 = NoReg,
                 const ARMRegister& reg4 = NoReg);
    void Include(const ARMFPRegister& reg1,
                 const ARMFPRegister& reg2 = NoFPReg,
                 const ARMFPRegister& reg3 = NoFPReg,
                 const ARMFPRegister& reg4 = NoFPReg);


    // Make sure that the specified registers are not available in this scope.
    // This can be used to prevent helper functions from using sensitive
    // registers, for example.
    void Exclude(const CPURegList& list);
    void Exclude(const ARMRegister& reg1,
                 const ARMRegister& reg2 = NoReg,
                 const ARMRegister& reg3 = NoReg,
                 const ARMRegister& reg4 = NoReg);
    void Exclude(const ARMFPRegister& reg1,
                 const ARMFPRegister& reg2 = NoFPReg,
                 const ARMFPRegister& reg3 = NoFPReg,
                 const ARMFPRegister& reg4 = NoFPReg);
    void Exclude(const CPURegister& reg1,
                 const CPURegister& reg2 = NoCPUReg,
                 const CPURegister& reg3 = NoCPUReg,
                 const CPURegister& reg4 = NoCPUReg);


    // Prevent any scratch registers from being used in this scope.
    void ExcludeAll();


  private:
    static CPURegister AcquireNextAvailable(CPURegList* available);
    static void ReleaseByCode(CPURegList* available, int code);
    static void ReleaseByRegList(CPURegList* available, RegList regs);
    static void IncludeByRegList(CPURegList* available, RegList exclude);
    static void ExcludeByRegList(CPURegList* available, RegList exclude);

    // Available scratch registers.
    CPURegList* available_;     // kARMRegister
    CPURegList* availablefp_;   // kARMFPRegister

    // The state of the available lists at the start of this scope.
    RegList old_available_;     // kARMRegister
    RegList old_availablefp_;   // kARMFPRegister
};

} // namespace vixl

#endif  // VIXL_A64_MACRO_ASSEMBLER_A64_H_
