digraph "CFG for '_Z17remove_nonvisiblePfii' function" {
	label="CFG for '_Z17remove_nonvisiblePfii' function";

	Node0x5623040 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %1\l  br i1 %13, label %14, label %22\l|{<s0>T|<s1>F}}"];
	Node0x5623040:s0 -> Node0x5624f10;
	Node0x5623040:s1 -> Node0x5624fa0;
	Node0x5624f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%14:\l14:                                               \l  %15 = srem i32 %12, %2\l  %16 = sext i32 %12 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = sitofp i32 %15 to float\l  %20 = fcmp contract ult float %18, %19\l  br i1 %20, label %22, label %21\l|{<s0>T|<s1>F}}"];
	Node0x5624f10:s0 -> Node0x5624fa0;
	Node0x5624f10:s1 -> Node0x5625c20;
	Node0x5625c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%21:\l21:                                               \l  store float 0.000000e+00, float addrspace(1)* %17, align 4, !tbaa !7\l  br label %22\l}"];
	Node0x5625c20 -> Node0x5624fa0;
	Node0x5624fa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%22:\l22:                                               \l  ret void\l}"];
}
