
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nomoto' on host 'alveo20' (Linux_x86_64 version 5.4.0-105-generic) on Wed Apr 13 14:22:19 JST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/sw_emu/_x/table_serch/table_serch'
Sourcing Tcl script 'table_serch.tcl'
INFO: [HLS 200-1510] Running: open_project table_serch 
INFO: [HLS 200-10] Creating and opening project '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/sw_emu/_x/table_serch/table_serch/table_serch'.
INFO: [HLS 200-1510] Running: set_top table_serch 
INFO: [HLS 200-1510] Running: add_files /home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp -cflags  -g -I /home/nomoto/src/StagedLSH/ver1.2/soft/src  
INFO: [HLS 200-10] Adding design file '/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/nomoto/src/StagedLSH/ver1.2/soft/u200/sw_emu/_x/table_serch/table_serch/table_serch/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname table_serch 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 189.723 MB.
INFO: [HLS 200-10] Analyzing design file '/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.71 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.48 seconds; current allocated memory: 190.330 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'seisa_loop' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:105:26) in function 'backet_serch' completely with a factor of 128 (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:105:26)
INFO: [HLS 214-178] Inlining function 'hash_fpga_func(ap_uint<96>, int, int)' into 'table_serch' (/home/nomoto/src/StagedLSH/ver1.2/soft/src/table_serch.cpp:139:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.51 seconds; current allocated memory: 191.748 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.749 MB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.04 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.99 seconds; current allocated memory: 191.722 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 7.83 seconds. Total CPU system time: 0.62 seconds. Total elapsed time: 7.22 seconds; peak allocated memory: 191.749 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Apr 13 14:22:26 2022...
