<stg><name>shuffle_2415</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="2">
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="3">
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="4">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_15, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="6">
<![CDATA[
.loopexit:1  %tmp_96 = trunc i6 %co to i1

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:2  %exitcond2 = icmp eq i6 %co, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:4  %co_15 = add i6 1, %co

]]></Node>
<StgValue><ssdm name="co_15"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond2, label %5, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="9">
<![CDATA[
.preheader3.preheader:2  %tmp_243_cast = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader3.preheader:3  %tmp_151 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="10">
<![CDATA[
.preheader3.preheader:4  %tmp_245_cast = zext i10 %tmp_151 to i11

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:5  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader3:0  %h = phi i5 [ 0, %.preheader3.preheader ], [ %h_15, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i5 %h, -16

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %h_15 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_15"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_cast2 = zext i5 %h to i11

]]></Node>
<StgValue><ssdm name="tmp_cast2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_cast = zext i5 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:2  %tmp_152 = add i10 %tmp_cast, %tmp_243_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %tmp_248_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_152, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp_153 = add i11 %tmp_cast2, %tmp_245_cast

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader.preheader:5  %tmp_251_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_153, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %w = phi i5 [ %w_15, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %w, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %w_15 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_15"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="5">
<![CDATA[
:0  %tmp_99_cast1 = zext i5 %w to i15

]]></Node>
<StgValue><ssdm name="tmp_99_cast1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="5">
<![CDATA[
:1  %tmp_99_cast = zext i5 %w to i14

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_154 = add i14 %tmp_248_cast, %tmp_99_cast

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_252_cast = zext i14 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %left_0_addr = getelementptr [6144 x float]* %left_0, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="left_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %right_0_addr = getelementptr [6144 x float]* %right_0, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="right_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_155 = add i15 %tmp_251_cast, %tmp_99_cast1

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="15">
<![CDATA[
:7  %tmp_253_cast = zext i15 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr = getelementptr [12288 x float]* %output_r, i64 0, i64 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_96, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="13">
<![CDATA[
:0  %left_0_load = load float* %left_0_addr, align 4

]]></Node>
<StgValue><ssdm name="left_0_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="13">
<![CDATA[
:0  %right_0_load = load float* %right_0_addr, align 4

]]></Node>
<StgValue><ssdm name="right_0_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="13">
<![CDATA[
:0  %left_0_load = load float* %left_0_addr, align 4

]]></Node>
<StgValue><ssdm name="left_0_load"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="13">
<![CDATA[
:0  %right_0_load = load float* %right_0_addr, align 4

]]></Node>
<StgValue><ssdm name="right_0_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi float [ %left_0_load, %2 ], [ %right_0_load, %3 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1  store float %storemerge, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="left_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="left_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="right_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="right_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="co" fromId="70" toId="7">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="StgValue_6" to="co" fromId="6" toId="7">
</dataflow>
<dataflow id="73" from="co_15" to="co" fromId="11" toId="7">
<BackEdge/>
<condition id="46">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="StgValue_32" to="co" fromId="32" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="75" from="co" to="tmp_96" fromId="7" toId="8">
</dataflow>
<dataflow id="76" from="co" to="exitcond2" fromId="7" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_77" to="exitcond2" fromId="77" toId="9">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_81" to="empty" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_81" to="empty" fromId="81" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_85" to="co_15" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="co" to="co_15" fromId="7" toId="11">
</dataflow>
<dataflow id="88" from="exitcond2" to="StgValue_12" fromId="9" toId="12">
</dataflow>
<dataflow id="90" from="_ssdm_op_PartSelect.i5.i6.i32.i32" to="tmp" fromId="89" toId="13">
</dataflow>
<dataflow id="91" from="co" to="tmp" fromId="7" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="tmp" fromId="92" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_94" to="tmp" fromId="94" toId="13">
</dataflow>
<dataflow id="97" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_s" fromId="96" toId="14">
</dataflow>
<dataflow id="98" from="tmp" to="tmp_s" fromId="13" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp_s" fromId="99" toId="14">
</dataflow>
<dataflow id="101" from="tmp_s" to="tmp_243_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="103" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="tmp_151" fromId="102" toId="16">
</dataflow>
<dataflow id="104" from="co" to="tmp_151" fromId="7" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_99" to="tmp_151" fromId="99" toId="16">
</dataflow>
<dataflow id="106" from="tmp_151" to="tmp_245_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_107" to="h" fromId="107" toId="20">
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="StgValue_18" to="h" fromId="18" toId="20">
</dataflow>
<dataflow id="110" from="h_15" to="h" fromId="23" toId="20">
<BackEdge/>
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="StgValue_50" to="h" fromId="50" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="112" from="h" to="exitcond1" fromId="20" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_113" to="exitcond1" fromId="113" toId="21">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="empty_67" fromId="79" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_116" to="empty_67" fromId="116" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_116" to="empty_67" fromId="116" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_116" to="empty_67" fromId="116" toId="22">
</dataflow>
<dataflow id="120" from="h" to="h_15" fromId="20" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_121" to="h_15" fromId="121" toId="23">
</dataflow>
<dataflow id="123" from="exitcond1" to="StgValue_24" fromId="21" toId="24">
</dataflow>
<dataflow id="124" from="h" to="tmp_cast2" fromId="20" toId="25">
</dataflow>
<dataflow id="125" from="h" to="tmp_cast" fromId="20" toId="26">
</dataflow>
<dataflow id="126" from="tmp_cast" to="tmp_152" fromId="26" toId="27">
</dataflow>
<dataflow id="127" from="tmp_243_cast" to="tmp_152" fromId="15" toId="27">
</dataflow>
<dataflow id="129" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="tmp_248_cast" fromId="128" toId="28">
</dataflow>
<dataflow id="130" from="tmp_152" to="tmp_248_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_99" to="tmp_248_cast" fromId="99" toId="28">
</dataflow>
<dataflow id="132" from="tmp_cast2" to="tmp_153" fromId="25" toId="29">
</dataflow>
<dataflow id="133" from="tmp_245_cast" to="tmp_153" fromId="17" toId="29">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="tmp_251_cast" fromId="134" toId="30">
</dataflow>
<dataflow id="136" from="tmp_153" to="tmp_251_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_99" to="tmp_251_cast" fromId="99" toId="30">
</dataflow>
<dataflow id="138" from="w_15" to="w" fromId="36" toId="33">
<BackEdge/>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="StgValue_57" to="w" fromId="57" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="140" from="StgValue_107" to="w" fromId="107" toId="33">
<condition id="50">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="StgValue_31" to="w" fromId="31" toId="33">
</dataflow>
<dataflow id="142" from="w" to="exitcond" fromId="33" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_113" to="exitcond" fromId="113" toId="34">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopTripCount" to="empty_68" fromId="79" toId="35">
</dataflow>
<dataflow id="145" from="StgValue_116" to="empty_68" fromId="116" toId="35">
</dataflow>
<dataflow id="146" from="StgValue_116" to="empty_68" fromId="116" toId="35">
</dataflow>
<dataflow id="147" from="StgValue_116" to="empty_68" fromId="116" toId="35">
</dataflow>
<dataflow id="148" from="w" to="w_15" fromId="33" toId="36">
</dataflow>
<dataflow id="149" from="StgValue_121" to="w_15" fromId="121" toId="36">
</dataflow>
<dataflow id="150" from="exitcond" to="StgValue_37" fromId="34" toId="37">
</dataflow>
<dataflow id="151" from="w" to="tmp_99_cast1" fromId="33" toId="38">
</dataflow>
<dataflow id="152" from="w" to="tmp_99_cast" fromId="33" toId="39">
</dataflow>
<dataflow id="153" from="tmp_248_cast" to="tmp_154" fromId="28" toId="40">
</dataflow>
<dataflow id="154" from="tmp_99_cast" to="tmp_154" fromId="39" toId="40">
</dataflow>
<dataflow id="155" from="tmp_154" to="tmp_252_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="156" from="left_0" to="left_0_addr" fromId="67" toId="42">
</dataflow>
<dataflow id="158" from="StgValue_157" to="left_0_addr" fromId="157" toId="42">
</dataflow>
<dataflow id="159" from="tmp_252_cast" to="left_0_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="160" from="right_0" to="right_0_addr" fromId="68" toId="43">
</dataflow>
<dataflow id="161" from="StgValue_157" to="right_0_addr" fromId="157" toId="43">
</dataflow>
<dataflow id="162" from="tmp_252_cast" to="right_0_addr" fromId="41" toId="43">
</dataflow>
<dataflow id="163" from="tmp_251_cast" to="tmp_155" fromId="30" toId="44">
</dataflow>
<dataflow id="164" from="tmp_99_cast1" to="tmp_155" fromId="38" toId="44">
</dataflow>
<dataflow id="165" from="tmp_155" to="tmp_253_cast" fromId="44" toId="45">
</dataflow>
<dataflow id="166" from="output_r" to="output_addr" fromId="69" toId="46">
</dataflow>
<dataflow id="167" from="StgValue_157" to="output_addr" fromId="157" toId="46">
</dataflow>
<dataflow id="168" from="tmp_253_cast" to="output_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="tmp_96" to="StgValue_47" fromId="8" toId="47">
</dataflow>
<dataflow id="170" from="left_0_addr" to="left_0_load" fromId="42" toId="48">
</dataflow>
<dataflow id="171" from="right_0_addr" to="right_0_load" fromId="43" toId="49">
</dataflow>
<dataflow id="172" from="left_0_addr" to="left_0_load" fromId="42" toId="51">
</dataflow>
<dataflow id="173" from="right_0_addr" to="right_0_load" fromId="43" toId="53">
</dataflow>
<dataflow id="174" from="left_0_load" to="storemerge" fromId="51" toId="55">
<condition id="51">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="StgValue_52" to="storemerge" fromId="52" toId="55">
</dataflow>
<dataflow id="176" from="right_0_load" to="storemerge" fromId="53" toId="55">
<condition id="52">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="177" from="StgValue_54" to="storemerge" fromId="54" toId="55">
</dataflow>
<dataflow id="178" from="storemerge" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="179" from="output_addr" to="StgValue_56" fromId="46" toId="56">
</dataflow>
<dataflow id="180" from="exitcond2" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="181" from="exitcond1" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="182" from="exitcond" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="183" from="tmp_96" to="StgValue_4" fromId="8" toId="4">
</dataflow>
<dataflow id="184" from="tmp_96" to="StgValue_5" fromId="8" toId="5">
</dataflow>
</dataflows>


</stg>
