// Seed: 1280582124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_7 = 1;
  wire id_9;
  wire id_10;
  assign id_3 = id_7;
endmodule
macromodule module_1 (
    input tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4
    , id_16,
    input supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    input uwire id_8,
    output wire id_9,
    output wire id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_16, id_17, id_16
  );
endmodule
