

================================================================
== Vitis HLS Report for 'compute_softmax'
================================================================
* Date:           Thu Apr 24 21:21:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_softmax
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_compute_softmax_Pipeline_VITIS_LOOP_27_1_fu_93   |compute_softmax_Pipeline_VITIS_LOOP_27_1  |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_softmax_Pipeline_VITIS_LOOP_33_2_fu_101  |compute_softmax_Pipeline_VITIS_LOOP_33_2  |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_softmax_Pipeline_VITIS_LOOP_41_3_fu_109  |compute_softmax_Pipeline_VITIS_LOOP_41_3  |        ?|        ?|          ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_softmax_Pipeline_VITIS_LOOP_47_4_fu_118  |compute_softmax_Pipeline_VITIS_LOOP_47_4  |       13|        ?|   0.130 us|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_softmax_Pipeline_VITIS_LOOP_51_5_fu_125  |compute_softmax_Pipeline_VITIS_LOOP_51_5  |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     114|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|    1308|    2101|    -|
|Memory           |        3|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     218|    -|
|Register         |        -|     -|     115|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     9|    1423|    2433|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |grp_compute_softmax_Pipeline_VITIS_LOOP_27_1_fu_93   |compute_softmax_Pipeline_VITIS_LOOP_27_1  |        0|   0|   65|   126|    0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_33_2_fu_101  |compute_softmax_Pipeline_VITIS_LOOP_33_2  |        0|   0|  133|   263|    0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_41_3_fu_109  |compute_softmax_Pipeline_VITIS_LOOP_41_3  |        0|   9|  886|  1441|    0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_47_4_fu_118  |compute_softmax_Pipeline_VITIS_LOOP_47_4  |        0|   0|  190|   146|    0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_51_5_fu_125  |compute_softmax_Pipeline_VITIS_LOOP_51_5  |        0|   0|   34|   125|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   9| 1308|  2101|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |vec_local_1_U  |compute_softmax_vec_local_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |vec_local_2_U  |compute_softmax_vec_local_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                           |        3|  0|   0|    0|   512|   64|     2|        16384|
    +---------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state13_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_161_p2               |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln27_fu_201_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |in_max_idx_1_fu_167_p3            |    select|   0|  0|  32|           1|           9|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 114|          67|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  65|         14|    1|         14|
    |ap_done               |   9|          2|    1|          2|
    |vec_local_1_address0  |  20|          4|    8|         32|
    |vec_local_1_ce0       |  20|          4|    1|          4|
    |vec_local_1_we0       |   9|          2|    1|          2|
    |vec_local_2_address0  |  20|          4|    8|         32|
    |vec_local_2_ce0       |  20|          4|    1|          4|
    |vec_local_2_ce1       |   9|          2|    1|          2|
    |vec_local_2_d0        |  14|          3|   32|         96|
    |vec_local_2_we0       |  14|          3|    1|          3|
    |vec_size_blk_n        |   9|          2|    1|          2|
    |vec_size_c_blk_n      |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 218|         46|   57|        195|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  13|   0|   13|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_27_1_fu_93_ap_start_reg   |   1|   0|    1|          0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_33_2_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_41_3_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_47_4_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_softmax_Pipeline_VITIS_LOOP_51_5_fu_125_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln27_reg_248                                                 |   1|   0|    1|          0|
    |in_max_idx_1_reg_226                                              |  32|   0|   32|          0|
    |max_val_reg_240                                                   |  32|   0|   32|          0|
    |trunc_ln47_reg_255                                                |  31|   0|   31|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 115|   0|  115|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_softmax|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_softmax|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_softmax|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_softmax|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  compute_softmax|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_softmax|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_softmax|  return value|
|vec_size_dout              |   in|   32|     ap_fifo|         vec_size|       pointer|
|vec_size_empty_n           |   in|    1|     ap_fifo|         vec_size|       pointer|
|vec_size_read              |  out|    1|     ap_fifo|         vec_size|       pointer|
|vec_size_num_data_valid    |   in|    3|     ap_fifo|         vec_size|       pointer|
|vec_size_fifo_cap          |   in|    3|     ap_fifo|         vec_size|       pointer|
|vec_size_c_din             |  out|   32|     ap_fifo|       vec_size_c|       pointer|
|vec_size_c_full_n          |   in|    1|     ap_fifo|       vec_size_c|       pointer|
|vec_size_c_write           |  out|    1|     ap_fifo|       vec_size_c|       pointer|
|vec_size_c_num_data_valid  |   in|    3|     ap_fifo|       vec_size_c|       pointer|
|vec_size_c_fifo_cap        |   in|    3|     ap_fifo|       vec_size_c|       pointer|
|vec_stream_dout            |   in|   32|     ap_fifo|       vec_stream|       pointer|
|vec_stream_empty_n         |   in|    1|     ap_fifo|       vec_stream|       pointer|
|vec_stream_read            |  out|    1|     ap_fifo|       vec_stream|       pointer|
|vec_stream_num_data_valid  |   in|    3|     ap_fifo|       vec_stream|       pointer|
|vec_stream_fifo_cap        |   in|    3|     ap_fifo|       vec_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|       out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|       out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|       out_stream|       pointer|
|out_stream_num_data_valid  |   in|   32|     ap_fifo|       out_stream|       pointer|
|out_stream_fifo_cap        |   in|   32|     ap_fifo|       out_stream|       pointer|
+---------------------------+-----+-----+------------+-----------------+--------------+

