<!-- HTML header for doxygen 1.8.7-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>RA Flexible Software Package Documentation: RA8D1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <script type="text/javascript" src="search/lunr.js"></script>
    <link href="search/lunrsearch.css" rel="stylesheet" type="text/css">
    <script src="search/lunr_index.js"></script>
    <script src="search/lunrclient.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />
<script type="text/javascript">
    $(document).ready(function() {
        $("tr.tree_lvl_1").nextUntil("tr.tree_lvl_1,tr.tree_none").hide();
		$("tr.tree_lvl_1").data("expanded","0");
		$("tr.tree_lvl_2").data("expanded","0");
		$("tr.tree_lvl_3").data("expanded","0");
		$("tr.tree_lvl_4").data("expanded","0");
		$("tr.tree_lvl_5").data("expanded","0");
        $("tr.tree_lvl_1").click(function() {
		    var lvl_1_is_open = $(this).data("expanded");
		    if (lvl_1_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_2, tr.tree_lvl_1_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_1,tr.tree_none").hide();
                $(this).nextUntil("tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_2,tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_2,tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_2").click(function() {
		    var lvl_2_is_open = $(this).data("expanded");
		    if (lvl_2_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_3, tr.tree_lvl_2_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
				$(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_3").click(function() {
		    var lvl_3_is_open = $(this).data("expanded");
		    if (lvl_3_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_4, tr.tree_lvl_3_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
                $(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_4, tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_4, tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_4").click(function() {
		    var lvl_4_is_open = $(this).data("expanded");
		    if (lvl_4_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3,tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5, tr.tree_lvl_4_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
                $(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_5").click(function() {
		    var lvl_5_is_open = $(this).data("expanded");
		    if (lvl_5_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_5,tr.tree_lvl_4,tr.tree_lvl_3,tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_5,tr.tree_lvl_4_item,tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
     });
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_scaled.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">RA Flexible Software Package Documentation
   &#160;<span id="projectnumber">Release v6.2.0</span>
   </div>
  </td>
   <td>        <br /><div id="MSearchBox" class="MSearchBoxInactive">

    <form id="lunrSearchForm" name="lunrSearchForm">
      <span class="left" >
          <img id="MSearchSelect" src="search/mag_sel.png"
               alt=""/>
         <input class="search-input" id="MSearchField" name="q" placeholder="Search" type="text">
      </span>
      <span class="right">
          &nbsp;
      </span>
        <!--<input type="submit" value="Search">-->
    </form>
</div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___b_s_p___m_c_u___r_a8_d1.html','');});
</script>

<script src="search/mark.min.js"></script>
<script type="text/javascript">
  $(document).ready(function() {
    var options = {         // allows highlighting across element boundaries.
      "acrossElements": true
    };
    var bodyText = $("div.contents").text(); // try contents instead of body.
    // If using body: Problem may be that text inside <script> tags is included in .text() - but not in cheerio?
    // If using div.contents - works
    var fullURL = $(location).attr('href');
    var splitURL = fullURL.split("?");  // Get param string: content after "?" in URL
    if (splitURL.length > 1) {          // If any content after "?"
      var paramStr = splitURL[1];
      var params = paramStr.split("&"); // Split params on "&"
      for (i = 0; i < params.length; i++) {
        var paramPair = params[i].split("=");
        if (paramPair[0] == "pos") {     // If any param starts "pos", get the content after "="
          posStr = paramPair[1];
          var splitPos = posStr.split(",");
          var termArray = [];
        // termArray will have the search terms
            for (i=0; i < splitPos.length; i += 2) {
            start = splitPos[i];
            len = splitPos[i+1]; // Needs error detection! Vulnerable if non-even # of pos entries
            term = bodyText.substr(start,len);
            if (termArray.includes(term) == false) {     // List all unique terms
                termArray.push(bodyText.substr(start,len));
            }
          }
    //      console.log(termArray);
          var context = document.querySelector("div.contents");
          var instance = new Mark(context);
          for(i=0;i<termArray.length; i+=1) {
            instance.mark(termArray[i],options);  // Use Mark.js to mark all terms in termArray
            }
          var firstMark = document.querySelector("mark");
          firstMark.scrollIntoView(true);
          //      console.log($("mark").first().text()); // Trying to scroll to first Mark element.
        }
            }
    }
  });
</script>

<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />

<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>


<!-- Lunr search results -->
<div id="lunrResultBox" style="
        position: fixed;
        border: 1px solid black;
        background-color: WhiteSmoke;
        padding: 10px;
        width: 500px;
        height: 500px;
        top: 30;
        right: 0;
        overflow: auto;
        display: none">
    <button onclick="closeLunrResults()" style="float: right;">X</button>
    <div class="resultCount" id="resultCount"></div>
    <div id="searchResults"></div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">RA8D1<div class="ingroups"><a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html">BSP</a> &raquo; <a class="el" href="group___b_s_p___m_c_u.html">MCU Board Support Package</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><h2>Build Time Configurations for ra8d1_fsp</h2>
The following build time configurations are defined in fsp_cfg/bsp/bsp_mcu_family_cfg.h:<br />
</p><table class="doxtable">
<tr>
<th>Configuration</th><th>Options</th><th>Default</th><th>Description </th></tr>
<tr class="tree_lvl_1">
<td class="tree_lvl_1" colspan="4"><span class="chevron-collapsed"></span> SDRAM  </td></tr>
<tr class="tree_lvl_2">
<td class="tree_lvl_2" colspan="4"><span class="chevron-collapsed"></span> SDRAM &gt; Timings  </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">tRAS (cycles)</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
1 cycles</li>
<li>
2 cycles</li>
<li>
3 cycles</li>
<li>
4 cycles</li>
<li>
5 cycles</li>
<li>
6 cycles</li>
<li>
7 cycles</li>
</ul>
</td><td>6 cycles </td><td>Row Active Interval </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">tRCD (cycles)</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
1 cycles</li>
<li>
2 cycles</li>
<li>
3 cycles</li>
<li>
4 cycles</li>
</ul>
</td><td>3 cycles </td><td>Row Column Latency </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">tRP (cycles)</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
1 cycles</li>
<li>
2 cycles</li>
<li>
3 cycles</li>
<li>
4 cycles</li>
<li>
5 cycles</li>
<li>
6 cycles</li>
<li>
7 cycles</li>
<li>
8 cycles</li>
</ul>
</td><td>3 cycles </td><td>Row Precharge Interval </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">tWR (cycles)</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
1 cycles</li>
<li>
2 cycles</li>
</ul>
</td><td>2 cycles </td><td>Write Recovery Interval </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">tCL (cycles)</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
1 cycles</li>
<li>
2 cycles</li>
<li>
3 cycles</li>
</ul>
</td><td>3 cycles </td><td>Column Latency </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">tRFC (cycles)</td><td>tRFC must be between 2 and 4096 cycles</td><td>937 </td><td>Auto-Refresh Request Interval Setting </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">tREFW (cycles)</td><td>Refer to the RA Configuration tool for available options.</td><td>8 cycles </td><td>Auto-Refresh Cycle/Self-Refresh Clearing Cycle Count Setting. </td></tr>
<tr class="tree_lvl_2">
<td class="tree_lvl_2" colspan="4"><span class="chevron-collapsed"></span> SDRAM &gt; Initialization  </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Auto-Refresh Interval (ARFI)</td><td>Refer to the RA Configuration tool for available options.</td><td>10 cycles </td><td>Specifies the interval at which the auto-refresh commands are issued in the SDRAM initialization sequence. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Auto-Refresh Count (ARFC)</td><td>Refer to the RA Configuration tool for available options.</td><td>8 times </td><td>Specifies the number of times auto-refresh is to be performed in the SDRAM initialization sequence. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Precharge Cycle Count (PRC)</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
3 cycles</li>
<li>
4 cycles</li>
<li>
5 cycles</li>
<li>
6 cycles</li>
<li>
7 cycles</li>
<li>
8 cycles</li>
<li>
9 cycles</li>
<li>
10 cycles</li>
</ul>
</td><td>3 cycles </td><td>Specifies the number of precharged cycles in the SDRAM initialization sequence. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">SDRAM Support</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>If enabled, SDRAM will be initialized and configured by the BSP with the provided settings. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Address Multiplex Shift</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
8-bit shift</li>
<li>
9-bit shift</li>
<li>
10-bit shift</li>
<li>
11-bit shift</li>
</ul>
</td><td>9-bit shift </td><td>Selects the size of the shift towards the lower half of the row address in row address/column address multiplexing. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Endian Mode</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Little Endian</li>
<li>
Big Endian</li>
</ul>
</td><td>Little Endian </td><td>Specifies the endianness of the SDRAM address space. See HWM for full list of constraints when using Big Endian. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Continuous Access Mode</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Enabled </td><td>If enabled, SDRAM continuous access mode will be enabled. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Bus Width</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
8-bit</li>
<li>
16-bit</li>
<li>
32-bit</li>
</ul>
</td><td>16-bit </td><td>Specifies the data bus width for SDRAM. </td></tr>
<tr class="tree_lvl_1">
<td class="tree_lvl_1" colspan="4"><span class="chevron-collapsed"></span> OSPI_B  </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Startup Support</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>If enabled, the OSPI_B driver will be initialized and configured by the BSP. A 'Storage &gt; OSPI (r_ospi_b)' or 'Storage &gt; SiP Flash (r_ospi_b)' stack must be configured. </td></tr>
<tr class="tree_lvl_1">
<td class="tree_lvl_1" colspan="4"><span class="chevron-collapsed"></span> Security  </td></tr>
<tr class="tree_lvl_2">
<td class="tree_lvl_2" colspan="4"><span class="chevron-collapsed"></span> Security &gt; Exceptions  </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Exception Response</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Non-Maskable Interrupt</li>
<li>
Reset</li>
</ul>
</td><td>Non-Maskable Interrupt </td><td>Configure the result of a TrustZone Filter exception. This exception is generated when a the TrustZone Filter detects access to a protected region.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">BusFault, HardFault, and NMI Target</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Secure State </td><td>Value for SCB-&gt;AIRCR register bit BFHFNMINS. Defines whether BusFault and NMI exceptions are Non-secure, and whether exceptions target the Non-secure HardFault exception.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Prioritize Secure Exceptions</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Value for SCB-&gt;AIRCR register bit PRIS. When enabled, all Non-secure interrupt priorities are automatically demoted by right shifting their priority by one then setting the most significant bit. As there is effectively one less bit care must be taken to ensure the prioritization of non-secure interrupts is correct.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2">
<td class="tree_lvl_2" colspan="4"><span class="chevron-collapsed"></span> Security &gt; SRAM Accessibility  </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">SRAM0 Protection</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether SRAMCR0, SRAMECCRGN0, SRAMESCLR.CLR00, and SRAMESCLR.CLR01 are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">SRAM1 Protection</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether SRAMCR1, and SRAMESCLR.CLR1 are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Standby SRAM Protection</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether STBRAMCR, and SRAMESCLR.CLRS are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2">
<td class="tree_lvl_2" colspan="4"><span class="chevron-collapsed"></span> Security &gt; BUS Accessibility  </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Bus Security Attribution Register A</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the Slave Bus Control Registers (BUSSCNT&lt;slave&gt;) are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Bus Security Attribution Register B</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the Bus and DMAC/DTC Error Clear Registers are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">Bus Security Attribution Register C</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the SDRAM/CSC Control registers are write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">System Reset Request Accessibility</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Secure State </td><td>Value for SCB-&gt;AIRCR register bit SYSRESETREQS. Defines whether the SYSRESETREQ bit is functional for Non-secure use.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">System Reset Status Accessibility</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the reset status registers (RSTSRn) can be cleared from the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Battery Backup Accessibility</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Both Secure and Non-Secure State </td><td>Defines whether the battery backup registers are accessible for the Non-secure application. If Secure State is selected, all battery backup registers are read only except for VBTBKRn registers which are both read and write protected.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Graphics Power Domain Security Attribution</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Both Secure and Non-Secure State</li>
<li>
Secure State</li>
</ul>
</td><td>Secure State </td><td>Defines whether the PDCTRGD register is write accessible for the Non-secure application.<br />
<br />
This setting is only valid when building projects with TrustZone. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Uninitialized Non-Secure Application Fallback</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enable Uninitialized Non-Secure Application Fallback</li>
<li>
Disable Uninitialized Non-Secure Application Fallback</li>
</ul>
</td><td>Enable Uninitialized Non-Secure Application Fallback </td><td>If enabled, the secure application checks if the non-secure application has been programmed in non-secure flash before branching. If the non-secure application has not been programmed, then the secure application branches to an infinite loop in non-secure RAM. This prevents an issue where the debugger may not connect if the MCU is configured in the NSECSD lifecycle state. </td></tr>
<tr class="tree_lvl_1">
<td class="tree_lvl_1" colspan="4"><span class="chevron-collapsed"></span> Clocks  </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">HOCO FLL Function</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Setting this option to Enabled improves HOCO accuracy significantly by using the subclock, but incurs certain restrictions.<br />
<br />
The FLL function requires the subclock oscillator to be running and stabilized. When enabled and running the PLL or system clock from HOCO, the BSP will wait for both the Subclock Stabilization Time as well as the FLL Stabilization Time when setting up clocks at startup.<br />
<br />
When FLL is enabled Software Standby and Deep Software Standby modes are not available. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Clock Settling Delay</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Enabled </td><td>Setting this option to Enabled will insert delays for clocking scaling and transitions to ensure voltage supply stability. See the RA8D1 HWM (R01UH0995EJ0100) section 8.11.1 for details. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Sleep Mode Entry and Exit Delays</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Enabled </td><td>Setting this option to Enabled will insert delays before and after entering sleep modes to ensure voltage supply stability. This is not required if you do not intend to run CPUCLK over 100MHz. See RA8D1 HWM (R01UH0995EJ0100) Section 10.8.10 for details. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">RTOS Sleep on Idle</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Setting this option to Enabled will allow RTOS ports to enter CPU Sleep mode while idle. This should not be used when CPUCLK is configured over 120MHz. See RA8M1 HWM (R01UH0994EJ0100) Section 10.7.10 for details. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">MSTP Change Delays</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Enabled </td><td>Setting this option to Enabled will insert delays after setting a MSTP bit to ensure voltage supply stability. This is not required if you do not intend to run CPUCLK over 120MHz. See RA8D1 HWM (R01UH0995EJ0100) Section 10.4 for details. </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Settling Delay (us)</td><td>Unit must be a non-negative integer</td><td>150 </td><td>Specifies the length of the delay to be used for the Clock settling, Sleep mode, and MSTP change delays. </td></tr>
<tr class="tree_lvl_1">
<td class="tree_lvl_1" colspan="4"><span class="chevron-collapsed"></span> Cache settings  </td></tr>
<tr class="tree_lvl_1_item">
<td class="tree_lvl_1_cell">Data cache</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Enable limited D-Cache support. See BSP usage notes for limitations. </td></tr>
<tr class="tree_lvl_1">
<td class="tree_lvl_1" colspan="4"><span class="chevron-collapsed"></span> I/O Ports  </td></tr>
<tr class="tree_lvl_2">
<td class="tree_lvl_2" colspan="4"><span class="chevron-collapsed"></span> I/O Ports &gt; Voltage Mode  </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">VCC</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Low (VCC &lt; 2.7 V)</li>
<li>
High (VCC &gt;= 2.7 V)</li>
</ul>
</td><td>High (VCC &gt;= 2.7 V) </td><td>When VCC is lower than 2.7 V, set VCC I/O Ports Voltage Mode to Low. </td></tr>
<tr class="tree_lvl_2_item">
<td class="tree_lvl_2_cell">VCC2</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Low (VCC2 &lt; 2.7 V)</li>
<li>
High (VCC2 &gt;= 2.7 V)</li>
</ul>
</td><td>High (VCC2 &gt;= 2.7 V) </td><td>When VCC2 is lower than 2.7 V, set VCC2 I/O Ports Voltage Mode to Low. </td></tr>
<tr class="tree_none">
<td>Enable inline BSP IRQ functions</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Enabled </td><td>Using static inline functions will slightly increase code size, but will slightly decrease cycles taken in ISRs in return. </td></tr>
<tr class="tree_none">
<td>Main Oscillator Wait Time</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
3 cycles</li>
<li>
35 cycles</li>
<li>
67 cycles</li>
<li>
131 cycles</li>
<li>
259 cycles</li>
<li>
547 cycles</li>
<li>
1059 cycles</li>
<li>
2147 cycles</li>
<li>
4291 cycles</li>
<li>
8163 cycles</li>
</ul>
</td><td>8163 cycles </td><td>Number of cycles to wait for the main oscillator clock to stabilize. </td></tr>
</table>
 </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6f3d583a26d5f1f1f94756903fb3a935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_d1.html#ga6f3d583a26d5f1f1f94756903fb3a935">BSP_ELC_PERIPHERAL_MASK</a></td></tr>
<tr class="separator:ga6f3d583a26d5f1f1f94756903fb3a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaebe723200f2a7f181f08324128b9d7b5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_d1.html#gaebe723200f2a7f181f08324128b9d7b5">elc_event_t</a> </td></tr>
<tr class="separator:gaebe723200f2a7f181f08324128b9d7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bf5e18ceb8cf51ac6dce985f9230a7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_d1.html#gaa5bf5e18ceb8cf51ac6dce985f9230a7">elc_peripheral_t</a> </td></tr>
<tr class="separator:gaa5bf5e18ceb8cf51ac6dce985f9230a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeced63fc5b7bbda1697f2a215a1192"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_d1.html#gaaaeced63fc5b7bbda1697f2a215a1192">bsp_clocks_octaclk_div_t</a> </td></tr>
<tr class="separator:gaaaeced63fc5b7bbda1697f2a215a1192"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6f3d583a26d5f1f1f94756903fb3a935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3d583a26d5f1f1f94756903fb3a935">&#9670;&nbsp;</a></span>BSP_ELC_PERIPHERAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_ELC_PERIPHERAL_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Positions of event link set registers (ELSRs) available on this MCU </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaebe723200f2a7f181f08324128b9d7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe723200f2a7f181f08324128b9d7b5">&#9670;&nbsp;</a></span>elc_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u___r_a0_e1.html#gaebe723200f2a7f181f08324128b9d7b5">elc_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sources of event signals to be linked to other peripherals or the CPU </p><dl class="section note"><dt>Note</dt><dd>This list is device specific. </dd></dl>

</div>
</div>
<a id="gaa5bf5e18ceb8cf51ac6dce985f9230a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5bf5e18ceb8cf51ac6dce985f9230a7">&#9670;&nbsp;</a></span>elc_peripheral_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u___r_a0_e1.html#gaa5bf5e18ceb8cf51ac6dce985f9230a7">elc_peripheral_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Possible peripherals to be linked to event signals </p><dl class="section note"><dt>Note</dt><dd>This list is device specific. </dd></dl>

</div>
</div>
<a id="gaaaeced63fc5b7bbda1697f2a215a1192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaeced63fc5b7bbda1697f2a215a1192">&#9670;&nbsp;</a></span>bsp_clocks_octaclk_div_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum bsp_clocks_octaclk_div_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTACLK divider values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192abcceba3029f0826c6f865d88cb354210"></a>BSP_CLOCKS_OCTACLK_DIV_1&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5693f70a322545ff1cb2391206d03d71"></a>BSP_CLOCKS_OCTACLK_DIV_2&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a00ad54fecb7ed63dc8920e683f22f79c"></a>BSP_CLOCKS_OCTACLK_DIV_4&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192af6f986ede7ee0fa83da6a3d0c1715861"></a>BSP_CLOCKS_OCTACLK_DIV_6&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192acded1e8a02422f727f9133b2e860a5e5"></a>BSP_CLOCKS_OCTACLK_DIV_8&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a8bf29a17d787aaee1ec513044de47d95"></a>BSP_CLOCKS_OCTACLK_DIV_3&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5853e8afd618f97caab80c23d2f3e493"></a>BSP_CLOCKS_OCTACLK_DIV_5&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a59666978df19140f79964521a3bd5496"></a>BSP_CLOCKS_OCTACLK_DIV_10&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 10. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a6ecd9991cf252c81a8ddfc6491c33b5b"></a>BSP_CLOCKS_OCTACLK_DIV_16&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 16. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192abf7aae61b9351f57c0fd637f211d11b7"></a>BSP_CLOCKS_OCTACLK_DIV_32&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 32. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192abcceba3029f0826c6f865d88cb354210"></a>BSP_CLOCKS_OCTACLK_DIV_1&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5693f70a322545ff1cb2391206d03d71"></a>BSP_CLOCKS_OCTACLK_DIV_2&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a00ad54fecb7ed63dc8920e683f22f79c"></a>BSP_CLOCKS_OCTACLK_DIV_4&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192af6f986ede7ee0fa83da6a3d0c1715861"></a>BSP_CLOCKS_OCTACLK_DIV_6&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192acded1e8a02422f727f9133b2e860a5e5"></a>BSP_CLOCKS_OCTACLK_DIV_8&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a8bf29a17d787aaee1ec513044de47d95"></a>BSP_CLOCKS_OCTACLK_DIV_3&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5853e8afd618f97caab80c23d2f3e493"></a>BSP_CLOCKS_OCTACLK_DIV_5&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192abcceba3029f0826c6f865d88cb354210"></a>BSP_CLOCKS_OCTACLK_DIV_1&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5693f70a322545ff1cb2391206d03d71"></a>BSP_CLOCKS_OCTACLK_DIV_2&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a00ad54fecb7ed63dc8920e683f22f79c"></a>BSP_CLOCKS_OCTACLK_DIV_4&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192af6f986ede7ee0fa83da6a3d0c1715861"></a>BSP_CLOCKS_OCTACLK_DIV_6&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192acded1e8a02422f727f9133b2e860a5e5"></a>BSP_CLOCKS_OCTACLK_DIV_8&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a8bf29a17d787aaee1ec513044de47d95"></a>BSP_CLOCKS_OCTACLK_DIV_3&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5853e8afd618f97caab80c23d2f3e493"></a>BSP_CLOCKS_OCTACLK_DIV_5&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192abcceba3029f0826c6f865d88cb354210"></a>BSP_CLOCKS_OCTACLK_DIV_1&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5693f70a322545ff1cb2391206d03d71"></a>BSP_CLOCKS_OCTACLK_DIV_2&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a00ad54fecb7ed63dc8920e683f22f79c"></a>BSP_CLOCKS_OCTACLK_DIV_4&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192af6f986ede7ee0fa83da6a3d0c1715861"></a>BSP_CLOCKS_OCTACLK_DIV_6&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192acded1e8a02422f727f9133b2e860a5e5"></a>BSP_CLOCKS_OCTACLK_DIV_8&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a8bf29a17d787aaee1ec513044de47d95"></a>BSP_CLOCKS_OCTACLK_DIV_3&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5853e8afd618f97caab80c23d2f3e493"></a>BSP_CLOCKS_OCTACLK_DIV_5&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192abcceba3029f0826c6f865d88cb354210"></a>BSP_CLOCKS_OCTACLK_DIV_1&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5693f70a322545ff1cb2391206d03d71"></a>BSP_CLOCKS_OCTACLK_DIV_2&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a00ad54fecb7ed63dc8920e683f22f79c"></a>BSP_CLOCKS_OCTACLK_DIV_4&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192af6f986ede7ee0fa83da6a3d0c1715861"></a>BSP_CLOCKS_OCTACLK_DIV_6&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192acded1e8a02422f727f9133b2e860a5e5"></a>BSP_CLOCKS_OCTACLK_DIV_8&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a8bf29a17d787aaee1ec513044de47d95"></a>BSP_CLOCKS_OCTACLK_DIV_3&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaaeced63fc5b7bbda1697f2a215a1192a5853e8afd618f97caab80c23d2f3e493"></a>BSP_CLOCKS_OCTACLK_DIV_5&#160;</td><td class="fielddoc"><p>Divide OCTA source clock by 5. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.7-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
        <li class="footer">FSP Release v6.2.0 User's Manual Copyright © (2025) Renesas Electronics Corporation. All Rights Reserved.</li>
  </ul>
</div>
</body>
</html>
