
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_Clk_pin = fpga_0_DDR3_SDRAM_DDR3_Clk_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin = fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CE_pin = fpga_0_DDR3_SDRAM_DDR3_CE_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CS_n_pin = fpga_0_DDR3_SDRAM_DDR3_CS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_ODT_pin = fpga_0_DDR3_SDRAM_DDR3_ODT_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin = fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin = fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_WE_n_pin = fpga_0_DDR3_SDRAM_DDR3_WE_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin = fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin, DIR = O, VEC = [2:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_Addr_pin = fpga_0_DDR3_SDRAM_DDR3_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DQ_pin = fpga_0_DDR3_SDRAM_DDR3_DQ_pin, DIR = IO, VEC = [31:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DM_pin = fpga_0_DDR3_SDRAM_DDR3_DM_pin, DIR = O, VEC = [3:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin = fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_DQS_pin = fpga_0_DDR3_SDRAM_DDR3_DQS_pin, DIR = IO, VEC = [3:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin = fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin, DIR = IO, VEC = [3:0]
 PORT fpga_0_clk_1_sys_clk_p_pin = dcm_clk_s, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = P, CLK_FREQ = 200000000
 PORT fpga_0_clk_1_sys_clk_n_pin = dcm_clk_s, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = N, CLK_FREQ = 200000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1


BEGIN plb_v46
 PARAMETER INSTANCE = main_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

# #######################################
# HOST                 #
# #######################################
BEGIN microblaze
 PARAMETER INSTANCE = microblaze0
 PARAMETER HW_VER = 8.00.a
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_PVR = 2
 PARAMETER C_PVR_USER2 = 0x00000000
 PARAMETER C_USE_HW_MUL = 0
 PARAMETER C_USE_DIV = 0
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_USE_FPU = 1
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_AREA_OPTIMIZED = 0
 PARAMETER C_CACHE_BYTE_SIZE = 65536
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 BUS_INTERFACE IPLB = main_bus
 BUS_INTERFACE DPLB = main_bus
 BUS_INTERFACE DEBUG = microblaze0_mdm
 BUS_INTERFACE IXCL = microblaze0_IXCL
 BUS_INTERFACE DLMB = dlmb0
 BUS_INTERFACE ILMB = ilmb0
 PORT MB_RESET = mb_reset
 PORT Interrupt = main_interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb0
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb0
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr0
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = ilmb0
 BUS_INTERFACE BRAM_PORT = ilmb_cntlr0_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr0
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = dlmb0
 BUS_INTERFACE BRAM_PORT = dlmb_cntlr0_port
END

BEGIN bram_block
 PARAMETER INSTANCE = host_bram0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_cntlr0_port
 BUS_INTERFACE PORTB = dlmb_cntlr0_port
END

# #######################################
# SLAVES                #
# #######################################
# GROUP 1
# #######################################
BEGIN plb_v46
 PARAMETER INSTANCE = group1_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = main_group1_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_NUM_ADDR_RNG = 1
 PARAMETER C_BRIDGE_BASEADDR = 0x70090000
 PARAMETER C_BRIDGE_HIGHADDR = 0x7009FFFF
 PARAMETER C_RNG0_BASEADDR = 0xE0000000
 PARAMETER C_RNG0_HIGHADDR = 0xEFFFFFFF
 BUS_INTERFACE SPLB = main_bus
 BUS_INTERFACE MPLB = group1_bus
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = group1_main_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_NUM_ADDR_RNG = 3
 PARAMETER C_BRIDGE_BASEADDR = 0x70000000
 PARAMETER C_BRIDGE_HIGHADDR = 0x7000FFFF
 PARAMETER C_RNG0_BASEADDR = 0xA0000000
 PARAMETER C_RNG0_HIGHADDR = 0xAFFFFFFF
 PARAMETER C_RNG1_BASEADDR = 0x10000000
 PARAMETER C_RNG1_HIGHADDR = 0x17FFFFFF
 PARAMETER C_RNG2_BASEADDR = 0x84000000
 PARAMETER C_RNG2_HIGHADDR = 0x84FFFFFF
 BUS_INTERFACE SPLB = group1_bus
 BUS_INTERFACE MPLB = main_bus
END

# SLAVE PROCESSOR NUMBER 1
# #######################################
BEGIN microblaze
 PARAMETER INSTANCE = microblaze1
 PARAMETER HW_VER = 8.00.a
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_PVR = 2
 PARAMETER C_PVR_USER2 = 0xC0000000
 PARAMETER C_USE_HW_MUL = 0
 PARAMETER C_USE_DIV = 0
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_USE_FPU = 0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_AREA_OPTIMIZED = 0
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_FSL_LINKS = 2
 BUS_INTERFACE IPLB = group1_bus
 BUS_INTERFACE DPLB = group1_bus
 BUS_INTERFACE DEBUG = microblaze1_mdm
 BUS_INTERFACE IXCL = microblaze1_IXCL
 BUS_INTERFACE DLMB = dlmb1
 BUS_INTERFACE ILMB = ilmb1
 BUS_INTERFACE SFSL0 = acc_2_mb1
 BUS_INTERFACE MFSL0 = mb_2_acc1
 BUS_INTERFACE MFSL1 = mb_2_acc1_rst
 PORT MB_RESET = mb_reset
END

# PORT FSL0_M_DATA = microblaze1_FSL0_M_DATA_to_chipscope_ila_0
# PORT FSL0_M_WRITE = microblaze1_FSL0_M_WRITE_to_chipscope_ila_0
BEGIN hw_acc_quicksort
 PARAMETER INSTANCE = hw_acc_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE SFSL0 = mb_2_acc1
 BUS_INTERFACE MFSL0 = acc_2_mb1
 BUS_INTERFACE SFSL1 = mb_2_acc1_rst
 BUS_INTERFACE PORTA = BramA1_acc_port
 BUS_INTERFACE PORTB = BramB1_acc_port
 BUS_INTERFACE PORTC = BramC1_acc_port
 PORT Rst = sys_bus_reset
END

# -----------------------------------------------------------------
BEGIN fsl_v20
 PARAMETER INSTANCE = acc_2_mb1
 PARAMETER HW_VER = 2.11.c
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN fsl_v20
 PARAMETER INSTANCE = mb_2_acc1
 PARAMETER HW_VER = 2.11.c
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN fsl_v20
 PARAMETER INSTANCE = mb_2_acc1_rst
 PARAMETER HW_VER = 2.11.c
 PARAMETER C_USE_CONTROL = 0
 PARAMETER C_FSL_DEPTH = 1
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

# -----------------------------------------------------------------
# slave1 brams
BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = bramA1_cntlr
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xE0000000
 PARAMETER C_HIGHADDR = 0xE0003FFF
 BUS_INTERFACE SPLB = group1_bus
 BUS_INTERFACE PORTA = BramA1_dma_port
END

BEGIN bram_block
 PARAMETER INSTANCE = bramA1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = BramA1_acc_port
 BUS_INTERFACE PORTB = BramA1_dma_port
 PORT BRAM_Rst_A = sys_bus_reset
 PORT BRAM_clk_A = clk_100_0000MHzMMCM0
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = bramb1_cntlr
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xE0010000
 PARAMETER C_HIGHADDR = 0xE0013FFF
 BUS_INTERFACE SPLB = group1_bus
 BUS_INTERFACE PORTA = BramB1_dma_port
END

BEGIN bram_block
 PARAMETER INSTANCE = bramB1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = BramB1_acc_port
 BUS_INTERFACE PORTB = BramB1_dma_port
 PORT BRAM_Rst_A = sys_bus_reset
 PORT BRAM_clk_A = clk_100_0000MHzMMCM0
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = bramC1_cntlr
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xE0020000
 PARAMETER C_HIGHADDR = 0xE0023FFF
 BUS_INTERFACE SPLB = group1_bus
 BUS_INTERFACE PORTA = BramC1_dma_port
END

BEGIN bram_block
 PARAMETER INSTANCE = bramC1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = BramC1_acc_port
 BUS_INTERFACE PORTB = BramC1_dma_port
 PORT BRAM_Rst_A = sys_bus_reset
 PORT BRAM_clk_A = clk_100_0000MHzMMCM0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb1
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb1
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr1
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = ilmb1
 BUS_INTERFACE BRAM_PORT = ilmb_cntlr1_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr1
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = dlmb1
 BUS_INTERFACE BRAM_PORT = dlmb_cntlr1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_cntlr1_port
 BUS_INTERFACE PORTB = dlmb_cntlr1_port
END

# #######################################
# VHWTI                #
# #######################################
BEGIN plb_v46
 PARAMETER INSTANCE = vhwti_bus1
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = main_vhwti_bridge1
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_NUM_ADDR_RNG = 1
 PARAMETER C_BRIDGE_BASEADDR = 0x70040000
 PARAMETER C_BRIDGE_HIGHADDR = 0x7004FFFF
 PARAMETER C_RNG0_BASEADDR = 0xC0000000
 PARAMETER C_RNG0_HIGHADDR = 0xC007FFFF
 BUS_INTERFACE SPLB = main_bus
 BUS_INTERFACE MPLB = vhwti_bus1
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = vhwti_local_cntlr1
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xC0000000
 PARAMETER C_HIGHADDR = 0xC0003FFF
 BUS_INTERFACE SPLB = group1_bus
 BUS_INTERFACE PORTA = vhwti_local_cntlr1_port
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = vhwti_global_cntlr1
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xC0000000
 PARAMETER C_HIGHADDR = 0xC0003FFF
 BUS_INTERFACE SPLB = vhwti_bus1
 BUS_INTERFACE PORTA = vhwti_global_cntlr1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = vhwti_bram1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = vhwti_local_cntlr1_port
 BUS_INTERFACE PORTB = vhwti_global_cntlr1_port
END

# #######################################
# HTHREADS CORES            #
# #######################################
BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = core_main_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_NUM_ADDR_RNG = 1
 PARAMETER C_BRIDGE_BASEADDR = 0x07000000
 PARAMETER C_BRIDGE_HIGHADDR = 0x0700FFFF
 PARAMETER C_RNG0_BASEADDR = 0xC0000000
 PARAMETER C_RNG0_HIGHADDR = 0xCFFFFFFF
 BUS_INTERFACE SPLB = core_bus
 BUS_INTERFACE MPLB = main_bus
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = main_core_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_NUM_ADDR_RNG = 1
 PARAMETER C_BRIDGE_BASEADDR = 0x70030000
 PARAMETER C_BRIDGE_HIGHADDR = 0x7003FFFF
 PARAMETER C_RNG0_BASEADDR = 0x10000000
 PARAMETER C_RNG0_HIGHADDR = 0x17FFFFFF
 BUS_INTERFACE SPLB = main_bus
 BUS_INTERFACE MPLB = core_bus
END

BEGIN plb_v46
 PARAMETER INSTANCE = core_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plb_cond_vars
 PARAMETER INSTANCE = cond_vars
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x11100000
 PARAMETER C_HIGHADDR = 0x1117FFFF
 PARAMETER C_TM_BASE = 0x11000000
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT Reset_Done = hthread_resp_condvar
 PORT Soft_Reset = hthread_rst_condvar
END

BEGIN plb_scheduler
 PARAMETER INSTANCE = scheduler
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x12000000
 PARAMETER C_HIGHADDR = 0x12FFFFFF
 BUS_INTERFACE SPLB = core_bus
 BUS_INTERFACE MPLB = core_bus
 PORT Preemption_Interrupt = sched_intr
 PORT SWTM_ADDRB = core_sch2tm_addrb
 PORT SWTM_DIB = core_sch2tm_dib
 PORT TM2SCH_current_cpu_tid = core_tm2sch_cpu_thread_id
 PORT TM2SCH_data = core_tm2sch_data
 PORT Soft_Stop = soft_stop
 PORT SCH2TM_busy = core_sch2tm_busy
 PORT SCH2TM_data = core_sch2tm_data
 PORT SCH2TM_next_cpu_tid = core_sch2tm_next_id
 PORT SCH2TM_next_tid_valid = core_sch2tm_next_id_valid
 PORT SWTM_WEB = core_sch2tm_web
 PORT SWTM_ENB = core_sch2tm_enb
 PORT SWTM_DOB = core_tm2sch_dob
 PORT TM2SCH_opcode = core_tm2sch_opcode
 PORT TM2SCH_request = core_tm2sch_request
 PORT Reset_Done = hthread_resp_sched
 PORT Soft_Reset = hthread_rst_sched
END

BEGIN plb_thread_manager
 PARAMETER INSTANCE = thread_manager
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x11000000
 PARAMETER C_HIGHADDR = 0x1103FFFF
 BUS_INTERFACE SPLB = core_bus
 PORT Access_Intr = access_intr
 PORT tm2sch_DOB = core_tm2sch_dob
 PORT tm2sch_cpu_thread_id = core_tm2sch_cpu_thread_id
 PORT tm2sch_data = core_tm2sch_data
 PORT tm2sch_opcode = core_tm2sch_opcode
 PORT tm2sch_request = core_tm2sch_request
 PORT sch2tm_next_id = core_sch2tm_next_id
 PORT sch2tm_ADDRB = core_sch2tm_addrb
 PORT sch2tm_DIB = core_sch2tm_dib
 PORT sch2tm_ENB = core_sch2tm_enb
 PORT sch2tm_WEB = core_sch2tm_web
 PORT sch2tm_busy = core_sch2tm_busy
 PORT sch2tm_data = core_sch2tm_data
 PORT sch2tm_next_id_valid = core_sch2tm_next_id_valid
 PORT Semaphore_Reset = net_gnd
 PORT Soft_Stop = soft_stop
 PORT SpinLock_Reset = net_gnd
END

BEGIN plb_sync_manager
 PARAMETER INSTANCE = sync_manager
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SCHED_BADDR = 0x11000000
 PARAMETER C_SCHED_HADDR = 0x11FFFFFF
 PARAMETER C_BASEADDR = 0x13000000
 PARAMETER C_HIGHADDR = 0x13FFFFFF
 PARAMETER C_NUM_MUTEXES = 64
 PARAMETER C_NUM_THREADS = 256
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT system_reset = hthread_rst_synch
 PORT system_resetdone = hthread_resp_synch
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x15040000
 PARAMETER C_HIGHADDR = 0x1504FFFF
 BUS_INTERFACE SPLB = core_bus
 PORT Irq = main_interrupt
 PORT Intr = xps_timer0_Interrupt & sched_intr & access_intr
END

BEGIN plb_hthread_reset_core
 PARAMETER INSTANCE = plb_hthread_reset_core_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x84200000
 PARAMETER C_HIGHADDR = 0x8420FFFF
 BUS_INTERFACE SPLB = main_bus
 PORT reset_port0 = hthread_rst_tm
 PORT reset_response_port0 = hthread_resp_sched
 PORT reset_port1 = hthread_rst_sched
 PORT reset_response_port1 = hthread_resp_sched
 PORT reset_port2 = hthread_rst_synch
 PORT reset_response_port2 = hthread_resp_synch
 PORT reset_port3 = hthread_rst_condvar
 PORT reset_response_port3 = hthread_resp_condvar
END

# #######################################
# PERIPHERALS              #
# #######################################
BEGIN plb_hthreads_timer
 PARAMETER INSTANCE = plb_hthreads_timer_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x840A0000
 PARAMETER C_HIGHADDR = 0x840AFFFF
 BUS_INTERFACE SPLB = main_bus
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x840B2000
 PARAMETER C_HIGHADDR = 0x840B2FFF
 BUS_INTERFACE SPLB = main_bus
 PORT Interrupt = xps_timer0_Interrupt
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x84010000
 PARAMETER C_HIGHADDR = 0x8401FFFF
 PARAMETER C_MB_DBG_PORTS = 2
 PARAMETER C_USE_UART = 1
 BUS_INTERFACE SPLB = main_bus
 BUS_INTERFACE MBDEBUG_0 = microblaze0_mdm
 BUS_INTERFACE MBDEBUG_1 = microblaze1_mdm
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN mpmc
 PARAMETER INSTANCE = mpmc_0
 PARAMETER HW_VER = 6.02.a
 PARAMETER C_NUM_PORTS = 8
 PARAMETER C_MEM_PARTNO = MT4JSF6464HY-1G1
 PARAMETER C_MEM_CE_WIDTH = 1
 PARAMETER C_MEM_CS_N_WIDTH = 1
 PARAMETER C_MEM_CLK_WIDTH = 1
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_DATA_WIDTH = 32
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y9
 PARAMETER C_MEM_TYPE = DDR3
 PARAMETER C_MEM_REG_DIMM = 0
 PARAMETER C_MEM_NDQS_COL0 = 3
 PARAMETER C_MEM_NDQS_COL1 = 1
 PARAMETER C_MEM_DQS_LOC_COL0 = 0x000000000000000000000000000000020100
 PARAMETER C_MEM_DQS_LOC_COL1 = 0x000000000000000000000000000000000003
 PARAMETER C_MPMC_BASEADDR = 0xA0000000
 PARAMETER C_MPMC_HIGHADDR = 0xAFFFFFFF
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER C_PIM1_BASETYPE = 2
 PARAMETER C_PIM2_BASETYPE = 1
 BUS_INTERFACE XCL0 = microblaze0_IXCL
 BUS_INTERFACE SPLB1 = main_bus
 BUS_INTERFACE XCL2 = microblaze1_IXCL
 PORT DDR3_Clk = fpga_0_DDR3_SDRAM_DDR3_Clk_pin
 PORT DDR3_Clk_n = fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin
 PORT DDR3_CE = fpga_0_DDR3_SDRAM_DDR3_CE_pin
 PORT DDR3_CS_n = fpga_0_DDR3_SDRAM_DDR3_CS_n_pin
 PORT DDR3_ODT = fpga_0_DDR3_SDRAM_DDR3_ODT_pin
 PORT DDR3_RAS_n = fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin
 PORT DDR3_CAS_n = fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin
 PORT DDR3_WE_n = fpga_0_DDR3_SDRAM_DDR3_WE_n_pin
 PORT DDR3_BankAddr = fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin
 PORT DDR3_Addr = fpga_0_DDR3_SDRAM_DDR3_Addr_pin
 PORT DDR3_DQ = fpga_0_DDR3_SDRAM_DDR3_DQ_pin
 PORT DDR3_DM = fpga_0_DDR3_SDRAM_DDR3_DM_pin
 PORT DDR3_Reset_n = fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin
 PORT DDR3_DQS = fpga_0_DDR3_SDRAM_DDR3_DQS_pin
 PORT DDR3_DQS_n = fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin
 PORT MPMC_Clk0 = clk_200_0000MHzMMCM0
 PORT MPMC_Clk_200MHz = clk_200_0000MHzMMCM0
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem = clk_400_0000MHzMMCM0
 PORT MPMC_Clk_Rd_Base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT MPMC_DCM_PSEN = MPMC_DCM_PSEN
 PORT MPMC_DCM_PSINCDEC = MPMC_DCM_PSINCDEC
 PORT MPMC_DCM_PSDONE = MPMC_DCM_PSDONE
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400FFFF
 BUS_INTERFACE SPLB = main_bus
 PORT RX = fpga_0_RS232_Uart_1_RX
 PORT TX = fpga_0_RS232_Uart_1_TX
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 400000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT3_BUF = FALSE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = TRUE
 PARAMETER C_PSDONE_GROUP = MMCM0
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT CLKOUT1 = clk_200_0000MHzMMCM0
 PORT CLKOUT2 = clk_400_0000MHzMMCM0
 PORT CLKOUT3 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT PSCLK = clk_200_0000MHzMMCM0
 PORT PSEN = MPMC_DCM_PSEN
 PORT PSINCDEC = MPMC_DCM_PSINCDEC
 PORT PSDONE = MPMC_DCM_PSDONE
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Reset = mb_reset
 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
 PORT Dcm_locked = Dcm_all_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
END

BEGIN xps_central_dma
 PARAMETER INSTANCE = xps_central_dma_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x84050000
 PARAMETER C_HIGHADDR = 0x8405FFFF
 BUS_INTERFACE MPLB = main_bus
 BUS_INTERFACE SPLB = main_bus
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 32
 PARAMETER C_NUM_DATA_SAMPLES = 2048
 PARAMETER C_TRIG1_UNITS = 1
 PARAMETER C_TRIG1_TRIGGER_IN_WIDTH = 32
 PARAMETER C_TRIG2_UNITS = 1
 PARAMETER C_TRIG2_TRIGGER_IN_WIDTH = 1
 PARAMETER C_TRIG3_UNITS = 1
 PARAMETER C_TRIG3_TRIGGER_IN_WIDTH = 1
 PORT chipscope_ila_control = chipscope_ila_0_icon_control
 PORT TRIG0 = acc_2_mb1_FSL_M_Data
 PORT CLK = clk_100_0000MHzMMCM0
 PORT TRIG1 = mb_2_acc1_FSL_S_Data
 PORT TRIG2 = acc_2_mb1_FSL_M_Write
 PORT TRIG3 = mb_2_acc1_FSL_S_exists
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_icon_control
END

