
*** Running vivado
    with args -log ELE_432_Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ELE_432_Top_Module.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ELE_432_Top_Module.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 511.359 ; gain = 216.500
Command: read_checkpoint -auto_incremental -incremental C:/Users/ethem/ELE432/ELE432.srcs/utils_1/imports/synth_1/VGA_Controller_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ethem/ELE432/ELE432.srcs/utils_1/imports/synth_1/VGA_Controller_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ELE_432_Top_Module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.105 ; gain = 438.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ELE_432_Top_Module' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'Divided_Clock' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/Divided_Clock.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Divided_Clock' (0#1) [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/Divided_Clock.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v:1]
INFO: [Synth 8-3876] $readmem data file 'font_1.mem' is read successfully [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'horizantal_counter' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/horizantal_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'horizantal_counter' (0#1) [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/horizantal_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'vertical_counter' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/vertical_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vertical_counter' (0#1) [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/vertical_counter.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v:267]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (0#1) [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'FFT_Module' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:1]
INFO: [Synth 8-3876] $readmem data file 'real1.mem' is read successfully [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:171]
INFO: [Synth 8-3876] $readmem data file 'real2.mem' is read successfully [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:172]
INFO: [Synth 8-6157] synthesizing module 'Twiddle' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/new/twiddle.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Twiddle' (0#1) [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/new/twiddle.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:242]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Module' (0#1) [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'realpart' does not match port width (10) of module 'FFT_Module' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:115]
WARNING: [Synth 8-689] width (16) of port connection 'imagpart' does not match port width (10) of module 'FFT_Module' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:116]
INFO: [Synth 8-6155] done synthesizing module 'ELE_432_Top_Module' (0#1) [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:1]
WARNING: [Synth 8-6014] Unused sequential element index0_MultiplyReg_reg was removed.  [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:184]
WARNING: [Synth 8-6014] Unused sequential element index0_regN_reg was removed.  [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:185]
WARNING: [Synth 8-6014] Unused sequential element first_ok_reg was removed.  [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:186]
WARNING: [Synth 8-6014] Unused sequential element second_first_reg was removed.  [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:186]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v:188]
WARNING: [Synth 8-3848] Net real_part_fft in module/entity ELE_432_Top_Module does not have driver. [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:109]
WARNING: [Synth 8-3848] Net imag_part_fft in module/entity ELE_432_Top_Module does not have driver. [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:110]
WARNING: [Synth 8-7129] Port rst in module Divided_Clock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1836.168 ; gain = 916.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1836.168 ; gain = 916.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1836.168 ; gain = 916.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.599 . Memory (MB): peak = 1836.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ethem/ELE432/ELE432.srcs/constrs_1/new/vga_pin.xdc]
Finished Parsing XDC File [C:/Users/ethem/ELE432/ELE432.srcs/constrs_1/new/vga_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ethem/ELE432/ELE432.srcs/constrs_1/new/vga_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ELE_432_Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ELE_432_Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1872.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1872.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
FFT_Module__GCB6FFT_Module__GCB5FFT_Module__GCB0fsm__GB0FFT_Module__GCB4FFT_Module__GCB7fsm__GB1VGA_Controller__GB0VGA_Controller__GB1FFT_Module__GCB2FFT_Module__GCB3Divided_ClockFFT_Module__GCB1---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |VGA_Controller  |           1|     33408|    9.7658|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 342091
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+----------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/ethem/ELE432/ELE432.srcs/utils_1/imports/synth_1/VGA_Controller_test.dcp |
+----------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2023.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |Divided_Clock_#REUSE#       |           1|         0|
|2     |VGA_Controller__GB0_#REUSE# |           1|         0|
|3     |VGA_Controller__GB1_#REUSE# |           1|         0|
|4     |fsm__GB0_#REUSE#            |           1|         0|
|5     |fsm__GB1_#REUSE#            |           1|         0|
|6     |FFT_Module__GCB0_#REUSE#    |           1|         0|
|7     |FFT_Module__GCB1_#REUSE#    |           1|         0|
|8     |FFT_Module__GCB2_#REUSE#    |           1|         0|
|9     |FFT_Module__GCB3_#REUSE#    |           1|         0|
|10    |FFT_Module__GCB4_#REUSE#    |           1|         0|
|11    |FFT_Module__GCB5_#REUSE#    |           1|         0|
|12    |FFT_Module__GCB6_#REUSE#    |           1|         0|
|13    |FFT_Module__GCB7_#REUSE#    |           1|         0|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 1872.105 ; gain = 952.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1876.809 ; gain = 957.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1876.809 ; gain = 957.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance VGA/font_counter_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1907.781 ; gain = 988.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1907.781 ; gain = 988.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1907.781 ; gain = 988.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 1907.781 ; gain = 988.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 1907.781 ; gain = 988.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 1907.781 ; gain = 988.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   563|
|3     |DSP48E1  |    12|
|4     |LUT1     |     9|
|5     |LUT2     |  1043|
|6     |LUT3     |   333|
|7     |LUT4     |  1546|
|8     |LUT5     | 25229|
|9     |LUT6     | 19643|
|10    |MUXF7    |  4395|
|11    |MUXF8    |  2178|
|12    |RAMB36E1 |     1|
|13    |FDRE     | 12154|
|14    |IBUF     |     3|
|15    |OBUF     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 1907.781 ; gain = 988.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:52 . Memory (MB): peak = 1907.781 ; gain = 952.176
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 1907.781 ; gain = 988.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 1919.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ELE_432_Top_Module' is not ideal for floorplanning, since the cellview 'FFT_Module' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1942.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 894a18f6
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 1942.102 ; gain = 1429.762
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1942.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethem/ELE432/ELE432.runs/synth_1/ELE_432_Top_Module.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.102 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ELE_432_Top_Module_utilization_synth.rpt -pb ELE_432_Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 21:01:25 2024...
