#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 20 09:34:55 2021
# Process ID: 10284
# Current directory: D:/VHL/Matricula/Intento_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1988 D:\VHL\Matricula\Intento_1\Intento_1.xpr
# Log file: D:/VHL/Matricula/Intento_1/vivado.log
# Journal file: D:/VHL/Matricula/Intento_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHL/Matricula/Intento_1/Intento_1.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
create_project RIPPLE_carry D:/VHL/Matricula/RIPPLE_carry -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
source Ripple_Carry_Adder.tcl
close_sim
close_design
current_project Intento_1
file mkdir D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new
current_project RIPPLE_carry
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd w ]
add_files -fileset sim_1 D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Ripple_Carry [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
undo
undo
current_project Intento_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Ripple_Carry_Adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_Ripple_Carry_Adder.tcl
launch_simulation -mode post-synthesis -type functional
source tb_Ripple_Carry_Adder.tcl
current_project RIPPLE_carry
launch_simulation
source Ripple_Carry_Adder.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd w ]
add_files -fileset sim_1 D:/VHL/Matricula/RIPPLE_carry/RIPPLE_carry.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd
set_property source_mgmt_mode DisplayOnly [current_project]
current_project Intento_1
current_project RIPPLE_carry
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Ripple_Carry_Adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
close_project
create_project RIPPLE D:/VHL/Matricula/RIPPLE -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sources_1
file mkdir D:/VHL/Matricula/RIPPLE/RIPPLE.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHL/Matricula/RIPPLE/RIPPLE.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd w ]
add_files -fileset sim_1 D:/VHL/Matricula/RIPPLE/RIPPLE.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd
update_compile_order -fileset sim_1
current_project Intento_1
close_sim
current_project RIPPLE
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Ripple_Carry_Adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_Ripple_Carry_Adder.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
close_sim
close_project
create_project POPCOUNT8 D:/VHL/Matricula/POPCOUNT8 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Common.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sim_1
close_project
