

================================================================
== Vivado HLS Report for 'towerMerge_top'
================================================================
* Date:           Fri Jul 17 03:57:18 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        towerMerge
* Solution:       InitiationInterval6
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     2.638|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_1_V_data_V, i8* %link_in_1_V_user_V, i1* %link_in_1_V_last_V)" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 8 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i576, i8, i1 } %empty, 0" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 9 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%towersx_0_tower_0_s = trunc i576 %tmp_data_V to i32" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 10 'trunc' 'towersx_0_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%towersx_0_tower_1_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 32, i32 63)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 11 'partselect' 'towersx_0_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%towersx_0_tower_2_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 64, i32 95)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 12 'partselect' 'towersx_0_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%towersx_0_tower_3_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 96, i32 127)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 13 'partselect' 'towersx_0_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%towersx_0_tower_4_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 128, i32 159)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 14 'partselect' 'towersx_0_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%towersx_0_tower_5_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 160, i32 191)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 15 'partselect' 'towersx_0_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%towersx_0_tower_6_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 192, i32 223)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 16 'partselect' 'towersx_0_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%towersx_0_tower_7_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 224, i32 255)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 17 'partselect' 'towersx_0_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%towersx_0_tower_8_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 256, i32 287)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 18 'partselect' 'towersx_0_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%towersx_0_tower_9_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 288, i32 319)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 19 'partselect' 'towersx_0_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%towersx_0_tower_10 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 320, i32 351)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 20 'partselect' 'towersx_0_tower_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%towersx_0_tower_11 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 352, i32 383)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 21 'partselect' 'towersx_0_tower_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%towersx_0_tower_12 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 384, i32 415)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 22 'partselect' 'towersx_0_tower_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%towersx_0_tower_13 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 416, i32 447)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 23 'partselect' 'towersx_0_tower_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%towersx_0_tower_14 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 448, i32 479)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 24 'partselect' 'towersx_0_tower_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%towersx_0_tower_15 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 480, i32 511)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 25 'partselect' 'towersx_0_tower_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%towersx_0_tower_16 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V, i32 512, i32 543)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 26 'partselect' 'towersx_0_tower_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_9 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_2_V_data_V, i8* %link_in_2_V_user_V, i1* %link_in_2_V_last_V)" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 27 'read' 'empty_9' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i576, i8, i1 } %empty_9, 0" [towerMerge_top.cpp:28->towerMerge_top.cpp:66]   --->   Operation 28 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%towersx_1_tower_0_s = trunc i576 %tmp_data_V_1 to i32" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 29 'trunc' 'towersx_1_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%towersx_1_tower_1_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 32, i32 63)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 30 'partselect' 'towersx_1_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%towersx_1_tower_2_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 64, i32 95)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 31 'partselect' 'towersx_1_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%towersx_1_tower_3_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 96, i32 127)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 32 'partselect' 'towersx_1_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%towersx_1_tower_4_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 128, i32 159)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 33 'partselect' 'towersx_1_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%towersx_1_tower_5_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 160, i32 191)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 34 'partselect' 'towersx_1_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%towersx_1_tower_6_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 192, i32 223)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 35 'partselect' 'towersx_1_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%towersx_1_tower_7_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 224, i32 255)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 36 'partselect' 'towersx_1_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%towersx_1_tower_8_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 256, i32 287)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 37 'partselect' 'towersx_1_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%towersx_1_tower_9_s = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 288, i32 319)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 38 'partselect' 'towersx_1_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%towersx_1_tower_10 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 320, i32 351)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 39 'partselect' 'towersx_1_tower_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%towersx_1_tower_11 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 352, i32 383)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 40 'partselect' 'towersx_1_tower_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%towersx_1_tower_12 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 384, i32 415)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 41 'partselect' 'towersx_1_tower_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%towersx_1_tower_13 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 416, i32 447)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 42 'partselect' 'towersx_1_tower_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%towersx_1_tower_14 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 448, i32 479)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 43 'partselect' 'towersx_1_tower_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%towersx_1_tower_15 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 480, i32 511)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 44 'partselect' 'towersx_1_tower_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%towersx_1_tower_16 = call i32 @_ssdm_op_PartSelect.i32.i576.i32.i32(i576 %tmp_data_V_1, i32 512, i32 543)" [./towerMerge.h:71->./towerMerge.h:73->towerMerge_top.cpp:29->towerMerge_top.cpp:66]   --->   Operation 45 'partselect' 'towersx_1_tower_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [6/6] (1.68ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)" [towerMerge_top.cpp:72]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 1.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_10 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_0_V_data_V, i8* %link_in_0_V_user_V, i1* %link_in_0_V_last_V)" [towerMerge_top.cpp:78]   --->   Operation 47 'read' 'empty_10' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i576, i8, i1 } %empty_10, 0" [towerMerge_top.cpp:78]   --->   Operation 48 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_11 = call { i576, i8, i1 } @_ssdm_op_Read.axis.volatile.i576P.i8P.i1P(i576* %link_in_3_V_data_V, i8* %link_in_3_V_user_V, i1* %link_in_3_V_last_V)" [towerMerge_top.cpp:99]   --->   Operation 49 'read' 'empty_11' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i576, i8, i1 } %empty_11, 0" [towerMerge_top.cpp:99]   --->   Operation 50 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 51 [5/6] (2.63ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)" [towerMerge_top.cpp:72]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 2.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 52 [4/6] (2.63ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)" [towerMerge_top.cpp:72]   --->   Operation 52 'call' 'call_ret' <Predicate = true> <Delay = 2.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.63>
ST_4 : Operation 53 [3/6] (2.63ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)" [towerMerge_top.cpp:72]   --->   Operation 53 'call' 'call_ret' <Predicate = true> <Delay = 2.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.63>
ST_5 : Operation 54 [2/6] (2.63ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)" [towerMerge_top.cpp:72]   --->   Operation 54 'call' 'call_ret' <Predicate = true> <Delay = 2.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.63>
ST_6 : Operation 55 [1/6] (2.63ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @stitchInPhi(i32 %towersx_0_tower_0_s, i32 %towersx_0_tower_1_s, i32 %towersx_0_tower_2_s, i32 %towersx_0_tower_3_s, i32 %towersx_0_tower_4_s, i32 %towersx_0_tower_5_s, i32 %towersx_0_tower_6_s, i32 %towersx_0_tower_7_s, i32 %towersx_0_tower_8_s, i32 %towersx_0_tower_9_s, i32 %towersx_0_tower_10, i32 %towersx_0_tower_11, i32 %towersx_0_tower_12, i32 %towersx_0_tower_13, i32 %towersx_0_tower_14, i32 %towersx_0_tower_15, i32 %towersx_0_tower_16, i32 %towersx_1_tower_0_s, i32 %towersx_1_tower_1_s, i32 %towersx_1_tower_2_s, i32 %towersx_1_tower_3_s, i32 %towersx_1_tower_4_s, i32 %towersx_1_tower_5_s, i32 %towersx_1_tower_6_s, i32 %towersx_1_tower_7_s, i32 %towersx_1_tower_8_s, i32 %towersx_1_tower_9_s, i32 %towersx_1_tower_10, i32 %towersx_1_tower_11, i32 %towersx_1_tower_12, i32 %towersx_1_tower_13, i32 %towersx_1_tower_14, i32 %towersx_1_tower_15, i32 %towersx_1_tower_16)" [towerMerge_top.cpp:72]   --->   Operation 55 'call' 'call_ret' <Predicate = true> <Delay = 2.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%towersy_0_tower_0_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [towerMerge_top.cpp:72]   --->   Operation 56 'extractvalue' 'towersy_0_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%towersy_0_tower_1_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [towerMerge_top.cpp:72]   --->   Operation 57 'extractvalue' 'towersy_0_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%towersy_0_tower_2_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [towerMerge_top.cpp:72]   --->   Operation 58 'extractvalue' 'towersy_0_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%towersy_0_tower_3_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [towerMerge_top.cpp:72]   --->   Operation 59 'extractvalue' 'towersy_0_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%towersy_0_tower_4_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [towerMerge_top.cpp:72]   --->   Operation 60 'extractvalue' 'towersy_0_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%towersy_0_tower_5_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [towerMerge_top.cpp:72]   --->   Operation 61 'extractvalue' 'towersy_0_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%towersy_0_tower_6_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [towerMerge_top.cpp:72]   --->   Operation 62 'extractvalue' 'towersy_0_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%towersy_0_tower_7_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [towerMerge_top.cpp:72]   --->   Operation 63 'extractvalue' 'towersy_0_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%towersy_0_tower_8_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8" [towerMerge_top.cpp:72]   --->   Operation 64 'extractvalue' 'towersy_0_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%towersy_0_tower_9_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9" [towerMerge_top.cpp:72]   --->   Operation 65 'extractvalue' 'towersy_0_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%towersy_0_tower_10 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10" [towerMerge_top.cpp:72]   --->   Operation 66 'extractvalue' 'towersy_0_tower_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%towersy_0_tower_11 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11" [towerMerge_top.cpp:72]   --->   Operation 67 'extractvalue' 'towersy_0_tower_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%towersy_0_tower_12 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12" [towerMerge_top.cpp:72]   --->   Operation 68 'extractvalue' 'towersy_0_tower_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%towersy_0_tower_13 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13" [towerMerge_top.cpp:72]   --->   Operation 69 'extractvalue' 'towersy_0_tower_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%towersy_0_tower_14 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14" [towerMerge_top.cpp:72]   --->   Operation 70 'extractvalue' 'towersy_0_tower_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%towersy_0_tower_15 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15" [towerMerge_top.cpp:72]   --->   Operation 71 'extractvalue' 'towersy_0_tower_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%towersy_0_tower_16 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16" [towerMerge_top.cpp:72]   --->   Operation 72 'extractvalue' 'towersy_0_tower_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%towersy_1_tower_0_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17" [towerMerge_top.cpp:72]   --->   Operation 73 'extractvalue' 'towersy_1_tower_0_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%towersy_1_tower_1_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18" [towerMerge_top.cpp:72]   --->   Operation 74 'extractvalue' 'towersy_1_tower_1_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%towersy_1_tower_2_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19" [towerMerge_top.cpp:72]   --->   Operation 75 'extractvalue' 'towersy_1_tower_2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%towersy_1_tower_3_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20" [towerMerge_top.cpp:72]   --->   Operation 76 'extractvalue' 'towersy_1_tower_3_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%towersy_1_tower_4_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21" [towerMerge_top.cpp:72]   --->   Operation 77 'extractvalue' 'towersy_1_tower_4_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%towersy_1_tower_5_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22" [towerMerge_top.cpp:72]   --->   Operation 78 'extractvalue' 'towersy_1_tower_5_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%towersy_1_tower_6_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23" [towerMerge_top.cpp:72]   --->   Operation 79 'extractvalue' 'towersy_1_tower_6_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%towersy_1_tower_7_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24" [towerMerge_top.cpp:72]   --->   Operation 80 'extractvalue' 'towersy_1_tower_7_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%towersy_1_tower_8_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 25" [towerMerge_top.cpp:72]   --->   Operation 81 'extractvalue' 'towersy_1_tower_8_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%towersy_1_tower_9_s = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 26" [towerMerge_top.cpp:72]   --->   Operation 82 'extractvalue' 'towersy_1_tower_9_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%towersy_1_tower_10 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 27" [towerMerge_top.cpp:72]   --->   Operation 83 'extractvalue' 'towersy_1_tower_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%towersy_1_tower_11 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 28" [towerMerge_top.cpp:72]   --->   Operation 84 'extractvalue' 'towersy_1_tower_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%towersy_1_tower_12 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 29" [towerMerge_top.cpp:72]   --->   Operation 85 'extractvalue' 'towersy_1_tower_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%towersy_1_tower_13 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 30" [towerMerge_top.cpp:72]   --->   Operation 86 'extractvalue' 'towersy_1_tower_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%towersy_1_tower_14 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 31" [towerMerge_top.cpp:72]   --->   Operation 87 'extractvalue' 'towersy_1_tower_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%towersy_1_tower_15 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 32" [towerMerge_top.cpp:72]   --->   Operation 88 'extractvalue' 'towersy_1_tower_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%towersy_1_tower_16 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 33" [towerMerge_top.cpp:72]   --->   Operation 89 'extractvalue' 'towersy_1_tower_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, i576 %tmp_data_V_3, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:79]   --->   Operation 90 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = call i544 @_ssdm_op_BitConcatenate.i544.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %towersy_0_tower_16, i32 %towersy_0_tower_15, i32 %towersy_0_tower_14, i32 %towersy_0_tower_13, i32 %towersy_0_tower_12, i32 %towersy_0_tower_11, i32 %towersy_0_tower_10, i32 %towersy_0_tower_9_s, i32 %towersy_0_tower_8_s, i32 %towersy_0_tower_7_s, i32 %towersy_0_tower_6_s, i32 %towersy_0_tower_5_s, i32 %towersy_0_tower_4_s, i32 %towersy_0_tower_3_s, i32 %towersy_0_tower_2_s, i32 %towersy_0_tower_1_s, i32 %towersy_0_tower_0_s)" [towerMerge_top.cpp:85]   --->   Operation 91 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = call i576 @_ssdm_op_PartSet.i576.i576.i544.i32.i32(i576 %tmp_data_V_3, i544 %tmp, i32 0, i32 543)" [towerMerge_top.cpp:85]   --->   Operation 92 'partset' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, i576 %tmp_data_V_4, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:88]   --->   Operation 93 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = call i544 @_ssdm_op_BitConcatenate.i544.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %towersy_1_tower_16, i32 %towersy_1_tower_15, i32 %towersy_1_tower_14, i32 %towersy_1_tower_13, i32 %towersy_1_tower_12, i32 %towersy_1_tower_11, i32 %towersy_1_tower_10, i32 %towersy_1_tower_9_s, i32 %towersy_1_tower_8_s, i32 %towersy_1_tower_7_s, i32 %towersy_1_tower_6_s, i32 %towersy_1_tower_5_s, i32 %towersy_1_tower_4_s, i32 %towersy_1_tower_3_s, i32 %towersy_1_tower_2_s, i32 %towersy_1_tower_1_s, i32 %towersy_1_tower_0_s)" [towerMerge_top.cpp:94]   --->   Operation 94 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = call i576 @_ssdm_op_PartSet.i576.i576.i544.i32.i32(i576 %tmp_data_V_3, i544 %tmp_1, i32 0, i32 543)" [towerMerge_top.cpp:94]   --->   Operation 95 'partset' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, i576 %tmp_data_V_5, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:97]   --->   Operation 96 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 97 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, i576 %tmp_data_V_7, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:100]   --->   Operation 97 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_3_V_last_V), !map !129"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_2_V_last_V), !map !135"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_1_V_last_V), !map !141"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_out_0_V_last_V), !map !147"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_3_V_user_V), !map !153"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_2_V_user_V), !map !157"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_1_V_user_V), !map !161"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_out_0_V_user_V), !map !165"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_3_V_data_V), !map !169"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_2_V_data_V), !map !173"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_1_V_data_V), !map !177"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_out_0_V_data_V), !map !181"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_3_V_last_V), !map !185"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_2_V_last_V), !map !189"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_1_V_last_V), !map !193"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %link_in_0_V_last_V), !map !197"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_3_V_user_V), !map !201"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_2_V_user_V), !map !205"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_1_V_user_V), !map !209"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %link_in_0_V_user_V), !map !213"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_3_V_data_V), !map !217"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_2_V_data_V), !map !221"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_1_V_data_V), !map !225"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i576* %link_in_0_V_data_V), !map !229"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @towerMerge_top_str) nounwind"   --->   Operation 122 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_0_V_data_V, i8* %link_in_0_V_user_V, i1* %link_in_0_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_1_V_data_V, i8* %link_in_1_V_user_V, i1* %link_in_1_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_2_V_data_V, i8* %link_in_2_V_user_V, i1* %link_in_2_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_in_3_V_data_V, i8* %link_in_3_V_user_V, i1* %link_in_3_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 6, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [towerMerge_top.cpp:59]   --->   Operation 131 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_0_V_data_V, i8* %link_out_0_V_user_V, i1* %link_out_0_V_last_V, i576 %tmp_data_V_3, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:79]   --->   Operation 132 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 133 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_1_V_data_V, i8* %link_out_1_V_user_V, i1* %link_out_1_V_last_V, i576 %tmp_data_V_4, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:88]   --->   Operation 133 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 134 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_2_V_data_V, i8* %link_out_2_V_user_V, i1* %link_out_2_V_last_V, i576 %tmp_data_V_5, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:97]   --->   Operation 134 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 135 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i576P.i8P.i1P(i576* %link_out_3_V_data_V, i8* %link_out_3_V_user_V, i1* %link_out_3_V_last_V, i576 %tmp_data_V_7, i8 0, i1 true)" [towerMerge_top.cpp:17->towerMerge_top.cpp:100]   --->   Operation 135 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [towerMerge_top.cpp:102]   --->   Operation 136 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.17ns, clock uncertainty: 1.25ns.

 <State 1>: 1.68ns
The critical path consists of the following:
	axis read on port 'link_in_1_V_data_V' (towerMerge_top.cpp:28->towerMerge_top.cpp:66) [59]  (0 ns)
	'call' operation ('call_ret', towerMerge_top.cpp:72) to 'stitchInPhi' [97]  (1.68 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'call' operation ('call_ret', towerMerge_top.cpp:72) to 'stitchInPhi' [97]  (2.64 ns)

 <State 3>: 2.64ns
The critical path consists of the following:
	'call' operation ('call_ret', towerMerge_top.cpp:72) to 'stitchInPhi' [97]  (2.64 ns)

 <State 4>: 2.64ns
The critical path consists of the following:
	'call' operation ('call_ret', towerMerge_top.cpp:72) to 'stitchInPhi' [97]  (2.64 ns)

 <State 5>: 2.64ns
The critical path consists of the following:
	'call' operation ('call_ret', towerMerge_top.cpp:72) to 'stitchInPhi' [97]  (2.64 ns)

 <State 6>: 2.64ns
The critical path consists of the following:
	'call' operation ('call_ret', towerMerge_top.cpp:72) to 'stitchInPhi' [97]  (2.64 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
