Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 30 18:43:20 2023
| Host         : Abhi-Windows-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab_9_control_sets_placed.rpt
| Design       : Lab_9
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                         |                         |                1 |              1 |         1.00 |
|  IN0/Clk       | IN7/Segments[6]_i_1_n_0 | IN7/Segments[1]_i_1_n_0 |                1 |              1 |         1.00 |
|  IN0/Clk       |                         |                         |                3 |              4 |         1.33 |
|  IN0/Clk       |                         | IN7/AN[7]_i_1_n_0       |                1 |              4 |         4.00 |
|  IN0/Clk       |                         | IN7/i_reg[3]            |                1 |              4 |         4.00 |
|  IN0/Clk       | IN7/Segments[6]_i_1_n_0 |                         |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG |                         | IN0/clear               |                4 |             14 |         3.50 |
+----------------+-------------------------+-------------------------+------------------+----------------+--------------+


