
---------- Begin Simulation Statistics ----------
final_tick                                23572309000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 526972                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750584                       # Number of bytes of host memory used
host_op_rate                                   986627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.49                       # Real time elapsed on the host
host_tick_rate                             2484340988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9361432                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023572                       # Number of seconds simulated
sim_ticks                                 23572309000                       # Number of ticks simulated
system.cpu.Branches                           1126919                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9361432                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1203532                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           121                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      671086                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6481553                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           182                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         23572309                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   23572309                       # Number of busy cycles
system.cpu.num_cc_register_reads              5679171                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3095337                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       839526                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  86761                       # Number of float alu accesses
system.cpu.num_fp_insts                         86761                       # number of float instructions
system.cpu.num_fp_register_reads               138948                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               69080                       # number of times the floating registers were written
system.cpu.num_func_calls                      180928                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9273987                       # Number of integer alu accesses
system.cpu.num_int_insts                      9273987                       # number of integer instructions
system.cpu.num_int_register_reads            18298833                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7474526                       # number of times the integer registers were written
system.cpu.num_load_insts                     1202396                       # Number of load instructions
system.cpu.num_mem_refs                       1873176                       # number of memory refs
system.cpu.num_store_insts                     670780                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 28811      0.31%      0.31% # Class of executed instruction
system.cpu.op_class::IntAlu                   7390870     78.95%     79.26% # Class of executed instruction
system.cpu.op_class::IntMult                      865      0.01%     79.27% # Class of executed instruction
system.cpu.op_class::IntDiv                       609      0.01%     79.27% # Class of executed instruction
system.cpu.op_class::FloatAdd                     337      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::SimdAlu                    31426      0.34%     79.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                      494      0.01%     79.62% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16986      0.18%     79.80% # Class of executed instruction
system.cpu.op_class::SimdMisc                   17715      0.19%     79.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 175      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.99% # Class of executed instruction
system.cpu.op_class::MemRead                  1185579     12.66%     92.66% # Class of executed instruction
system.cpu.op_class::MemWrite                  669201      7.15%     99.80% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16817      0.18%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1579      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9361480                       # Class of executed instruction
system.cpu.workload.numSyscalls                    31                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        66366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         7703                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         133738                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             7703                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6865                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              230                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3587                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3587                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3047                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        13499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        13499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       424640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       424640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  424640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6634                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6634                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6869000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           35623750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6438286                       # number of demand (read+write) hits
system.icache.demand_hits::total              6438286                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6438286                       # number of overall hits
system.icache.overall_hits::total             6438286                       # number of overall hits
system.icache.demand_misses::.cpu.inst          43267                       # number of demand (read+write) misses
system.icache.demand_misses::total              43267                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         43267                       # number of overall misses
system.icache.overall_misses::total             43267                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   3306414000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   3306414000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   3306414000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   3306414000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6481553                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6481553                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6481553                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6481553                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006675                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006675                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006675                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006675                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 76418.841149                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 76418.841149                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 76418.841149                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 76418.841149                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        43267                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         43267                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        43267                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        43267                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   3219880000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   3219880000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   3219880000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   3219880000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006675                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006675                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006675                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006675                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 74418.841149                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 74418.841149                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 74418.841149                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 74418.841149                       # average overall mshr miss latency
system.icache.replacements                      42755                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6438286                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6438286                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         43267                       # number of ReadReq misses
system.icache.ReadReq_misses::total             43267                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   3306414000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   3306414000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6481553                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6481553                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006675                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006675                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 76418.841149                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 76418.841149                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        43267                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        43267                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   3219880000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   3219880000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006675                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006675                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74418.841149                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 74418.841149                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               492.373899                       # Cycle average of tags in use
system.icache.tags.total_refs                 6481553                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 43267                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                149.803615                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   492.373899                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.961668                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.961668                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6524820                       # Number of tag accesses
system.icache.tags.data_accesses              6524820                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          152064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          272512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              424576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       152064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         152064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2376                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 6634                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6450959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11560683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               18011642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6450959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6450959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            2715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  2715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            2715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6450959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11560683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              18014357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2376.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4258.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                19322                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         6634                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           1                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                533                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                347                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                594                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                713                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                508                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                373                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               399                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               463                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               301                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.08                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      76236000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    33170000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                200623500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      11491.71                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30241.71                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3459                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  52.14                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   6634                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     6625                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3175                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     133.724724                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    110.166891                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     95.630267                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         1507     47.46%     47.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          811     25.54%     73.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          419     13.20%     86.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          209      6.58%     92.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           85      2.68%     95.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           73      2.30%     97.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           44      1.39%     99.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575           11      0.35%     99.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639            8      0.25%     99.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703            7      0.22%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767            1      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3175                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  424576                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   424576                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                    64                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         18.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      18.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.14                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.14                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    23564241000                       # Total gap between requests
system.mem_ctrl.avgGap                     3551505.80                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       152064                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       272512                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 6450959.046905417927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 11560683.342476123944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2376                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4258                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     70136750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    130486750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29518.83                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30645.08                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     52.13                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               8675100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               4610925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             18542580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1860515280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2687995740                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6788191680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         11368531305                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         482.283314                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  17621659000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    787020000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   5163630000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              13994400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7438200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             28824180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1860515280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3650321040                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        5977812480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         11538905580                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         489.511044                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  15505019000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    787020000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7280270000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           35827                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           19282                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               55109                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          35827                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          19282                       # number of overall hits
system.l2cache.overall_hits::total              55109                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          7440                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4823                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12263                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         7440                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4823                       # number of overall misses
system.l2cache.overall_misses::total            12263                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2337483000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3160381000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5497864000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2337483000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3160381000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5497864000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        43267                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        24105                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           67372                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        43267                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        24105                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          67372                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.171956                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.200083                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.182019                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.171956                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.200083                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.182019                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 314177.822581                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 655272.859216                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 448329.446302                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 314177.822581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 655272.859216                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 448329.446302                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1171                       # number of writebacks
system.l2cache.writebacks::total                 1171                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         7440                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4823                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12263                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         7440                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4823                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        12263                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2188683000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3063921000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5252604000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2188683000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3063921000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5252604000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.171956                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.200083                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.182019                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.171956                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.200083                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.182019                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 294177.822581                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 635272.859216                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 428329.446302                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 294177.822581                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 635272.859216                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 428329.446302                       # average overall mshr miss latency
system.l2cache.replacements                      9374                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        20117                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        20117                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        20117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        20117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         5206                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         5206                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           16                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              16                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.111111                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.111111                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data       144000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       144000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         3285                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3285                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3603                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3603                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2594716000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2594716000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         6888                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         6888                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.523084                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.523084                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 720154.315848                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 720154.315848                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3603                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3603                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   2522656000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   2522656000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.523084                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.523084                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 700154.315848                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 700154.315848                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        35827                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        15997                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51824                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         7440                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1220                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         8660                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2337483000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    565665000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   2903148000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        43267                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        17217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        60484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.171956                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070860                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.143178                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 314177.822581                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 463659.836066                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 335236.489607                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         7440                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1220                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         8660                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2188683000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    541265000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2729948000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.171956                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070860                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.143178                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 294177.822581                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 443659.836066                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 315236.489607                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2880.561772                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 128529                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13072                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.832390                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    75.177107                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   974.119932                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1831.264733                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.018354                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.237822                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447086                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.703262                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3698                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1325                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2159                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.902832                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               146809                       # Number of tag accesses
system.l2cache.tags.data_accesses              146809                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             4213                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              424                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 4637                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            4213                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             424                       # number of overall hits
system.l3Dram.overall_hits::total                4637                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           3227                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           4399                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total               7626                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          3227                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          4399                       # number of overall misses
system.l3Dram.overall_misses::total              7626                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   1817580000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   2941014000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   4758594000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   1817580000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   2941014000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   4758594000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         7440                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data         4823                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            12263                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         7440                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data         4823                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           12263                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.433737                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.912088                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.621871                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.433737                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.912088                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.621871                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 563241.400682                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 668564.219141                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 623996.066090                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 563241.400682                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 668564.219141                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 623996.066090                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks              75                       # number of writebacks
system.l3Dram.writebacks::total                    75                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         3227                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         4399                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total          7626                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         3227                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         4399                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total         7626                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   1653003000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   2716665000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   4369668000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   1653003000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   2716665000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   4369668000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.433737                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.912088                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.621871                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.433737                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.912088                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.621871                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 512241.400682                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 617564.219141                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 572996.066090                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 512241.400682                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 617564.219141                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 572996.066090                       # average overall mshr miss latency
system.l3Dram.replacements                       2681                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         1171                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         1171                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         1171                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         1171                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         1716                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         1716                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total                2                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            16                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                16                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         3587                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            3587                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   2446177000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   2446177000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         3603                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          3603                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.995559                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.995559                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 681956.230834                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 681956.230834                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         3587                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         3587                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   2263240000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   2263240000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.995559                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.995559                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 630956.230834                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 630956.230834                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         4213                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          408                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          4621                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         3227                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          812                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         4039                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   1817580000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    494837000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   2312417000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         7440                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         1220                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         8660                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.433737                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.665574                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.466397                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 563241.400682                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 609405.172414                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 572522.158950                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         3227                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          812                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         4039                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   1653003000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    453425000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   2106428000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.433737                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.665574                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.466397                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 512241.400682                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 558405.172414                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 521522.158950                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3616.662089                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   19022                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                  7927                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.399647                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   124.246520                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1297.362806                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2195.052763                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.015167                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.158369                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.267951                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.441487                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         5246                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1547                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         3528                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.640381                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 28665                       # Number of tag accesses
system.l3Dram.tags.data_accesses                28665                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1850372                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1850372                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1850447                       # number of overall hits
system.dcache.overall_hits::total             1850447                       # number of overall hits
system.dcache.demand_misses::.cpu.data          24123                       # number of demand (read+write) misses
system.dcache.demand_misses::total              24123                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         24123                       # number of overall misses
system.dcache.overall_misses::total             24123                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   3698363000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   3698363000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   3698363000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   3698363000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1874495                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1874495                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1874570                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1874570                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.012869                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.012869                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.012869                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.012869                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 153312.730589                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 153312.730589                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 153312.730589                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 153312.730589                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           20117                       # number of writebacks
system.dcache.writebacks::total                 20117                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        24123                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         24123                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        24123                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        24123                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   3650117000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   3650117000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   3650117000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   3650117000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.012869                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.012869                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.012869                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.012869                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 151312.730589                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 151312.730589                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 151312.730589                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 151312.730589                       # average overall mshr miss latency
system.dcache.replacements                      23593                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1186240                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1186240                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         17217                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             17217                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    997082000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    997082000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1203457                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1203457                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014306                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014306                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 57912.644479                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 57912.644479                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        17217                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        17217                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    962648000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    962648000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014306                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014306                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55912.644479                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 55912.644479                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         664132                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             664132                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         6906                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             6906                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   2701281000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   2701281000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       671038                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         671038                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.010292                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.010292                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 391149.869679                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 391149.869679                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         6906                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         6906                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   2687469000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   2687469000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010292                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.010292                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 389149.869679                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 389149.869679                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               486.624263                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1874570                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 24105                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 77.766853                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   486.624263                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.950438                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.950438                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1898675                       # Number of tag accesses
system.dcache.tags.data_accesses              1898675                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          851                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          141                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total            992                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          851                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          141                       # number of overall hits
system.DynamicCache.overall_hits::total           992                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         2376                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         4258                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total         6634                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         2376                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         4258                       # number of overall misses
system.DynamicCache.overall_misses::total         6634                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   1377796000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   2473986000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   3851782000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   1377796000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   2473986000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   3851782000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         3227                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         4399                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total         7626                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         3227                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         4399                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total         7626                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.736288                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.967947                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.869919                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.736288                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.967947                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.869919                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579880.471380                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 581020.666980                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 580612.300271                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579880.471380                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 581020.666980                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 580612.300271                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks            1                       # number of writebacks
system.DynamicCache.writebacks::total               1                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         2376                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         4258                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total         6634                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         2376                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         4258                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total         6634                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1068916000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   1920446000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   2989362000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1068916000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   1920446000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   2989362000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.736288                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.967947                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.869919                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.736288                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.967947                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.869919                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449880.471380                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 451020.666980                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 450612.300271                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449880.471380                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 451020.666980                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 450612.300271                       # average overall mshr miss latency
system.DynamicCache.replacements                  251                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks           75                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total           75                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks           75                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total           75                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          142                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          142                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data         3587                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         3587                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   2080303000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   2080303000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         3587                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         3587                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 579956.230834                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 579956.230834                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         3587                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         3587                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   1613993000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   1613993000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 449956.230834                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 449956.230834                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          851                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          141                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total          992                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         2376                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          671                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         3047                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   1377796000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    393683000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   1771479000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         3227                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          812                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         4039                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.736288                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.826355                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.754395                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579880.471380                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 586710.879285                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581384.640630                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         2376                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          671                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         3047                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1068916000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    306453000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   1375369000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.736288                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.826355                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.754395                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449880.471380                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 456710.879285                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451384.640630                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        4315.104063                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs              9582                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs            6639                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.443290                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks     1.785652                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1816.856427                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2496.461984                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.000218                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.221784                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.304744                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.526746                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         6388                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1484                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         4744                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.779785                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           16363                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          16363                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               60484                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         21364                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             57290                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                18                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp               18                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               6888                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              6888                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          60484                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        71839                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       129289                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  201128                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      2830208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2769088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5599296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             12306                       # Total snoops (count)
system.l2bar.snoopTraffic                       79808                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples              79696                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.096667                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.295506                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    71992     90.33%     90.33% # Request fanout histogram
system.l2bar.snoop_fanout::1                     7704      9.67%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total                79696                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            173972000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           129801000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            72333000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23572309000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  23572309000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
