INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 14:45:12 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 fork13/generateBlocks[4].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller2/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.111ns (35.215%)  route 2.044ns (64.785%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 5.153 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1410, unset)         1.454     1.454    fork13/generateBlocks[4].regblock/clk
    SLICE_X16Y87         FDPE                                         r  fork13/generateBlocks[4].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDPE (Prop_fdpe_C_Q)         0.259     1.713 r  fork13/generateBlocks[4].regblock/reg_value_reg/Q
                         net (fo=5, routed)           0.553     2.266    tehb17/reg_value_9
    SLICE_X15Y90         LUT5 (Prop_lut5_I1_O)        0.043     2.309 r  tehb17/data_reg[0]_i_2__5/O
                         net (fo=3, routed)           0.245     2.554    control_merge4/fork_C1/generateBlocks[0].regblock/full_reg_reg_1
    SLICE_X15Y90         LUT6 (Prop_lut6_I1_O)        0.043     2.597 f  control_merge4/fork_C1/generateBlocks[0].regblock/full_reg_i_2__12/O
                         net (fo=13, routed)          0.363     2.960    fork8/generateBlocks[1].regblock/counter1_reg[3]_0
    SLICE_X15Y93         LUT3 (Prop_lut3_I2_O)        0.043     3.003 r  fork8/generateBlocks[1].regblock/end_valid_INST_0_i_12/O
                         net (fo=11, routed)          0.331     3.334    fork8/generateBlocks[1].regblock/reg_value_reg_0
    SLICE_X17Y97         LUT5 (Prop_lut5_I0_O)        0.043     3.377 r  fork8/generateBlocks[1].regblock/counter[3]_i_2/O
                         net (fo=1, routed)           0.190     3.567    mem_controller2/DI[0]
    SLICE_X16Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.820 r  mem_controller2/counter_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    mem_controller2/counter_reg[3]_i_1__1_n_0
    SLICE_X16Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.874 r  mem_controller2/counter_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.874    mem_controller2/counter_reg[7]_i_1__1_n_0
    SLICE_X16Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.928 r  mem_controller2/counter_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.928    mem_controller2/counter_reg[11]_i_1__1_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.982 r  mem_controller2/counter_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.982    mem_controller2/counter_reg[15]_i_1__1_n_0
    SLICE_X16Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.036 r  mem_controller2/counter_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.036    mem_controller2/counter_reg[19]_i_1__1_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.090 r  mem_controller2/counter_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.090    mem_controller2/counter_reg[23]_i_1__1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     4.247 r  mem_controller2/counter_reg[27]_i_1__1/O[3]
                         net (fo=2, routed)           0.362     4.609    mem_controller2/counter[27]
    SLICE_X17Y104        FDCE                                         r  mem_controller2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1410, unset)         1.153     5.153    mem_controller2/clk
    SLICE_X17Y104        FDCE                                         r  mem_controller2/counter_reg[27]/C
                         clock pessimism              0.013     5.166    
                         clock uncertainty           -0.035     5.131    
    SLICE_X17Y104        FDCE (Setup_fdce_C_D)       -0.086     5.045    mem_controller2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          5.045    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.436    




