└Root            | InterconnectModuleState | [5:0] | 6 | [5:0]
 ├rightAddrValid | Boolean                 | [5]   | 1 | [5:0][5]
 ├rightAddr      | RTLBitArray             | [4:2] | 3 | [5:0][4:2]
 ├leftAddrValid  | Boolean                 | [1]   | 1 | [5:0][1]
 └leftAddr       | RTLBitArray             | [0]   | 1 | [5:0][0:0]