/*
$buffer 14

$trigger (versat.xversat.addr == 5)
$trigger versat.xversat.done
$trigger versat.xversat.run

ext_mem0.dcache.cache_control.read_hit_cnt    32
ext_mem0.dcache.cache_control.read_miss_cnt   32
ext_mem0.dcache.cache_control.write_hit_cnt   32
ext_mem0.dcache.cache_control.write_miss_cnt  32
ext_mem0.dcache.back_end.mem_valid  1
ext_mem0.dcache.back_end.mem_ready  1
ext_mem0.icache.cache_control.read_hit_cnt    32
ext_mem0.icache.cache_control.read_miss_cnt   32
ext_mem0.icache.cache_control.write_hit_cnt   32
ext_mem0.icache.cache_control.write_miss_cnt  32
ext_mem0.icache.back_end.mem_valid  1
ext_mem0.icache.back_end.mem_ready  1
ext_mem0.l2cache.back_end.m_axi_awready 1
ext_mem0.l2cache.back_end.m_axi_awvalid 1
ext_mem0.l2cache.back_end.m_axi_wready 1
ext_mem0.l2cache.back_end.m_axi_wvalid 1
ext_mem0.l2cache.back_end.m_axi_arready 1
ext_mem0.l2cache.back_end.m_axi_arvalid 1
ext_mem0.l2cache.back_end.m_axi_rready 1
ext_mem0.l2cache.back_end.m_axi_rvalid 1
ext_mem0.l2cache.back_end.m_axi_arlen 8
ext_mem0.l2cache.back_end.m_axi_awlen 8
cpu.picorv32_core.reg_pc 32
cpu.picorv32_core.cached_insn_opcode 32
cpu.picorv32_core.mem_do_rinst 1
cpu.picorv32_core.mem_do_rdata 1
cpu.picorv32_core.mem_valid 1
cpu.picorv32_core.mem_ready 1
versat.m_axi_arlen 8
versat.m_axi_awlen 8
versat.m_axi_awready 1
versat.m_axi_awvalid 1
versat.m_axi_wready 1
versat.m_axi_wvalid 1
versat.m_axi_arready 1
versat.m_axi_arvalid 1
versat.m_axi_rready 1
versat.m_axi_rvalid 1
*/

