/*******************************************************************************
 * Copyright IBM Corp. and others 2000
 *
 * This program and the accompanying materials are made available under
 * the terms of the Eclipse Public License 2.0 which accompanies this
 * distribution and is available at https://www.eclipse.org/legal/epl-2.0/
 * or the Apache License, Version 2.0 which accompanies this distribution
 * and is available at https://www.apache.org/licenses/LICENSE-2.0.
 *
 * This Source Code may also be made available under the following Secondary
 * Licenses when the conditions for such availability set forth in the
 * Eclipse Public License, v. 2.0 are satisfied: GNU General Public License,
 * version 2 with the GNU Classpath Exception [1] and GNU General Public
 * License, version 2 with the OpenJDK Assembly Exception [2].
 *
 * [1] https://www.gnu.org/software/classpath/license.html
 * [2] https://openjdk.org/legal/assembly-exception.html
 *
 * SPDX-License-Identifier: EPL-2.0 OR Apache-2.0 OR GPL-2.0-only WITH Classpath-exception-2.0 OR GPL-2.0-only WITH OpenJDK-assembly-exception-1.0
 *******************************************************************************/

#include <stdlib.h>
#include <string.h>
#include "env/CPU.hpp"
#include "env/CompilerEnv.hpp"
#include "env/ProcessorInfo.hpp"
#include "infra/Flags.hpp"
#include "x/runtime/X86Runtime.hpp"
#include "codegen/CodeGenerator.hpp"

TR::CPU
OMR::X86::CPU::detect(OMRPortLibrary * const omrPortLib)
   {
   if (omrPortLib == NULL)
      return TR::CPU();

   OMRPORT_ACCESS_FROM_OMRPORT(omrPortLib);
   OMRProcessorDesc processorDescription;
   omrsysinfo_get_processor_description(&processorDescription);

   bool disableAVX = true;
   bool disableAVX512 = true;

   // Check XCRO register for OS support of xmm/ymm/zmm
   if (TRUE == omrsysinfo_processor_has_feature(&processorDescription, OMR_FEATURE_X86_OSXSAVE))
      {
      // '6' = mask for XCR0[2:1]='11b' (XMM state and YMM state are enabled)
      disableAVX = ((6 & _xgetbv(0)) != 6);
      // 'e6' = (mask for XCR0[7:5]='111b' (Opmask, ZMM_Hi256, Hi16_ZMM) + XCR0[2:1]='11b' (XMM/YMM))
      disableAVX512 = ((0xe6 & _xgetbv(0)) != 0xe6);
      }

   if (disableAVX)
      {
      // Unset AVX/AVX2 if not enabled via CR0 or otherwise disabled
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX2, FALSE);
      }

   if (disableAVX512)
      {
      // Unset AVX-512 if not enabled via CR0 or otherwise disabled
      // If other AVX-512 extensions are supported in the port library, they need to be disabled here
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512F, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512VL, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512BW, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512CD, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512DQ, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512_BITALG, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512_VBMI, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512_VBMI2, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512_VNNI, FALSE);
      omrsysinfo_processor_set_feature(&processorDescription, OMR_FEATURE_X86_AVX512_VPOPCNTDQ, FALSE);
      }

   return TR::CPU::customize(processorDescription);
   }

TR::CPU
OMR::X86::CPU::customize(OMRProcessorDesc processorDescription)
   {
   // Only enable the features that compiler currently uses
   const uint32_t enabledFeatures [] = {OMR_FEATURE_X86_FPU, OMR_FEATURE_X86_CX8, OMR_FEATURE_X86_CMOV,
                                        OMR_FEATURE_X86_MMX, OMR_FEATURE_X86_SSE, OMR_FEATURE_X86_SSE2,
                                        OMR_FEATURE_X86_SSSE3, OMR_FEATURE_X86_SSE4_1, OMR_FEATURE_X86_SSE4_2,
                                        OMR_FEATURE_X86_POPCNT, OMR_FEATURE_X86_AESNI, OMR_FEATURE_X86_OSXSAVE,
                                        OMR_FEATURE_X86_AVX, OMR_FEATURE_X86_AVX2, OMR_FEATURE_X86_FMA, OMR_FEATURE_X86_HLE,
                                        OMR_FEATURE_X86_RTM, OMR_FEATURE_X86_AVX512F, OMR_FEATURE_X86_AVX512VL,
                                        OMR_FEATURE_X86_AVX512BW, OMR_FEATURE_X86_AVX512DQ, OMR_FEATURE_X86_AVX512CD,
                                        OMR_FEATURE_X86_AVX512_VBMI2, OMR_FEATURE_X86_AVX512_VPOPCNTDQ,
                                        OMR_FEATURE_X86_AVX512_BITALG, OMR_FEATURE_X86_CLWB
   };

   OMRProcessorDesc featureMasks;
   memset(featureMasks.features, 0, OMRPORT_SYSINFO_FEATURES_SIZE * sizeof(uint32_t));

   for (size_t i = 0; i < sizeof(enabledFeatures) / sizeof(uint32_t); i++)
      {
      TR_ASSERT_FATAL(enabledFeatures[i] < OMRPORT_SYSINFO_FEATURES_SIZE * sizeof(uint32_t) * 8, "Illegal cpu feature mask");
      featureMasks.features[i / sizeof(uint32_t)] |= enabledFeatures[i] % sizeof(uint32_t);
      }

   for (size_t i = 0; i < OMRPORT_SYSINFO_FEATURES_SIZE; i++)
      {
      processorDescription.features[i] &= featureMasks.features[i];
      }

   return TR::CPU(processorDescription);
   }

void
OMR::X86::CPU::initializeTargetProcessorInfo(bool force)
   {
   OMR::X86::CodeGenerator::initializeX86TargetProcessorInfo(force);
   }

TR_X86CPUIDBuffer *
OMR::X86::CPU::queryX86TargetCPUID()
   {
   static TR_X86CPUIDBuffer *buf = NULL;

   if (!buf)
      {
      buf = reinterpret_cast<TR_X86CPUIDBuffer *>(malloc(sizeof(TR_X86CPUIDBuffer)));
      if (!buf)
         return NULL;
      jitGetCPUID(buf);
      }

   return buf;
   }

const char *
OMR::X86::CPU::getX86ProcessorVendorId()
   {
   static char buf[13];

   // Terminate the vendor ID with NULL before returning.
   //
   strncpy(buf, self()->queryX86TargetCPUID()->_vendorId, 12);
   buf[12] = '\0';

   return buf;
   }

uint32_t
OMR::X86::CPU::getX86ProcessorSignature()
   {
   return self()->queryX86TargetCPUID()->_processorSignature;
   }

uint32_t
OMR::X86::CPU::getX86ProcessorFeatureFlags()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return self()->queryX86TargetCPUID()->_featureFlags;

   return self()->_processorDescription.features[0];
   }

uint32_t
OMR::X86::CPU::getX86ProcessorFeatureFlags2()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return self()->queryX86TargetCPUID()->_featureFlags2;

   return self()->_processorDescription.features[1];
   }

uint32_t
OMR::X86::CPU::getX86ProcessorFeatureFlags8()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return self()->queryX86TargetCPUID()->_featureFlags8;

   return self()->_processorDescription.features[3];
   }

uint32_t
OMR::X86::CPU::getX86ProcessorFeatureFlags10()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return self()->queryX86TargetCPUID()->_featureFlags10;

   return self()->_processorDescription.features[4];
   }

bool
OMR::X86::CPU::getSupportsHardwareSQRT()
   {
   return true;
   }

bool
OMR::X86::CPU::hasPopulationCountInstruction()
   {
   if ((self()->getX86ProcessorFeatureFlags2() & TR_POPCNT) != 0x00000000)
      return true;
   else
     return false;
   }

bool
OMR::X86::CPU::supportsTransactionalMemoryInstructions()
   {
   return self()->supportsFeature(OMR_FEATURE_X86_RTM);
   }

bool
OMR::X86::CPU::isGenuineIntel()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return TR::CodeGenerator::getX86ProcessorInfo().isGenuineIntel();

   return self()->isAtLeast(OMR_PROCESSOR_X86_INTEL_FIRST) && self()->isAtMost(OMR_PROCESSOR_X86_INTEL_LAST);
   }

bool
OMR::X86::CPU::isAuthenticAMD()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return TR::CodeGenerator::getX86ProcessorInfo().isAuthenticAMD();

   return self()->isAtLeast(OMR_PROCESSOR_X86_AMD_FIRST) && self()->isAtMost(OMR_PROCESSOR_X86_AMD_LAST);
   }

bool
OMR::X86::CPU::requiresLFence()
   {
   return false;  /* Dummy for now, we may need TR::InstOpCode::LFENCE in future processors*/
   }

bool
OMR::X86::CPU::supportsMFence()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return TR::CodeGenerator::getX86ProcessorInfo().supportsMFence();

   return self()->supportsFeature(OMR_FEATURE_X86_SSE2);
   }

bool
OMR::X86::CPU::supportsLFence()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return TR::CodeGenerator::getX86ProcessorInfo().supportsLFence();

   return self()->supportsFeature(OMR_FEATURE_X86_SSE2);
   }

bool
OMR::X86::CPU::supportsSFence()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return TR::CodeGenerator::getX86ProcessorInfo().supportsSFence();

   return self()->supportsFeature(OMR_FEATURE_X86_SSE2) || self()->supportsFeature(OMR_FEATURE_X86_MMX);
   }

bool
OMR::X86::CPU::prefersMultiByteNOP()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return TR::CodeGenerator::getX86ProcessorInfo().prefersMultiByteNOP();

   return self()->isGenuineIntel() && !self()->is(OMR_PROCESSOR_X86_INTEL_PENTIUM);
   }

bool
OMR::X86::CPU::supportsAVX()
   {
   if (TR::Compiler->omrPortLib == NULL)
      return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX();

   return self()->supportsFeature(OMR_FEATURE_X86_AVX) && self()->supportsFeature(OMR_FEATURE_X86_OSXSAVE);
   }

bool
OMR::X86::CPU::is(OMRProcessorArchitecture p)
   {
   if (TR::Compiler->omrPortLib == NULL)
      return self()->is_old_api(p);

   static bool disableOldVersionCPUDetectionTest = feGetEnv("TR_DisableOldVersionCPUDetectionTest") != NULL;
   if (!disableOldVersionCPUDetectionTest)
      TR_ASSERT_FATAL(self()->is_test(p), "old api and new api did not match, processor %d", p);

   return _processorDescription.processor == p;
   }

bool
OMR::X86::CPU::isFeatureDisabledByOption(uint32_t feature)
   {
   TR_CompilationOptions option = (TR_CompilationOptions) 0;

   switch (feature)
      {
      case OMR_FEATURE_X86_SSE3:
         option = TR_DisableSSE3;
         break;
      case OMR_FEATURE_X86_SSE4_1:
         option = TR_DisableSSE4_1;
         break;
      case OMR_FEATURE_X86_SSE4_2:
         option = TR_DisableSSE4_2;
         break;
      case OMR_FEATURE_X86_AVX:
         option = TR_DisableAVX;
         break;
      case OMR_FEATURE_X86_AVX2:
         option = TR_DisableAVX2;
         break;
      case OMR_FEATURE_X86_AVX512F:
      case OMR_FEATURE_X86_AVX512VL:
      case OMR_FEATURE_X86_AVX512BW:
      case OMR_FEATURE_X86_AVX512CD:
      case OMR_FEATURE_X86_AVX512DQ:
      case OMR_FEATURE_X86_AVX512ER:
      case OMR_FEATURE_X86_AVX512PF:
      case OMR_FEATURE_X86_AVX512_BITALG:
      case OMR_FEATURE_X86_AVX512_IFMA:
      case OMR_FEATURE_X86_AVX512_VBMI:
      case OMR_FEATURE_X86_AVX512_VBMI2:
      case OMR_FEATURE_X86_AVX512_VNNI:
      case OMR_FEATURE_X86_AVX512_VPOPCNTDQ:
         option = TR_DisableAVX512;
         break;
      default:
         return false;
      }

   if (!_comp)
      {
      // Lazy initialize thread local compilation object
      _comp = TR::comp();
      }

   return _comp && _comp->getOption(option);
   }

bool
OMR::X86::CPU::supportsFeature(uint32_t feature)
   {
   if (isFeatureDisabledByOption(feature))
      return false;

   if (TR::Compiler->omrPortLib == NULL)
      return self()->supports_feature_old_api(feature);

   static bool disableOldVersionCPUDetectionTest = feGetEnv("TR_DisableOldVersionCPUDetectionTest") != NULL;
   if (!disableOldVersionCPUDetectionTest)
      TR_ASSERT_FATAL(self()->supports_feature_test(feature), "old api and new api did not match, feature %d", feature);

   OMRPORT_ACCESS_FROM_OMRPORT(TR::Compiler->omrPortLib);
   return TRUE == omrsysinfo_processor_has_feature(&_processorDescription, feature);
   }

bool
OMR::X86::CPU::is_test(OMRProcessorArchitecture p)
   {
   switch(p)
      {
      case OMR_PROCESSOR_X86_INTEL_WESTMERE:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelWestmere() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_NEHALEM:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelNehalem() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_PENTIUM:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelPentium() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_P6:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelP6() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_PENTIUM4:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelPentium4() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_CORE2:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelCore2() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_TULSA:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelTulsa() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_SANDYBRIDGE:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelSandyBridge() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_IVYBRIDGE:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelIvyBridge() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_HASWELL:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelHaswell() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_BROADWELL:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelBroadwell() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_SKYLAKE:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelSkylake() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_CASCADELAKE:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelCascadeLake() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_COOPERLAKE:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelCooperLake() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_ICELAKE:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelIceLake() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_SAPPHIRERAPIDS:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelSapphireRapids() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_INTEL_EMERALDRAPIDS:
         return TR::CodeGenerator::getX86ProcessorInfo().isIntelEmeraldRapids() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_AMD_ATHLONDURON:
         return TR::CodeGenerator::getX86ProcessorInfo().isAMDAthlonDuron() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_AMD_OPTERON:
         return TR::CodeGenerator::getX86ProcessorInfo().isAMDOpteron() == (_processorDescription.processor == p);
      case OMR_PROCESSOR_X86_AMD_FAMILY15H:
         return TR::CodeGenerator::getX86ProcessorInfo().isAMD15h() == (_processorDescription.processor == p);
      default:
         return false;
      }
   return false;
   }

bool
OMR::X86::CPU::supports_feature_test(uint32_t feature)
   {
   OMRPORT_ACCESS_FROM_OMRPORT(TR::Compiler->omrPortLib);
   bool ans = (TRUE == omrsysinfo_processor_has_feature(&_processorDescription, feature));

   switch(feature)
      {
      case OMR_FEATURE_X86_OSXSAVE:
         return TR::CodeGenerator::getX86ProcessorInfo().enabledXSAVE() == ans;
      case OMR_FEATURE_X86_FPU:
         return TR::CodeGenerator::getX86ProcessorInfo().hasBuiltInFPU() == ans;
      case OMR_FEATURE_X86_VME:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsVirtualModeExtension() == ans;
      case OMR_FEATURE_X86_DE:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsDebuggingExtension() == ans;
      case OMR_FEATURE_X86_PSE:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsPageSizeExtension() == ans;
      case OMR_FEATURE_X86_TSC:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsRDTSCInstruction() == ans;
      case OMR_FEATURE_X86_MSR:
         return TR::CodeGenerator::getX86ProcessorInfo().hasModelSpecificRegisters() == ans;
      case OMR_FEATURE_X86_PAE:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsPhysicalAddressExtension() == ans;
      case OMR_FEATURE_X86_MCE:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsMachineCheckException() == ans;
      case OMR_FEATURE_X86_CX8:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsCMPXCHG8BInstruction() == ans;
      case OMR_FEATURE_X86_CMPXCHG16B:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsCMPXCHG16BInstruction() == ans;
      case OMR_FEATURE_X86_APIC:
         return TR::CodeGenerator::getX86ProcessorInfo().hasAPICHardware() == ans;
      case OMR_FEATURE_X86_MTRR:
         return TR::CodeGenerator::getX86ProcessorInfo().hasMemoryTypeRangeRegisters() == ans;
      case OMR_FEATURE_X86_PGE:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsPageGlobalFlag() == ans;
      case OMR_FEATURE_X86_MCA:
         return TR::CodeGenerator::getX86ProcessorInfo().hasMachineCheckArchitecture() == ans;
      case OMR_FEATURE_X86_CMOV:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsCMOVInstructions() == ans;
      case OMR_FEATURE_X86_PAT:
         return TR::CodeGenerator::getX86ProcessorInfo().hasPageAttributeTable() == ans;
      case OMR_FEATURE_X86_PSE_36:
         return TR::CodeGenerator::getX86ProcessorInfo().has36BitPageSizeExtension() == ans;
      case OMR_FEATURE_X86_PSN:
         return TR::CodeGenerator::getX86ProcessorInfo().hasProcessorSerialNumber() == ans;
      case OMR_FEATURE_X86_CLFSH:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsCLFLUSHInstruction() == ans;
      case OMR_FEATURE_X86_CLWB:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsCLWBInstruction() == ans;
      case OMR_FEATURE_X86_DS:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsDebugTraceStore() == ans;
      case OMR_FEATURE_X86_ACPI:
         return TR::CodeGenerator::getX86ProcessorInfo().hasACPIRegisters() == ans;
      case OMR_FEATURE_X86_MMX:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsMMXInstructions() == ans;
      case OMR_FEATURE_X86_FXSR:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsFastFPSavesRestores() == ans;
      case OMR_FEATURE_X86_SSE:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsSSE() == ans;
      case OMR_FEATURE_X86_SSE2:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsSSE2() == ans;
      case OMR_FEATURE_X86_SSE3:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsSSE3() == ans;
      case OMR_FEATURE_X86_SSSE3:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsSSSE3() == ans;
      case OMR_FEATURE_X86_SSE4_1:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsSSE4_1() == ans;
      case OMR_FEATURE_X86_SSE4_2:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsSSE4_2() == ans;
      case OMR_FEATURE_X86_PCLMULQDQ:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsCLMUL() == ans;
      case OMR_FEATURE_X86_AESNI:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAESNI() == ans;
      case OMR_FEATURE_X86_POPCNT:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsPOPCNT() == ans;
      case OMR_FEATURE_X86_SS:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsSelfSnoop() == ans;
      case OMR_FEATURE_X86_RTM:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsTM() == ans;
      case OMR_FEATURE_X86_HTT:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsHyperThreading() == ans;
      case OMR_FEATURE_X86_HLE:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsHLE() == ans;
      case OMR_FEATURE_X86_TM:
         return TR::CodeGenerator::getX86ProcessorInfo().hasThermalMonitor() == ans;
      case OMR_FEATURE_X86_AVX:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX() == ans;
      case OMR_FEATURE_X86_AVX2:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX2();
      case OMR_FEATURE_X86_AVX512F:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512F();
      case OMR_FEATURE_X86_AVX512VL:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512VL();
      case OMR_FEATURE_X86_AVX512BW:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512BW();
      case OMR_FEATURE_X86_AVX512DQ:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512DQ();
      case OMR_FEATURE_X86_AVX512CD:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512CD();
      case OMR_FEATURE_X86_AVX512_VBMI2:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512VBMI2();
      case OMR_FEATURE_X86_AVX512_BITALG:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512BITALG();
      case OMR_FEATURE_X86_AVX512_VPOPCNTDQ:
         return TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512VPOPCNTDQ();
      default:
         return false;
      }
   return false;
   }

bool
OMR::X86::CPU::is_old_api(OMRProcessorArchitecture p)
   {
   bool ans = false;
   switch(p)
      {
      case OMR_PROCESSOR_X86_INTEL_WESTMERE:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelWestmere();
         break;
      case OMR_PROCESSOR_X86_INTEL_NEHALEM:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelNehalem();
         break;
      case OMR_PROCESSOR_X86_INTEL_PENTIUM:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelPentium();
         break;
      case OMR_PROCESSOR_X86_INTEL_P6:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelP6();
         break;
      case OMR_PROCESSOR_X86_INTEL_PENTIUM4:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelPentium4();
         break;
      case OMR_PROCESSOR_X86_INTEL_CORE2:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelCore2();
         break;
      case OMR_PROCESSOR_X86_INTEL_TULSA:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelTulsa();
         break;
      case OMR_PROCESSOR_X86_INTEL_SANDYBRIDGE:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelSandyBridge();
         break;
      case OMR_PROCESSOR_X86_INTEL_IVYBRIDGE:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelIvyBridge();
         break;
      case OMR_PROCESSOR_X86_INTEL_HASWELL:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelHaswell();
         break;
      case OMR_PROCESSOR_X86_INTEL_BROADWELL:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelBroadwell();
         break;
      case OMR_PROCESSOR_X86_INTEL_SKYLAKE:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelSkylake();
         break;
      case OMR_PROCESSOR_X86_INTEL_CASCADELAKE:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelCascadeLake();
         break;
      case OMR_PROCESSOR_X86_INTEL_COOPERLAKE:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelCooperLake();
         break;
      case OMR_PROCESSOR_X86_INTEL_ICELAKE:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelIceLake();
         break;
      case OMR_PROCESSOR_X86_INTEL_SAPPHIRERAPIDS:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelSapphireRapids();
         break;
      case OMR_PROCESSOR_X86_INTEL_EMERALDRAPIDS:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isIntelEmeraldRapids();
         break;
      case OMR_PROCESSOR_X86_AMD_ATHLONDURON:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isAMDAthlonDuron();
         break;
      case OMR_PROCESSOR_X86_AMD_OPTERON:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isAMDOpteron();
         break;
      case OMR_PROCESSOR_X86_AMD_FAMILY15H:
         ans = TR::CodeGenerator::getX86ProcessorInfo().isAMD15h();
         break;
      default:
         TR_ASSERT_FATAL(false, "Unknown processor %d", p);
         break;
      }
   return ans;
   }

bool
OMR::X86::CPU::supports_feature_old_api(uint32_t feature)
   {
   bool supported = false;
   switch(feature)
      {
      case OMR_FEATURE_X86_OSXSAVE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().enabledXSAVE();
         break;
      case OMR_FEATURE_X86_FPU:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasBuiltInFPU();
         break;
      case OMR_FEATURE_X86_VME:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsVirtualModeExtension();
         break;
      case OMR_FEATURE_X86_DE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsDebuggingExtension();
         break;
      case OMR_FEATURE_X86_PSE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsPageSizeExtension();
         break;
      case OMR_FEATURE_X86_TSC:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsRDTSCInstruction();
         break;
      case OMR_FEATURE_X86_MSR:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasModelSpecificRegisters();
         break;
      case OMR_FEATURE_X86_PAE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsPhysicalAddressExtension();
         break;
      case OMR_FEATURE_X86_MCE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsMachineCheckException();
         break;
      case OMR_FEATURE_X86_CX8:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsCMPXCHG8BInstruction();
         break;
      case OMR_FEATURE_X86_CMPXCHG16B:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsCMPXCHG16BInstruction();
         break;
      case OMR_FEATURE_X86_APIC:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasAPICHardware();
         break;
      case OMR_FEATURE_X86_MTRR:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasMemoryTypeRangeRegisters();
         break;
      case OMR_FEATURE_X86_PGE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsPageGlobalFlag();
         break;
      case OMR_FEATURE_X86_MCA:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasMachineCheckArchitecture();
         break;
      case OMR_FEATURE_X86_CMOV:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsCMOVInstructions();
         break;
      case OMR_FEATURE_X86_PAT:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasPageAttributeTable();
         break;
      case OMR_FEATURE_X86_PSE_36:
         supported = TR::CodeGenerator::getX86ProcessorInfo().has36BitPageSizeExtension();
         break;
      case OMR_FEATURE_X86_PSN:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasProcessorSerialNumber();
         break;
      case OMR_FEATURE_X86_CLFSH:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsCLFLUSHInstruction();
         break;
      case OMR_FEATURE_X86_DS:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsDebugTraceStore();
         break;
      case OMR_FEATURE_X86_ACPI:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasACPIRegisters();
         break;
      case OMR_FEATURE_X86_MMX:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsMMXInstructions();
         break;
      case OMR_FEATURE_X86_FXSR:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsFastFPSavesRestores();
         break;
      case OMR_FEATURE_X86_SSE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsSSE();
         break;
      case OMR_FEATURE_X86_SSE2:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsSSE2();
         break;
      case OMR_FEATURE_X86_SSE3:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsSSE3();
         break;
      case OMR_FEATURE_X86_SSSE3:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsSSSE3();
         break;
      case OMR_FEATURE_X86_SSE4_1:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsSSE4_1();
         break;
      case OMR_FEATURE_X86_SSE4_2:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsSSE4_2();
         break;
      case OMR_FEATURE_X86_PCLMULQDQ:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsCLMUL();
         break;
      case OMR_FEATURE_X86_AESNI:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAESNI();
         break;
      case OMR_FEATURE_X86_POPCNT:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsPOPCNT();
         break;
      case OMR_FEATURE_X86_SS:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsSelfSnoop();
         break;
      case OMR_FEATURE_X86_RTM:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsTM();
         break;
      case OMR_FEATURE_X86_HTT:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsHyperThreading();
         break;
      case OMR_FEATURE_X86_HLE:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsHLE();
         break;
      case OMR_FEATURE_X86_TM:
         supported = TR::CodeGenerator::getX86ProcessorInfo().hasThermalMonitor();
         break;
      case OMR_FEATURE_X86_AVX:
          supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX();
          break;
      case OMR_FEATURE_X86_AVX2:
          supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX2();
          break;
      case OMR_FEATURE_X86_AVX512F:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512F();
         break;
      case OMR_FEATURE_X86_AVX512VL:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512VL();
         break;
      case OMR_FEATURE_X86_AVX512BW:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512BW();
         break;
      case OMR_FEATURE_X86_AVX512DQ:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512DQ();
         break;
      case OMR_FEATURE_X86_AVX512CD:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512CD();
         break;
      case OMR_FEATURE_X86_AVX512_VBMI2:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512VBMI2();
         break;
      case OMR_FEATURE_X86_AVX512_BITALG:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512BITALG();
         break;
      case OMR_FEATURE_X86_AVX512_VPOPCNTDQ:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsAVX512VPOPCNTDQ();
         break;
      case OMR_FEATURE_X86_FMA:
         supported = TR::CodeGenerator::getX86ProcessorInfo().supportsFMA();
         break;
      default:
         TR_ASSERT_FATAL(false, "Unknown feature %d", feature);
         break;
      }
   return supported;
   }

const char*
OMR::X86::CPU::getProcessorName()
   {
   const char* returnString = "";
   switch(_processorDescription.processor)
      {
      case OMR_PROCESSOR_X86_INTEL_PENTIUM:
         returnString = "X86 Intel Pentium";
         break;

      case OMR_PROCESSOR_X86_INTEL_P6:
         returnString = "X86 Intel P6";
         break;

      case OMR_PROCESSOR_X86_INTEL_PENTIUM4:
         returnString = "X86 Intel Netburst Microarchitecture";
         break;

      case OMR_PROCESSOR_X86_INTEL_CORE2:
         returnString = "X86 Intel Core2 Microarchitecture";
         break;

      case OMR_PROCESSOR_X86_INTEL_TULSA:
         returnString = "X86 Intel Tulsa";
         break;

      case OMR_PROCESSOR_X86_INTEL_NEHALEM:
         returnString = "X86 Intel Nehalem";
         break;

      case OMR_PROCESSOR_X86_INTEL_WESTMERE:
         returnString = "X86 Intel Westmere";
         break;

      case OMR_PROCESSOR_X86_INTEL_SANDYBRIDGE:
         returnString = "X86 Intel Sandy Bridge";
         break;

      case OMR_PROCESSOR_X86_INTEL_IVYBRIDGE:
         returnString = "X86 Intel Ivy Bridge";
         break;

      case OMR_PROCESSOR_X86_INTEL_HASWELL:
         returnString = "X86 Intel Haswell";
         break;

      case OMR_PROCESSOR_X86_INTEL_BROADWELL:
         returnString = "X86 Intel Broadwell";
         break;

      case OMR_PROCESSOR_X86_INTEL_SKYLAKE:
         returnString = "X86 Intel Skylake";
         break;

      case OMR_PROCESSOR_X86_INTEL_CASCADELAKE:
         returnString = "X86 Intel Cascade Lake";
         break;

      case OMR_PROCESSOR_X86_INTEL_COOPERLAKE:
         returnString = "X86 Intel Cooper Lake";
         break;

      case OMR_PROCESSOR_X86_INTEL_ICELAKE:
         returnString = "X86 Intel Ice Lake";
         break;

      case OMR_PROCESSOR_X86_INTEL_SAPPHIRERAPIDS:
         returnString = "X86 Intel Sapphire Rapids";
         break;

      case OMR_PROCESSOR_X86_INTEL_EMERALDRAPIDS:
         returnString = "X86 Intel Emerald Rapids";
         break;

      case OMR_PROCESSOR_X86_AMD_K5:
         returnString = "X86 AMDK5";
         break;

      case OMR_PROCESSOR_X86_AMD_K6:
         returnString = "X86 AMDK6";
         break;

      case OMR_PROCESSOR_X86_AMD_ATHLONDURON:
         returnString = "X86 AMD Athlon-Duron";
         break;

      case OMR_PROCESSOR_X86_AMD_OPTERON:
         returnString = "X86 AMD Opteron";
         break;

      case OMR_PROCESSOR_X86_AMD_FAMILY15H:
         returnString = "X86 AMD Family 15h";
         break;

      default:
         returnString = "Unknown X86 Processor";
         break;
      }
   return returnString;
   }
