// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sw_pe_array_leftright_ext (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        oneSeedBuf_address0,
        oneSeedBuf_ce0,
        oneSeedBuf_q0,
        oneMatchBuf_address0,
        oneMatchBuf_ce0,
        oneMatchBuf_we0,
        oneMatchBuf_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 19'b1;
parameter    ap_ST_st2_fsm_1 = 19'b10;
parameter    ap_ST_st3_fsm_2 = 19'b100;
parameter    ap_ST_st4_fsm_3 = 19'b1000;
parameter    ap_ST_st5_fsm_4 = 19'b10000;
parameter    ap_ST_st6_fsm_5 = 19'b100000;
parameter    ap_ST_st7_fsm_6 = 19'b1000000;
parameter    ap_ST_st8_fsm_7 = 19'b10000000;
parameter    ap_ST_st9_fsm_8 = 19'b100000000;
parameter    ap_ST_st10_fsm_9 = 19'b1000000000;
parameter    ap_ST_st11_fsm_10 = 19'b10000000000;
parameter    ap_ST_st12_fsm_11 = 19'b100000000000;
parameter    ap_ST_st13_fsm_12 = 19'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 19'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 19'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 19'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 19'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 19'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 19'b1000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_B = 9'b1011;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] oneSeedBuf_address0;
output   oneSeedBuf_ce0;
input  [31:0] oneSeedBuf_q0;
output  [2:0] oneMatchBuf_address0;
output   oneMatchBuf_ce0;
output   oneMatchBuf_we0;
output  [31:0] oneMatchBuf_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] oneSeedBuf_address0;
reg oneSeedBuf_ce0;
reg[2:0] oneMatchBuf_address0;
reg oneMatchBuf_ce0;
reg oneMatchBuf_we0;
reg[31:0] oneMatchBuf_d0;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm = 19'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_37;
wire   [7:0] o_del_fu_515_p1;
reg   [7:0] o_del_reg_1111;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_65;
reg   [7:0] e_del_reg_1116;
reg   [7:0] o_ins_reg_1121;
reg   [7:0] e_ins_reg_1126;
reg   [31:0] tmp_compar_1_reg_1136;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_81;
reg   [7:0] w_in_reg_1142;
wire   [7:0] qlen_0_fu_539_p1;
reg   [7:0] qlen_0_reg_1153;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_93;
reg   [10:0] tlen_0_V_reg_1159;
wire   [7:0] qlen_1_fu_543_p1;
reg   [7:0] qlen_1_reg_1170;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_106;
reg   [10:0] tlen_1_V_reg_1177;
wire   [15:0] regScore_fu_547_p1;
reg   [15:0] regScore_reg_1188;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_118;
reg   [15:0] qBeg_ori_reg_1194;
wire   [7:0] h0_fu_561_p1;
reg   [7:0] h0_reg_1204;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_131;
reg   [31:0] tmp_parame_4_reg_1214;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_141;
reg   [31:0] tmp_parame_5_reg_1224;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_151;
wire   [2:0] oneMatchBuf_addr_gep_fu_261_p3;
reg   [2:0] oneMatchBuf_addr_reg_1234;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_162;
reg   [31:0] seed_index_reg_1239;
wire  signed [15:0] aw_0_fu_565_p1;
reg  signed [15:0] aw_0_reg_1244;
wire   [15:0] qEnd_fu_568_p1;
reg   [15:0] qEnd_reg_1250;
wire   [10:0] ts_baddr_V_2_cast_fu_583_p1;
reg   [10:0] ts_baddr_V_2_cast_reg_1255;
wire   [8:0] p_s_fu_627_p3;
reg   [8:0] p_s_reg_1260;
wire   [8:0] k_V_fu_640_p2;
reg   [8:0] k_V_reg_1268;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_180;
wire   [0:0] exitcond1_fu_635_p2;
wire   [7:0] tmp_29_fu_657_p1;
reg   [7:0] tmp_29_reg_1278;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_196;
wire   [10:0] tmp_8_fu_717_p3;
reg   [10:0] tmp_8_reg_1391;
wire   [3:0] l_V_fu_730_p2;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_207;
wire   [31:0] tmp_qr_data_1_fu_761_p2;
wire   [0:0] exitcond2_fu_724_p2;
wire   [1:0] i_V_fu_773_p2;
reg   [1:0] i_V_reg_1412;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_221;
wire   [0:0] tmp_30_fu_779_p1;
reg   [0:0] tmp_30_reg_1417;
wire   [0:0] exitcond_fu_767_p2;
wire   [7:0] op2_assign_fu_784_p3;
reg   [7:0] op2_assign_reg_1425;
wire   [0:0] tmp_11_fu_791_p2;
reg   [0:0] tmp_11_reg_1431;
wire   [10:0] grp_fu_452_p3;
reg   [10:0] p_024_phi_reg_1465;
wire   [7:0] tmp_15_fu_821_p3;
reg   [7:0] tmp_15_reg_1470;
wire   [15:0] tmp_35_fu_835_p1;
reg   [15:0] tmp_35_reg_1475;
reg   [15:0] max_del_load_phi_reg_1480;
wire   [8:0] qs_baddr_V_fu_1033_p2;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_262;
wire    grp_sw_pe_array_sw_extend_fu_394_ap_done;
wire   [10:0] ts_baddr_V_fu_1039_p2;
reg   [10:0] query_mem_V_address0;
reg    query_mem_V_ce0;
reg    query_mem_V_we0;
wire   [3:0] query_mem_V_d0;
wire   [3:0] query_mem_V_q0;
wire    grp_sw_pe_array_sw_extend_fu_394_ap_start;
wire    grp_sw_pe_array_sw_extend_fu_394_ap_idle;
wire    grp_sw_pe_array_sw_extend_fu_394_ap_ready;
wire   [8:0] grp_sw_pe_array_sw_extend_fu_394_qs_baddr_V;
wire   [10:0] grp_sw_pe_array_sw_extend_fu_394_qs_V_address0;
wire    grp_sw_pe_array_sw_extend_fu_394_qs_V_ce0;
wire   [3:0] grp_sw_pe_array_sw_extend_fu_394_qs_V_q0;
wire   [10:0] grp_sw_pe_array_sw_extend_fu_394_ts_baddr_V;
wire   [7:0] grp_sw_pe_array_sw_extend_fu_394_qlen;
wire   [10:0] grp_sw_pe_array_sw_extend_fu_394_tlen_V;
wire   [7:0] grp_sw_pe_array_sw_extend_fu_394_o_ins;
wire   [7:0] grp_sw_pe_array_sw_extend_fu_394_e_ins;
wire   [7:0] grp_sw_pe_array_sw_extend_fu_394_o_del;
wire   [7:0] grp_sw_pe_array_sw_extend_fu_394_e_del;
wire   [7:0] grp_sw_pe_array_sw_extend_fu_394_w_in;
wire   [7:0] grp_sw_pe_array_sw_extend_fu_394_h0;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_regScore_read;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_max_ins;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_max_del;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_qle_ret_read;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_tle_ret_read;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_gtle_ret_read;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_gscore_ret_read;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_maxoff_ret_read;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_ap_return_0;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_ap_return_1;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_ap_return_2;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_ap_return_3;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_ap_return_4;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_ap_return_5;
wire   [15:0] grp_sw_pe_array_sw_extend_fu_394_ap_return_6;
reg   [8:0] p_6_reg_328;
reg   [3:0] p_2_reg_339;
reg   [31:0] tmp_qr_data1_reg_350;
reg   [1:0] p_7_reg_359;
reg   [8:0] p_0_reg_371;
reg   [10:0] p_1_reg_383;
reg    grp_sw_pe_array_sw_extend_fu_394_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_2_fu_652_p1;
wire   [63:0] tmp_13_fu_745_p1;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_355;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_363;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_371;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_379;
reg   [15:0] rEnd_fu_120;
wire   [0:0] tmp_16_fu_902_p2;
wire   [0:0] tmp_19_fu_945_p2;
wire   [0:0] grp_fu_464_p2;
reg   [15:0] qEnd_1_fu_124;
reg   [15:0] rBeg_fu_128;
wire   [15:0] rBeg_1_fu_967_p2;
wire   [15:0] rBeg_2_fu_1009_p2;
reg   [15:0] qBeg_fu_132;
wire   [15:0] qBeg_1_fu_1004_p2;
reg   [15:0] trueScore_1_fu_136;
wire   [15:0] trueScore_2_fu_951_p2;
wire   [15:0] trueScore_5_fu_983_p2;
reg   [15:0] trueScore_3_fu_140;
reg   [15:0] h0_arr_1_fu_144;
reg   [15:0] qEnd_2_fu_148;
reg   [15:0] rEnd_1_fu_152;
reg   [15:0] rEnd_2_fu_156;
reg   [15:0] trueScore_4_fu_160;
reg   [15:0] maxoff_fu_164;
reg   [15:0] width_1_fu_168;
wire   [15:0] aw_1_fu_869_p3;
reg   [15:0] width_fu_172;
wire   [15:0] width_3_fu_861_p3;
wire   [31:0] tmp_3_fu_1051_p3;
wire   [31:0] tmp_4_fu_1066_p3;
wire   [31:0] tmp_5_fu_1078_p3;
wire   [31:0] tmp_6_fu_1101_p1;
reg   [0:0] grp_fu_452_p0;
wire   [8:0] tmp_9_cast_fu_574_p1;
wire   [8:0] tmp_8_cast_fu_571_p1;
wire   [8:0] ts_baddr_V_2_fu_577_p2;
wire   [10:0] tmp1_fu_587_p2;
wire   [10:0] qrLen_div8_V_fu_592_p2;
wire   [2:0] tmp_28_fu_597_p1;
wire   [7:0] tmp_fu_607_p4;
wire   [8:0] r_V_cast_fu_617_p1;
wire   [0:0] tmp_7_fu_601_p2;
wire   [8:0] qrLen_div8_V_1_fu_621_p2;
wire   [8:0] tmp_1_fu_646_p2;
wire   [10:0] tmp_25_cast_fu_736_p1;
wire   [10:0] tmp_12_fu_740_p2;
wire   [7:0] tmp_34_fu_817_p1;
wire   [31:0] max_ins_load_phi_v_fu_829_p3;
wire   [7:0] tmp_17_fu_916_p4;
wire   [7:0] tmp_36_fu_925_p1;
wire   [7:0] tmp_23_fu_928_p3;
wire  signed [16:0] tmp_33_cast_fu_912_p1;
wire  signed [16:0] tmp_37_cast_fu_935_p1;
wire   [16:0] tmp_32_cast_fu_908_p1;
wire  signed [16:0] tmp_18_fu_939_p2;
wire   [15:0] grp_fu_473_p2;
wire   [8:0] tmp_44_cast_fu_1030_p1;
wire   [0:0] tmp_s_fu_1087_p2;
wire   [15:0] width_2_fu_1093_p3;
reg   [18:0] ap_NS_fsm;


sw_pe_array_leftright_ext_query_mem_V #(
    .DataWidth( 4 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
query_mem_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( query_mem_V_address0 ),
    .ce0( query_mem_V_ce0 ),
    .we0( query_mem_V_we0 ),
    .d0( query_mem_V_d0 ),
    .q0( query_mem_V_q0 )
);

sw_pe_array_sw_extend grp_sw_pe_array_sw_extend_fu_394(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_sw_pe_array_sw_extend_fu_394_ap_start ),
    .ap_done( grp_sw_pe_array_sw_extend_fu_394_ap_done ),
    .ap_idle( grp_sw_pe_array_sw_extend_fu_394_ap_idle ),
    .ap_ready( grp_sw_pe_array_sw_extend_fu_394_ap_ready ),
    .qs_baddr_V( grp_sw_pe_array_sw_extend_fu_394_qs_baddr_V ),
    .qs_V_address0( grp_sw_pe_array_sw_extend_fu_394_qs_V_address0 ),
    .qs_V_ce0( grp_sw_pe_array_sw_extend_fu_394_qs_V_ce0 ),
    .qs_V_q0( grp_sw_pe_array_sw_extend_fu_394_qs_V_q0 ),
    .ts_baddr_V( grp_sw_pe_array_sw_extend_fu_394_ts_baddr_V ),
    .qlen( grp_sw_pe_array_sw_extend_fu_394_qlen ),
    .tlen_V( grp_sw_pe_array_sw_extend_fu_394_tlen_V ),
    .o_ins( grp_sw_pe_array_sw_extend_fu_394_o_ins ),
    .e_ins( grp_sw_pe_array_sw_extend_fu_394_e_ins ),
    .o_del( grp_sw_pe_array_sw_extend_fu_394_o_del ),
    .e_del( grp_sw_pe_array_sw_extend_fu_394_e_del ),
    .w_in( grp_sw_pe_array_sw_extend_fu_394_w_in ),
    .h0( grp_sw_pe_array_sw_extend_fu_394_h0 ),
    .regScore_read( grp_sw_pe_array_sw_extend_fu_394_regScore_read ),
    .max_ins( grp_sw_pe_array_sw_extend_fu_394_max_ins ),
    .max_del( grp_sw_pe_array_sw_extend_fu_394_max_del ),
    .qle_ret_read( grp_sw_pe_array_sw_extend_fu_394_qle_ret_read ),
    .tle_ret_read( grp_sw_pe_array_sw_extend_fu_394_tle_ret_read ),
    .gtle_ret_read( grp_sw_pe_array_sw_extend_fu_394_gtle_ret_read ),
    .gscore_ret_read( grp_sw_pe_array_sw_extend_fu_394_gscore_ret_read ),
    .maxoff_ret_read( grp_sw_pe_array_sw_extend_fu_394_maxoff_ret_read ),
    .ap_return_0( grp_sw_pe_array_sw_extend_fu_394_ap_return_0 ),
    .ap_return_1( grp_sw_pe_array_sw_extend_fu_394_ap_return_1 ),
    .ap_return_2( grp_sw_pe_array_sw_extend_fu_394_ap_return_2 ),
    .ap_return_3( grp_sw_pe_array_sw_extend_fu_394_ap_return_3 ),
    .ap_return_4( grp_sw_pe_array_sw_extend_fu_394_ap_return_4 ),
    .ap_return_5( grp_sw_pe_array_sw_extend_fu_394_ap_return_5 ),
    .ap_return_6( grp_sw_pe_array_sw_extend_fu_394_ap_return_6 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_sw_pe_array_sw_extend_fu_394_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_sw_pe_array_sw_extend_fu_394_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_sw_pe_array_sw_extend_fu_394_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == exitcond_fu_767_p2) & (ap_const_lv1_0 == tmp_11_fu_791_p2))) begin
            grp_sw_pe_array_sw_extend_fu_394_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_sw_pe_array_sw_extend_fu_394_ap_ready)) begin
            grp_sw_pe_array_sw_extend_fu_394_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        h0_arr_1_fu_144 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        h0_arr_1_fu_144 <= regScore_reg_1188;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        maxoff_fu_164 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_6;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        maxoff_fu_164 <= ap_const_lv16_FFFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        p_0_reg_371 <= ap_const_lv9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)))) begin
        p_0_reg_371 <= qs_baddr_V_fu_1033_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        p_1_reg_383 <= ts_baddr_V_2_cast_reg_1255;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)))) begin
        p_1_reg_383 <= ts_baddr_V_fu_1039_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & (ap_const_lv1_0 == exitcond2_fu_724_p2))) begin
        p_2_reg_339 <= l_V_fu_730_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        p_2_reg_339 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(ap_const_lv1_0 == exitcond2_fu_724_p2))) begin
        p_6_reg_328 <= k_V_reg_1268;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        p_6_reg_328 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        p_7_reg_359 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)))) begin
        p_7_reg_359 <= i_V_reg_1412;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2))))) begin
        qBeg_fu_132 <= qBeg_1_fu_1004_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))) begin
        qBeg_fu_132 <= ap_const_lv16_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2))))) begin
        qEnd_1_fu_124 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) begin
        qEnd_1_fu_124 <= qEnd_reg_1250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        qEnd_2_fu_148 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        qEnd_2_fu_148 <= ap_const_lv16_FFFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2))))) begin
        rBeg_fu_128 <= rBeg_2_fu_1009_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2))) begin
        rBeg_fu_128 <= rBeg_1_fu_967_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        rBeg_fu_128 <= ap_const_lv16_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        rEnd_1_fu_152 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        rEnd_1_fu_152 <= ap_const_lv16_FFFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        rEnd_2_fu_156 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        rEnd_2_fu_156 <= ap_const_lv16_FFFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2))))) begin
        rEnd_fu_120 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2))) begin
        rEnd_fu_120 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        rEnd_fu_120 <= ap_const_lv16_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & (ap_const_lv1_0 == exitcond2_fu_724_p2))) begin
        tmp_qr_data1_reg_350 <= tmp_qr_data_1_fu_761_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tmp_qr_data1_reg_350 <= oneSeedBuf_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2))))) begin
        trueScore_1_fu_136 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2))))) begin
        trueScore_1_fu_136 <= trueScore_5_fu_983_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2))) begin
        trueScore_1_fu_136 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2))) begin
        trueScore_1_fu_136 <= trueScore_2_fu_951_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        trueScore_1_fu_136 <= regScore_reg_1188;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        trueScore_3_fu_140 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        trueScore_3_fu_140 <= ap_const_lv16_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        trueScore_4_fu_160 <= grp_sw_pe_array_sw_extend_fu_394_ap_return_5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        trueScore_4_fu_160 <= ap_const_lv16_FFFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        width_1_fu_168 <= aw_1_fu_869_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        width_1_fu_168 <= aw_0_reg_1244;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == grp_fu_464_p2) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & (ap_const_lv1_0 == grp_fu_464_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done)) & (((ap_const_lv1_0 == tmp_11_reg_1431) & ~(ap_const_lv1_0 == tmp_16_fu_902_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)) | ((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_lv1_0 == tmp_19_fu_945_p2) & ~(ap_const_lv1_0 == grp_fu_464_p2)))))) begin
        width_fu_172 <= width_3_fu_861_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        width_fu_172 <= aw_0_reg_1244;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        aw_0_reg_1244 <= aw_0_fu_565_p1;
        p_s_reg_1260 <= p_s_fu_627_p3;
        qEnd_reg_1250[0] <= qEnd_fu_568_p1[0];
qEnd_reg_1250[1] <= qEnd_fu_568_p1[1];
qEnd_reg_1250[2] <= qEnd_fu_568_p1[2];
qEnd_reg_1250[3] <= qEnd_fu_568_p1[3];
qEnd_reg_1250[4] <= qEnd_fu_568_p1[4];
qEnd_reg_1250[5] <= qEnd_fu_568_p1[5];
qEnd_reg_1250[6] <= qEnd_fu_568_p1[6];
qEnd_reg_1250[7] <= qEnd_fu_568_p1[7];
        seed_index_reg_1239 <= oneSeedBuf_q0;
        ts_baddr_V_2_cast_reg_1255[0] <= ts_baddr_V_2_cast_fu_583_p1[0];
ts_baddr_V_2_cast_reg_1255[1] <= ts_baddr_V_2_cast_fu_583_p1[1];
ts_baddr_V_2_cast_reg_1255[2] <= ts_baddr_V_2_cast_fu_583_p1[2];
ts_baddr_V_2_cast_reg_1255[3] <= ts_baddr_V_2_cast_fu_583_p1[3];
ts_baddr_V_2_cast_reg_1255[4] <= ts_baddr_V_2_cast_fu_583_p1[4];
ts_baddr_V_2_cast_reg_1255[5] <= ts_baddr_V_2_cast_fu_583_p1[5];
ts_baddr_V_2_cast_reg_1255[6] <= ts_baddr_V_2_cast_fu_583_p1[6];
ts_baddr_V_2_cast_reg_1255[7] <= ts_baddr_V_2_cast_fu_583_p1[7];
ts_baddr_V_2_cast_reg_1255[8] <= ts_baddr_V_2_cast_fu_583_p1[8];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        e_del_reg_1116 <= {{oneSeedBuf_q0[ap_const_lv32_F : ap_const_lv32_8]}};
        e_ins_reg_1126 <= {{oneSeedBuf_q0[ap_const_lv32_1F : ap_const_lv32_18]}};
        o_del_reg_1111 <= o_del_fu_515_p1;
        o_ins_reg_1121 <= {{oneSeedBuf_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        h0_reg_1204 <= h0_fu_561_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        i_V_reg_1412 <= i_V_fu_773_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        k_V_reg_1268 <= k_V_fu_640_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == exitcond_fu_767_p2) & (ap_const_lv1_0 == tmp_11_fu_791_p2))) begin
        max_del_load_phi_reg_1480 <= {{max_ins_load_phi_v_fu_829_p3[ap_const_lv32_1F : ap_const_lv32_10]}};
        p_024_phi_reg_1465 <= grp_fu_452_p3;
        tmp_15_reg_1470 <= tmp_15_fu_821_p3;
        tmp_35_reg_1475 <= tmp_35_fu_835_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == exitcond_fu_767_p2))) begin
        op2_assign_reg_1425 <= op2_assign_fu_784_p3;
        tmp_11_reg_1431 <= tmp_11_fu_791_p2;
        tmp_30_reg_1417 <= tmp_30_fu_779_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        qBeg_ori_reg_1194 <= {{oneSeedBuf_q0[ap_const_lv32_1F : ap_const_lv32_10]}};
        regScore_reg_1188 <= regScore_fu_547_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        qlen_0_reg_1153 <= qlen_0_fu_539_p1;
        tlen_0_V_reg_1159 <= {{oneSeedBuf_q0[ap_const_lv32_1A : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        qlen_1_reg_1170 <= qlen_1_fu_543_p1;
        tlen_1_V_reg_1177 <= {{oneSeedBuf_q0[ap_const_lv32_1A : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & (exitcond1_fu_635_p2 == ap_const_lv1_0))) begin
        tmp_29_reg_1278 <= tmp_29_fu_657_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tmp_8_reg_1391[3] <= tmp_8_fu_717_p3[3];
tmp_8_reg_1391[4] <= tmp_8_fu_717_p3[4];
tmp_8_reg_1391[5] <= tmp_8_fu_717_p3[5];
tmp_8_reg_1391[6] <= tmp_8_fu_717_p3[6];
tmp_8_reg_1391[7] <= tmp_8_fu_717_p3[7];
tmp_8_reg_1391[8] <= tmp_8_fu_717_p3[8];
tmp_8_reg_1391[9] <= tmp_8_fu_717_p3[9];
tmp_8_reg_1391[10] <= tmp_8_fu_717_p3[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_compar_1_reg_1136 <= oneSeedBuf_q0;
        w_in_reg_1142 <= {{oneSeedBuf_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_parame_4_reg_1214 <= oneSeedBuf_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_parame_5_reg_1224 <= oneSeedBuf_q0;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st19_fsm_18)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_162)
begin
    if (ap_sig_bdd_162) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_180)
begin
    if (ap_sig_bdd_180) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_196)
begin
    if (ap_sig_bdd_196) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_207)
begin
    if (ap_sig_bdd_207) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_221)
begin
    if (ap_sig_bdd_221) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_262)
begin
    if (ap_sig_bdd_262) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_355)
begin
    if (ap_sig_bdd_355) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_363)
begin
    if (ap_sig_bdd_363) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_17 assign process. ///
always @ (ap_sig_bdd_371)
begin
    if (ap_sig_bdd_371) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_379)
begin
    if (ap_sig_bdd_379) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_37)
begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_65)
begin
    if (ap_sig_bdd_65) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_81)
begin
    if (ap_sig_bdd_81) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_93)
begin
    if (ap_sig_bdd_93) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_106)
begin
    if (ap_sig_bdd_106) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_118)
begin
    if (ap_sig_bdd_118) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_131)
begin
    if (ap_sig_bdd_131) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_141)
begin
    if (ap_sig_bdd_141) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_151)
begin
    if (ap_sig_bdd_151) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// grp_fu_452_p0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or tmp_30_fu_779_p1 or tmp_30_reg_1417 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_fu_452_p0 = tmp_30_reg_1417;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_452_p0 = tmp_30_fu_779_p1;
    end else begin
        grp_fu_452_p0 = 'bx;
    end
end

/// oneMatchBuf_address0 assign process. ///
always @ (oneMatchBuf_addr_reg_1234 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        oneMatchBuf_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        oneMatchBuf_address0 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        oneMatchBuf_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        oneMatchBuf_address0 = ap_const_lv64_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        oneMatchBuf_address0 = oneMatchBuf_addr_reg_1234;
    end else begin
        oneMatchBuf_address0 = 'bx;
    end
end

/// oneMatchBuf_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18))) begin
        oneMatchBuf_ce0 = ap_const_logic_1;
    end else begin
        oneMatchBuf_ce0 = ap_const_logic_0;
    end
end

/// oneMatchBuf_d0 assign process. ///
always @ (seed_index_reg_1239 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18 or tmp_3_fu_1051_p3 or tmp_4_fu_1066_p3 or tmp_5_fu_1078_p3 or tmp_6_fu_1101_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        oneMatchBuf_d0 = tmp_6_fu_1101_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        oneMatchBuf_d0 = tmp_5_fu_1078_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        oneMatchBuf_d0 = tmp_4_fu_1066_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        oneMatchBuf_d0 = tmp_3_fu_1051_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        oneMatchBuf_d0 = seed_index_reg_1239;
    end else begin
        oneMatchBuf_d0 = 'bx;
    end
end

/// oneMatchBuf_we0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or exitcond_fu_767_p2 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~(ap_const_lv1_0 == exitcond_fu_767_p2)))) begin
        oneMatchBuf_we0 = ap_const_logic_1;
    end else begin
        oneMatchBuf_we0 = ap_const_logic_0;
    end
end

/// oneSeedBuf_address0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st11_fsm_10 or tmp_2_fu_652_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        oneSeedBuf_address0 = tmp_2_fu_652_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        oneSeedBuf_address0 = ap_const_lv64_A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        oneSeedBuf_address0 = ap_const_lv64_9;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        oneSeedBuf_address0 = ap_const_lv64_8;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        oneSeedBuf_address0 = ap_const_lv64_7;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        oneSeedBuf_address0 = ap_const_lv64_6;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        oneSeedBuf_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        oneSeedBuf_address0 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        oneSeedBuf_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        oneSeedBuf_address0 = ap_const_lv64_1;
    end else begin
        oneSeedBuf_address0 = 'bx;
    end
end

/// oneSeedBuf_ce0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        oneSeedBuf_ce0 = ap_const_logic_1;
    end else begin
        oneSeedBuf_ce0 = ap_const_logic_0;
    end
end

/// query_mem_V_address0 assign process. ///
always @ (ap_sig_cseq_ST_st13_fsm_12 or tmp_11_reg_1431 or ap_sig_cseq_ST_st15_fsm_14 or grp_sw_pe_array_sw_extend_fu_394_qs_V_address0 or tmp_13_fu_745_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        query_mem_V_address0 = tmp_13_fu_745_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431))) begin
        query_mem_V_address0 = grp_sw_pe_array_sw_extend_fu_394_qs_V_address0;
    end else begin
        query_mem_V_address0 = 'bx;
    end
end

/// query_mem_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st13_fsm_12 or tmp_11_reg_1431 or ap_sig_cseq_ST_st15_fsm_14 or grp_sw_pe_array_sw_extend_fu_394_qs_V_ce0)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        query_mem_V_ce0 = ap_const_logic_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == tmp_11_reg_1431))) begin
        query_mem_V_ce0 = grp_sw_pe_array_sw_extend_fu_394_qs_V_ce0;
    end else begin
        query_mem_V_ce0 = ap_const_logic_0;
    end
end

/// query_mem_V_we0 assign process. ///
always @ (ap_sig_cseq_ST_st13_fsm_12 or exitcond2_fu_724_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & (ap_const_lv1_0 == exitcond2_fu_724_p2))) begin
        query_mem_V_we0 = ap_const_logic_1;
    end else begin
        query_mem_V_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond1_fu_635_p2 or exitcond2_fu_724_p2 or exitcond_fu_767_p2 or tmp_11_reg_1431 or grp_sw_pe_array_sw_extend_fu_394_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            if (~(exitcond1_fu_635_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            if (~(ap_const_lv1_0 == exitcond2_fu_724_p2)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st14_fsm_13 : 
        begin
            if ((ap_const_lv1_0 == exitcond_fu_767_p2)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st15_fsm_14 : 
        begin
            if (~((ap_const_lv1_0 == tmp_11_reg_1431) & (ap_const_logic_0 == grp_sw_pe_array_sw_extend_fu_394_ap_done))) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_106 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_106 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_118 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_118 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_131 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_131 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_141 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_141 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_151 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_151 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_162 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_162 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_180 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_180 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_196 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_196 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_207 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_221 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_221 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_262 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_262 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_355 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_355 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_363 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_363 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_37 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_371 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_371 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_379 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_379 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_65 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_65 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_81 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_81 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_93 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_93 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign aw_0_fu_565_p1 = $signed(w_in_reg_1142);
assign aw_1_fu_869_p3 = ((tmp_30_reg_1417)? grp_sw_pe_array_sw_extend_fu_394_ap_return_1: width_1_fu_168);
assign exitcond1_fu_635_p2 = (p_6_reg_328 == p_s_reg_1260? 1'b1: 1'b0);
assign exitcond2_fu_724_p2 = (p_2_reg_339 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_fu_767_p2 = (p_7_reg_359 == ap_const_lv2_2? 1'b1: 1'b0);
assign grp_fu_452_p3 = ((grp_fu_452_p0)? tlen_1_V_reg_1177: tlen_0_V_reg_1159);
assign grp_fu_464_p2 = (p_7_reg_359 == ap_const_lv2_0? 1'b1: 1'b0);
assign grp_fu_473_p2 = (trueScore_1_fu_136 - h0_arr_1_fu_144);
assign grp_sw_pe_array_sw_extend_fu_394_ap_start = grp_sw_pe_array_sw_extend_fu_394_ap_start_ap_start_reg;
assign grp_sw_pe_array_sw_extend_fu_394_e_del = e_del_reg_1116;
assign grp_sw_pe_array_sw_extend_fu_394_e_ins = e_ins_reg_1126;
assign grp_sw_pe_array_sw_extend_fu_394_gscore_ret_read = trueScore_4_fu_160;
assign grp_sw_pe_array_sw_extend_fu_394_gtle_ret_read = rEnd_2_fu_156;
assign grp_sw_pe_array_sw_extend_fu_394_h0 = tmp_15_reg_1470;
assign grp_sw_pe_array_sw_extend_fu_394_max_del = max_del_load_phi_reg_1480;
assign grp_sw_pe_array_sw_extend_fu_394_max_ins = tmp_35_reg_1475;
assign grp_sw_pe_array_sw_extend_fu_394_maxoff_ret_read = maxoff_fu_164;
assign grp_sw_pe_array_sw_extend_fu_394_o_del = o_del_reg_1111;
assign grp_sw_pe_array_sw_extend_fu_394_o_ins = o_ins_reg_1121;
assign grp_sw_pe_array_sw_extend_fu_394_qle_ret_read = qEnd_2_fu_148;
assign grp_sw_pe_array_sw_extend_fu_394_qlen = op2_assign_reg_1425;
assign grp_sw_pe_array_sw_extend_fu_394_qs_V_q0 = query_mem_V_q0;
assign grp_sw_pe_array_sw_extend_fu_394_qs_baddr_V = p_0_reg_371;
assign grp_sw_pe_array_sw_extend_fu_394_regScore_read = h0_arr_1_fu_144;
assign grp_sw_pe_array_sw_extend_fu_394_tle_ret_read = rEnd_1_fu_152;
assign grp_sw_pe_array_sw_extend_fu_394_tlen_V = p_024_phi_reg_1465;
assign grp_sw_pe_array_sw_extend_fu_394_ts_baddr_V = p_1_reg_383;
assign grp_sw_pe_array_sw_extend_fu_394_w_in = w_in_reg_1142;
assign h0_fu_561_p1 = oneSeedBuf_q0[7:0];
assign i_V_fu_773_p2 = (p_7_reg_359 + ap_const_lv2_1);
assign k_V_fu_640_p2 = (p_6_reg_328 + ap_const_lv9_1);
assign l_V_fu_730_p2 = (p_2_reg_339 + ap_const_lv4_1);
assign max_ins_load_phi_v_fu_829_p3 = ((tmp_30_fu_779_p1)? tmp_parame_5_reg_1224: tmp_parame_4_reg_1214);
assign o_del_fu_515_p1 = oneSeedBuf_q0[7:0];
assign oneMatchBuf_addr_gep_fu_261_p3 = ap_const_lv64_0;
assign op2_assign_fu_784_p3 = ((tmp_30_fu_779_p1)? qlen_1_reg_1170: qlen_0_reg_1153);
assign p_s_fu_627_p3 = ((tmp_7_fu_601_p2)? r_V_cast_fu_617_p1: qrLen_div8_V_1_fu_621_p2);
assign qBeg_1_fu_1004_p2 = (qBeg_ori_reg_1194 - grp_sw_pe_array_sw_extend_fu_394_ap_return_2);
assign qEnd_fu_568_p1 = qlen_1_reg_1170;
assign qlen_0_fu_539_p1 = oneSeedBuf_q0[7:0];
assign qlen_1_fu_543_p1 = oneSeedBuf_q0[7:0];
assign qrLen_div8_V_1_fu_621_p2 = (r_V_cast_fu_617_p1 + ap_const_lv9_1);
assign qrLen_div8_V_fu_592_p2 = (tmp1_fu_587_p2 + tlen_1_V_reg_1177);
assign qs_baddr_V_fu_1033_p2 = (tmp_44_cast_fu_1030_p1 + p_0_reg_371);
assign query_mem_V_d0 = {{tmp_qr_data1_reg_350[ap_const_lv32_1F : ap_const_lv32_1C]}};
assign rBeg_1_fu_967_p2 = (ap_const_lv16_0 - grp_sw_pe_array_sw_extend_fu_394_ap_return_4);
assign rBeg_2_fu_1009_p2 = (ap_const_lv16_0 - grp_sw_pe_array_sw_extend_fu_394_ap_return_3);
assign r_V_cast_fu_617_p1 = tmp_fu_607_p4;
assign regScore_fu_547_p1 = oneSeedBuf_q0[15:0];
assign tmp1_fu_587_p2 = (tlen_0_V_reg_1159 + ts_baddr_V_2_cast_fu_583_p1);
assign tmp_11_fu_791_p2 = (op2_assign_fu_784_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_12_fu_740_p2 = (tmp_8_reg_1391 + tmp_25_cast_fu_736_p1);
assign tmp_13_fu_745_p1 = tmp_12_fu_740_p2;
assign tmp_15_fu_821_p3 = ((tmp_30_fu_779_p1)? tmp_34_fu_817_p1: h0_reg_1204);
assign tmp_16_fu_902_p2 = ($signed(grp_sw_pe_array_sw_extend_fu_394_ap_return_5) < $signed(16'b1)? 1'b1: 1'b0);
assign tmp_17_fu_916_p4 = {{tmp_compar_1_reg_1136[ap_const_lv32_F : ap_const_lv32_8]}};
assign tmp_18_fu_939_p2 = ($signed(tmp_33_cast_fu_912_p1) - $signed(tmp_37_cast_fu_935_p1));
assign tmp_19_fu_945_p2 = ($signed(tmp_32_cast_fu_908_p1) > $signed(tmp_18_fu_939_p2)? 1'b1: 1'b0);
assign tmp_1_fu_646_p2 = (p_6_reg_328 + ap_const_lv9_B);
assign tmp_23_fu_928_p3 = ((tmp_30_reg_1417)? tmp_17_fu_916_p4: tmp_36_fu_925_p1);
assign tmp_25_cast_fu_736_p1 = p_2_reg_339;
assign tmp_28_fu_597_p1 = qrLen_div8_V_fu_592_p2[2:0];
assign tmp_29_fu_657_p1 = p_6_reg_328[7:0];
assign tmp_2_fu_652_p1 = tmp_1_fu_646_p2;
assign tmp_30_fu_779_p1 = p_7_reg_359[0:0];
assign tmp_32_cast_fu_908_p1 = grp_sw_pe_array_sw_extend_fu_394_ap_return_5;
assign tmp_33_cast_fu_912_p1 = $signed(grp_sw_pe_array_sw_extend_fu_394_ap_return_0);
assign tmp_34_fu_817_p1 = h0_arr_1_fu_144[7:0];
assign tmp_35_fu_835_p1 = max_ins_load_phi_v_fu_829_p3[15:0];
assign tmp_36_fu_925_p1 = tmp_compar_1_reg_1136[7:0];
assign tmp_37_cast_fu_935_p1 = $signed(tmp_23_fu_928_p3);
assign tmp_3_fu_1051_p3 = {{qEnd_1_fu_124}, {qBeg_fu_132}};
assign tmp_44_cast_fu_1030_p1 = op2_assign_reg_1425;
assign tmp_4_fu_1066_p3 = {{rEnd_fu_120}, {rBeg_fu_128}};
assign tmp_5_fu_1078_p3 = {{trueScore_1_fu_136}, {trueScore_3_fu_140}};
assign tmp_6_fu_1101_p1 = width_2_fu_1093_p3;
assign tmp_7_fu_601_p2 = (tmp_28_fu_597_p1 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_8_cast_fu_571_p1 = qlen_0_reg_1153;
assign tmp_8_fu_717_p3 = {{tmp_29_reg_1278}, {ap_const_lv3_0}};
assign tmp_9_cast_fu_574_p1 = qlen_1_reg_1170;
assign tmp_fu_607_p4 = {{qrLen_div8_V_fu_592_p2[ap_const_lv32_A : ap_const_lv32_3]}};
assign tmp_qr_data_1_fu_761_p2 = tmp_qr_data1_reg_350 << ap_const_lv32_4;
assign tmp_s_fu_1087_p2 = ($signed(width_fu_172) > $signed(width_1_fu_168)? 1'b1: 1'b0);
assign trueScore_2_fu_951_p2 = (grp_fu_473_p2 + grp_sw_pe_array_sw_extend_fu_394_ap_return_5);
assign trueScore_5_fu_983_p2 = (grp_fu_473_p2 + grp_sw_pe_array_sw_extend_fu_394_ap_return_0);
assign ts_baddr_V_2_cast_fu_583_p1 = ts_baddr_V_2_fu_577_p2;
assign ts_baddr_V_2_fu_577_p2 = (tmp_9_cast_fu_574_p1 + tmp_8_cast_fu_571_p1);
assign ts_baddr_V_fu_1039_p2 = (grp_fu_452_p3 + p_1_reg_383);
assign width_2_fu_1093_p3 = ((tmp_s_fu_1087_p2)? width_fu_172: width_1_fu_168);
assign width_3_fu_861_p3 = ((tmp_30_reg_1417)? width_fu_172: grp_sw_pe_array_sw_extend_fu_394_ap_return_1);
always @ (posedge ap_clk)
begin
    oneMatchBuf_addr_reg_1234[2:0] <= 3'b000;
    qEnd_reg_1250[15:8] <= 8'b00000000;
    ts_baddr_V_2_cast_reg_1255[10:9] <= 2'b00;
    tmp_8_reg_1391[2:0] <= 3'b000;
end



endmodule //sw_pe_array_leftright_ext

