---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-ppctargetmachine-cpp-/ppcpassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `PPCPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/namespaces/llvm/ppc">PPC</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="#details">More...</a>

## Declaration

<CodeBlock>class anonymous_namespace{PPCTargetMachine.cpp}::PPCPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a71134836b45e41a92ee3a538db2d40d7">PPCPassConfig</a> (PPCTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a63d6632e81b2bfcafd3b9dcd57b13fba">addGlobalInstructionSelect</a> () override</>}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes. <a href="#a63d6632e81b2bfcafd3b9dcd57b13fba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa98630d58be265689967d21e00651e1a">addILPOpts</a> () override</>}>
Add passes that optimize instruction level parallelism for out-of-order targets. <a href="#aa98630d58be265689967d21e00651e1a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a53b42220827fcbd06d2c82f3faf50b81">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a53b42220827fcbd06d2c82f3faf50b81">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a8c16916d71dc36409cdc255e86eb769d">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#a8c16916d71dc36409cdc255e86eb769d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a439e2760b79050855eb0da620c7de689">addIRTranslator</a> () override</>}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes. <a href="#a439e2760b79050855eb0da620c7de689">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af92b3c51cc8e086e733a0f1f76f985b9">addLegalizeMachineIR</a> () override</>}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target. <a href="#af92b3c51cc8e086e733a0f1f76f985b9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2e4ee8a4b2fd10750e1daa2fde911cd8">addMachineSSAOptimization</a> () override</>}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form. <a href="#a2e4ee8a4b2fd10750e1daa2fde911cd8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a17226e26259dee200792fb7f2566d267">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#a17226e26259dee200792fb7f2566d267">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a818c114c660c1b4e1b1d2ae25914b5ed">addPreEmitPass2</a> () override</>}>
Targets may add passes immediately before machine code is emitted in this callback. <a href="#a818c114c660c1b4e1b1d2ae25914b5ed">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a991b4ee015158b53e1706a1e3cfbd3c7">addPreISel</a> () override</>}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. <a href="#a991b4ee015158b53e1706a1e3cfbd3c7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab05a6b644262de692a1b8917d9eda863">addPreRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before register allocation. <a href="#ab05a6b644262de692a1b8917d9eda863">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aafc1dd1485c8e148d48e789568a0f71a">addPreSched2</a> () override</>}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. <a href="#aafc1dd1485c8e148d48e789568a0f71a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a29c2e9aacdd1bb5308d9ab1fe809b82a">addRegBankSelect</a> () override</>}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks. <a href="#a29c2e9aacdd1bb5308d9ab1fe809b82a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a64ee056398c13cdf999daceb1d721e61">createMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level. <a href="#a64ee056398c13cdf999daceb1d721e61">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a56f7fc0e19c595c6f3d612a361208372">createPostMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled. <a href="#a56f7fc0e19c595c6f3d612a361208372">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/ppctargetmachine">PPCTargetMachine</a> &amp;</>}
  name={<><a href="#a76b19ec81ad31becf686f35ae5becfdb">getPPCTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/namespaces/llvm/ppc">PPC</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options.

Definition at line 413 of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### PPCPassConfig() {#a71134836b45e41a92ee3a538db2d40d7}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;PPCTargetMachine.cpp&#125;::PPCPassConfig::PPCPassConfig (<a href="/docs/api/classes/llvm/ppctargetmachine">PPCTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00415">415</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addGlobalInstructionSelect() {#a63d6632e81b2bfcafd3b9dcd57b13fba}

<MemberDefinition
  prototype="bool PPCPassConfig::addGlobalInstructionSelect ()"
  labels = {["virtual"]}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00440">440</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addILPOpts() {#aa98630d58be265689967d21e00651e1a}

<MemberDefinition
  prototype="bool PPCPassConfig::addILPOpts ()"
  labels = {["virtual"]}>
Add passes that optimize instruction level parallelism for out-of-order targets.

These passes are run while the machine code is still in SSA form, so they can use MachineTraceMetrics to control their heuristics.

All passes added here should preserve the MachineDominatorTree, MachineLoopInfo, and MachineTraceMetrics analyses.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00429">429</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#a53b42220827fcbd06d2c82f3faf50b81}

<MemberDefinition
  prototype="bool PPCPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00430">430</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#a8c16916d71dc36409cdc255e86eb769d}

<MemberDefinition
  prototype="void PPCPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00427">427</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addIRTranslator() {#a439e2760b79050855eb0da620c7de689}

<MemberDefinition
  prototype="bool PPCPassConfig::addIRTranslator ()"
  labels = {["virtual"]}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00437">437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addLegalizeMachineIR() {#af92b3c51cc8e086e733a0f1f76f985b9}

<MemberDefinition
  prototype="bool PPCPassConfig::addLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00438">438</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addMachineSSAOptimization() {#a2e4ee8a4b2fd10750e1daa2fde911cd8}

<MemberDefinition
  prototype="void PPCPassConfig::addMachineSSAOptimization ()"
  labels = {["virtual"]}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.

Add passes that optimize machine instructions in SSA form.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00431">431</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#a17226e26259dee200792fb7f2566d267}

<MemberDefinition
  prototype="void PPCPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00434">434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass2() {#a818c114c660c1b4e1b1d2ae25914b5ed}

<MemberDefinition
  prototype="void PPCPassConfig::addPreEmitPass2 ()"
  labels = {["virtual"]}>
Targets may add passes immediately before machine code is emitted in this callback.

This is called even later than <code>addPreEmitPass</code>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00435">435</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addPreISel() {#a991b4ee015158b53e1706a1e3cfbd3c7}

<MemberDefinition
  prototype="bool PPCPassConfig::addPreISel ()"
  labels = {["virtual"]}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.

Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any &quot;last minute&quot; LLVM-&gt;LLVM passes (which are run just before instruction selector).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00428">428</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegAlloc() {#ab05a6b644262de692a1b8917d9eda863}

<MemberDefinition
  prototype="void PPCPassConfig::addPreRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before register allocation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00432">432</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addPreSched2() {#aafc1dd1485c8e148d48e789568a0f71a}

<MemberDefinition
  prototype="void PPCPassConfig::addPreSched2 ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00433">433</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### addRegBankSelect() {#a29c2e9aacdd1bb5308d9ab1fe809b82a}

<MemberDefinition
  prototype="bool PPCPassConfig::addRegBankSelect ()"
  labels = {["virtual"]}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00439">439</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### createMachineScheduler() {#a64ee056398c13cdf999daceb1d721e61}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;PPCTargetMachine.cpp&#125;::PPCPassConfig::createMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level.

This can also be used to plug a new MachineSchedStrategy into an instance of the standard ScheduleDAGMI: return new ScheduleDAGMI(C, std::make&#95;unique&lt;MyStrategy&gt;(C), /&#42;RemoveKillFlags=&#42;‍/false)

Return NULL to select the default (generic) machine scheduler.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00443">443</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### createPostMachineScheduler() {#a56f7fc0e19c595c6f3d612a361208372}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;PPCTargetMachine.cpp&#125;::PPCPassConfig::createPostMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00447">447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

### getPPCTargetMachine() {#a76b19ec81ad31becf686f35ae5becfdb}

<MemberDefinition
  prototype={<>PPCTargetMachine &amp; anonymous&#95;namespace&#123;PPCTargetMachine.cpp&#125;::PPCPassConfig::getPPCTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp/#l00423">423</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppctargetmachine-cpp">PPCTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
