Fitter report for CPU16bit
Fri May 31 16:47:26 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri May 31 16:47:26 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CPU16bit                                    ;
; Top-level Entity Name              ; CPU16bit                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,122 / 6,272 ( 50 % )                      ;
;     Total combinational functions  ; 1,958 / 6,272 ( 31 % )                      ;
;     Dedicated logic registers      ; 2,303 / 6,272 ( 37 % )                      ;
; Total registers                    ; 2303                                        ;
; Total pins                         ; 68 / 92 ( 74 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 235,520 / 276,480 ( 85 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 6.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;  42.9%      ;
;     Processors 7-16        ;  28.6%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; DS_A        ; Missing drive strength and slew rate ;
; DS_B        ; Missing drive strength and slew rate ;
; DS_E        ; Missing drive strength and slew rate ;
; DS_F        ; Missing drive strength and slew rate ;
; DS_EN1      ; Missing drive strength and slew rate ;
; DS_EN2      ; Missing drive strength and slew rate ;
; DS_EN3      ; Missing drive strength and slew rate ;
; DS_EN4      ; Missing drive strength and slew rate ;
; DS_C        ; Missing drive strength and slew rate ;
; DS_D        ; Missing drive strength and slew rate ;
; DS_G        ; Missing drive strength and slew rate ;
; DS_DP       ; Missing drive strength and slew rate ;
; BP1         ; Missing drive strength and slew rate ;
; com_out[0]  ; Missing drive strength and slew rate ;
; com_out[1]  ; Missing drive strength and slew rate ;
; com_out[2]  ; Missing drive strength and slew rate ;
; com_out[3]  ; Missing drive strength and slew rate ;
; com_out[4]  ; Missing drive strength and slew rate ;
; com_out[5]  ; Missing drive strength and slew rate ;
; com_out[6]  ; Missing drive strength and slew rate ;
; com_out[7]  ; Missing drive strength and slew rate ;
; com_out[8]  ; Missing drive strength and slew rate ;
; com_out[9]  ; Missing drive strength and slew rate ;
; com_out[10] ; Missing drive strength and slew rate ;
; com_out[11] ; Missing drive strength and slew rate ;
; com_out[12] ; Missing drive strength and slew rate ;
; com_out[13] ; Missing drive strength and slew rate ;
; com_out[14] ; Missing drive strength and slew rate ;
; com_out[15] ; Missing drive strength and slew rate ;
; databus[0]  ; Missing drive strength and slew rate ;
; databus[1]  ; Missing drive strength and slew rate ;
; databus[2]  ; Missing drive strength and slew rate ;
; databus[3]  ; Missing drive strength and slew rate ;
; databus[4]  ; Missing drive strength and slew rate ;
; databus[5]  ; Missing drive strength and slew rate ;
; databus[6]  ; Missing drive strength and slew rate ;
; databus[7]  ; Missing drive strength and slew rate ;
; databus[8]  ; Missing drive strength and slew rate ;
; databus[9]  ; Missing drive strength and slew rate ;
; databus[10] ; Missing drive strength and slew rate ;
; databus[11] ; Missing drive strength and slew rate ;
; databus[12] ; Missing drive strength and slew rate ;
; databus[13] ; Missing drive strength and slew rate ;
; databus[14] ; Missing drive strength and slew rate ;
; databus[15] ; Missing drive strength and slew rate ;
; muxans[0]   ; Missing drive strength and slew rate ;
; muxans[1]   ; Missing drive strength and slew rate ;
; muxans[2]   ; Missing drive strength and slew rate ;
; muxans[3]   ; Missing drive strength and slew rate ;
; muxans[4]   ; Missing drive strength and slew rate ;
; muxans[5]   ; Missing drive strength and slew rate ;
; muxans[6]   ; Missing drive strength and slew rate ;
; muxans[7]   ; Missing drive strength and slew rate ;
; muxans[8]   ; Missing drive strength and slew rate ;
; muxans[9]   ; Missing drive strength and slew rate ;
; muxans[10]  ; Missing drive strength and slew rate ;
; muxans[11]  ; Missing drive strength and slew rate ;
; muxans[12]  ; Missing drive strength and slew rate ;
; muxans[13]  ; Missing drive strength and slew rate ;
; muxans[14]  ; Missing drive strength and slew rate ;
; muxans[15]  ; Missing drive strength and slew rate ;
; state[0]    ; Missing drive strength and slew rate ;
; state[1]    ; Missing drive strength and slew rate ;
; state[2]    ; Missing drive strength and slew rate ;
; state[3]    ; Missing drive strength and slew rate ;
; state[4]    ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+-----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                     ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Location ;                ;              ; ADCLK       ; PIN_127       ; QSF Assignment ;
; Location ;                ;              ; ADCSN       ; PIN_129       ; QSF Assignment ;
; Location ;                ;              ; ADDAT       ; PIN_128       ; QSF Assignment ;
; Location ;                ;              ; EPCS_ASDI   ; PIN_6         ; QSF Assignment ;
; Location ;                ;              ; EPCS_DATA   ; PIN_13        ; QSF Assignment ;
; Location ;                ;              ; EPCS_NCS    ; PIN_8         ; QSF Assignment ;
; Location ;                ;              ; EP_DCLK     ; PIN_12        ; QSF Assignment ;
; Location ;                ;              ; FLASH_CLK   ; PIN_10        ; QSF Assignment ;
; Location ;                ;              ; FLASH_CS    ; PIN_11        ; QSF Assignment ;
; Location ;                ;              ; FLASH_DI    ; PIN_7         ; QSF Assignment ;
; Location ;                ;              ; FLASH_DO    ; PIN_23        ; QSF Assignment ;
; Location ;                ;              ; F_TCK       ; PIN_16        ; QSF Assignment ;
; Location ;                ;              ; F_TDI       ; PIN_15        ; QSF Assignment ;
; Location ;                ;              ; F_TDO       ; PIN_20        ; QSF Assignment ;
; Location ;                ;              ; F_TMS       ; PIN_18        ; QSF Assignment ;
; Location ;                ;              ; H_SYNC      ; PIN_100       ; QSF Assignment ;
; Location ;                ;              ; IRDA        ; PIN_132       ; QSF Assignment ;
; Location ;                ;              ; KEY1        ; PIN_90        ; QSF Assignment ;
; Location ;                ;              ; KEY2        ; PIN_91        ; QSF Assignment ;
; Location ;                ;              ; KEY3        ; PIN_88        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK     ; PIN_99        ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT     ; PIN_98        ; QSF Assignment ;
; Location ;                ;              ; RXD         ; PIN_86        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A0    ; PIN_77        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A1    ; PIN_80        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A10   ; PIN_76        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A11   ; PIN_66        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A12   ; PIN_65        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A2    ; PIN_83        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A3    ; PIN_84        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A4    ; PIN_72        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A5    ; PIN_71        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A6    ; PIN_70        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A7    ; PIN_69        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A8    ; PIN_68        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_A9    ; PIN_67        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_BA0   ; PIN_73        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_BA1   ; PIN_75        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CAS_N ; PIN_44        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CKE   ; PIN_64        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CLK   ; PIN_60        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_CS_N  ; PIN_74        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ0   ; PIN_30        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ1   ; PIN_28        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ10  ; PIN_54        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ11  ; PIN_53        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ12  ; PIN_52        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ13  ; PIN_51        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ14  ; PIN_50        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ15  ; PIN_49        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ2   ; PIN_32        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ3   ; PIN_31        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ4   ; PIN_33        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ5   ; PIN_34        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ6   ; PIN_38        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ7   ; PIN_39        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ8   ; PIN_58        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQ9   ; PIN_55        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQMH  ; PIN_59        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_DQML  ; PIN_42        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_RAS_N ; PIN_46        ; QSF Assignment ;
; Location ;                ;              ; SDRAM_WE_N  ; PIN_43        ; QSF Assignment ;
; Location ;                ;              ; TXD         ; PIN_87        ; QSF Assignment ;
; Location ;                ;              ; V_B[0]      ; PIN_103       ; QSF Assignment ;
; Location ;                ;              ; V_B[1]      ; PIN_104       ; QSF Assignment ;
; Location ;                ;              ; V_B[2]      ; PIN_105       ; QSF Assignment ;
; Location ;                ;              ; V_B[3]      ; PIN_106       ; QSF Assignment ;
; Location ;                ;              ; V_B[4]      ; PIN_110       ; QSF Assignment ;
; Location ;                ;              ; V_G[0]      ; PIN_111       ; QSF Assignment ;
; Location ;                ;              ; V_G[1]      ; PIN_112       ; QSF Assignment ;
; Location ;                ;              ; V_G[2]      ; PIN_113       ; QSF Assignment ;
; Location ;                ;              ; V_G[3]      ; PIN_114       ; QSF Assignment ;
; Location ;                ;              ; V_G[4]      ; PIN_115       ; QSF Assignment ;
; Location ;                ;              ; V_G[5]      ; PIN_119       ; QSF Assignment ;
; Location ;                ;              ; V_R[0]      ; PIN_120       ; QSF Assignment ;
; Location ;                ;              ; V_R[1]      ; PIN_121       ; QSF Assignment ;
; Location ;                ;              ; V_R[2]      ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; V_R[3]      ; PIN_125       ; QSF Assignment ;
; Location ;                ;              ; V_R[4]      ; PIN_126       ; QSF Assignment ;
; Location ;                ;              ; V_SYNC      ; PIN_101       ; QSF Assignment ;
+----------+----------------+--------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4554 ) ; 0.00 % ( 0 / 4554 )        ; 0.00 % ( 0 / 4554 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4554 ) ; 0.00 % ( 0 / 4554 )        ; 0.00 % ( 0 / 4554 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1400 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 301 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2843 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 3,122 / 6,272 ( 50 % )      ;
;     -- Combinational with no register       ; 819                         ;
;     -- Register only                        ; 1164                        ;
;     -- Combinational with a register        ; 1139                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 1097                        ;
;     -- 3 input functions                    ; 603                         ;
;     -- <=2 input functions                  ; 258                         ;
;     -- Register only                        ; 1164                        ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1820                        ;
;     -- arithmetic mode                      ; 138                         ;
;                                             ;                             ;
; Total registers*                            ; 2,303 / 6,684 ( 34 % )      ;
;     -- Dedicated logic registers            ; 2,303 / 6,272 ( 37 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )             ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 256 / 392 ( 65 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 68 / 92 ( 74 % )            ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )              ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )              ;
;                                             ;                             ;
; Global signals                              ; 10                          ;
; M9Ks                                        ; 30 / 30 ( 100 % )           ;
; Total block memory bits                     ; 235,520 / 276,480 ( 85 % )  ;
; Total block memory implementation bits      ; 276,480 / 276,480 ( 100 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )              ;
; PLLs                                        ; 0 / 2 ( 0 % )               ;
; Global clocks                               ; 10 / 10 ( 100 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 8% / 7% / 9%                ;
; Peak interconnect usage (total/H/V)         ; 16% / 15% / 18%             ;
; Maximum fan-out                             ; 1090                        ;
; Highest non-global fan-out                  ; 828                         ;
; Total fan-out                               ; 15610                       ;
; Average fan-out                             ; 2.97                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                              ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                ; Low                            ; Low                            ;
;                                             ;                     ;                    ;                                ;                                ;
; Total logic elements                        ; 964 / 6272 ( 15 % ) ; 193 / 6272 ( 3 % ) ; 1965 / 6272 ( 31 % )           ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 621                 ; 71                 ; 127                            ; 0                              ;
;     -- Register only                        ; 78                  ; 14                 ; 1072                           ; 0                              ;
;     -- Combinational with a register        ; 265                 ; 108                ; 766                            ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 555                 ; 68                 ; 474                            ; 0                              ;
;     -- 3 input functions                    ; 248                 ; 70                 ; 285                            ; 0                              ;
;     -- <=2 input functions                  ; 83                  ; 41                 ; 134                            ; 0                              ;
;     -- Register only                        ; 78                  ; 14                 ; 1072                           ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Logic elements by mode                      ;                     ;                    ;                                ;                                ;
;     -- normal mode                          ; 841                 ; 171                ; 808                            ; 0                              ;
;     -- arithmetic mode                      ; 45                  ; 8                  ; 85                             ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Total registers                             ; 343                 ; 122                ; 1838                           ; 0                              ;
;     -- Dedicated logic registers            ; 343 / 6272 ( 5 % )  ; 122 / 6272 ( 2 % ) ; 1838 / 6272 ( 29 % )           ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                   ; 0                  ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 76 / 392 ( 19 % )   ; 18 / 392 ( 5 % )   ; 169 / 392 ( 43 % )             ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                    ;                                ;                                ;
; Virtual pins                                ; 0                   ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 68                  ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048                ; 0                  ; 233472                         ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                  ; 267264                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 30 ( 3 % )      ; 0 / 30 ( 0 % )     ; 29 / 30 ( 96 % )               ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )    ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                    ;                                ;                                ;
; Connections                                 ;                     ;                    ;                                ;                                ;
;     -- Input Connections                    ; 110                 ; 176                ; 2290                           ; 0                              ;
;     -- Registered Input Connections         ; 58                  ; 132                ; 1951                           ; 0                              ;
;     -- Output Connections                   ; 2343                ; 232                ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 137                 ; 231                ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Internal Connections                        ;                     ;                    ;                                ;                                ;
;     -- Total Connections                    ; 6780                ; 1238               ; 10135                          ; 5                              ;
;     -- Registered Connections               ; 1074                ; 880                ; 6715                           ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; External Connections                        ;                     ;                    ;                                ;                                ;
;     -- Top                                  ; 96                  ; 227                ; 2130                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 227                 ; 20                 ; 161                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 2130                ; 161                ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                  ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Partition Interface                         ;                     ;                    ;                                ;                                ;
;     -- Input Ports                          ; 20                  ; 33                 ; 287                            ; 0                              ;
;     -- Output Ports                         ; 117                 ; 50                 ; 240                            ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                  ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Registered Ports                            ;                     ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                  ; 91                             ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 39                 ; 229                            ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Port Connectivity                           ;                     ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 7                  ; 6                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 1                  ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                  ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 1                  ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                  ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 20                 ; 229                            ; 0                              ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_SYSTEM ; 24    ; 2        ; 0            ; 11           ; 14           ; 976                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY4       ; 89    ; 5        ; 34           ; 12           ; 14           ; 123                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; BP1         ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_A        ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_B        ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_C        ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_D        ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_DP       ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_E        ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN1      ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN2      ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN3      ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN4      ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_F        ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_G        ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; com_out[0]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[10] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[11] ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[12] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[13] ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[14] ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[15] ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[1]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[2]  ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[3]  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[4]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[5]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[6]  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[7]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[8]  ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; com_out[9]  ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[0]  ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[10] ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[11] ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[12] ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[13] ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[14] ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[15] ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[1]  ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[2]  ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[3]  ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[4]  ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[5]  ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[6]  ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[7]  ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[8]  ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; databus[9]  ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[0]   ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[10]  ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[11]  ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[12]  ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[13]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[14]  ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[15]  ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[1]   ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[2]   ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[3]   ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[4]   ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[5]   ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[6]   ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[7]   ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[8]   ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; muxans[9]   ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; state[0]    ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; state[1]    ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; state[2]    ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; state[3]    ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; state[4]    ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; muxans[5]               ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; muxans[4]               ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; muxans[14]              ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; muxans[3]               ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; databus[14]             ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; com_out[3]              ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; DS_EN1                  ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; DS_EN4                  ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; DS_F                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 9 / 11 ( 82 % )   ; 2.5V          ; --           ;
; 2        ; 3 / 8 ( 38 % )    ; 2.5V          ; --           ;
; 3        ; 6 / 11 ( 55 % )   ; 2.5V          ; --           ;
; 4        ; 11 / 14 ( 79 % )  ; 2.5V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 6        ; 8 / 10 ( 80 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; DS_C                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; DS_G                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; DS_DP                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; muxans[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; muxans[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; CLK_SYSTEM                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; muxans[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; com_out[11]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; com_out[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; com_out[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; com_out[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; muxans[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; com_out[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 73         ; 3        ; com_out[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; com_out[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; muxans[13]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; databus[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; databus[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; databus[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; databus[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; databus[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; databus[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; databus[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; databus[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; muxans[15]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; state[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 104        ; 5        ; databus[6]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 76       ; 106        ; 5        ; databus[10]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; databus[13]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; state[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; databus[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; state[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; BP1                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; muxans[5]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; muxans[4]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; KEY4                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; muxans[14]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; muxans[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; muxans[10]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; databus[14]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; muxans[6]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; muxans[7]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; com_out[9]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; com_out[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 154        ; 7        ; state[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; muxans[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; state[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; muxans[11]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; muxans[12]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; databus[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; databus[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; databus[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; com_out[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; com_out[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; com_out[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; com_out[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; com_out[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; com_out[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; com_out[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; DS_EN1                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; DS_EN3                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; DS_EN2                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; DS_EN4                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; DS_F                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; DS_D                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; DS_E                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; DS_A                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; DS_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU16bit                                                                                      ; 3122 (101)  ; 2303 (0)                  ; 0 (0)         ; 235520      ; 30   ; 0            ; 0       ; 0         ; 68   ; 0            ; 819 (85)     ; 1164 (0)          ; 1139 (60)        ; |CPU16bit                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |ALU:b2v_inst7|                                                                             ; 132 (132)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 0 (0)             ; 2 (2)            ; |CPU16bit|ALU:b2v_inst7                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |Contrlblock:b2v_inst|                                                                      ; 101 (101)   ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 47 (47)          ; |CPU16bit|Contrlblock:b2v_inst                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |REG_AR7:b2v_inst11|                                                                        ; 136 (136)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 48 (48)           ; 80 (80)          ; |CPU16bit|REG_AR7:b2v_inst11                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |addrReg:b2v_addrReg|                                                                       ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |CPU16bit|addrReg:b2v_addrReg                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |buffer:b2v_buffer|                                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CPU16bit|buffer:b2v_buffer                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |clkdiv:b2v_inst1|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CPU16bit|clkdiv:b2v_inst1                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |clkstep:b2v_inst3|                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CPU16bit|clkstep:b2v_inst3                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |instrReg:b2v_inst2|                                                                        ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 11 (11)          ; |CPU16bit|instrReg:b2v_inst2                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |memory_ram:b2v_inst18|                                                                     ; 79 (0)      ; 43 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 4 (0)             ; 39 (0)           ; |CPU16bit|memory_ram:b2v_inst18                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |altsyncram:altsyncram_component|                                                        ; 79 (0)      ; 43 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 4 (0)             ; 39 (0)           ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram_62j1:auto_generated|                                                      ; 79 (0)      ; 43 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 4 (0)             ; 39 (0)           ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_va92:altsyncram1|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1                                                                                                                                                                                                                                                                       ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                        ; 79 (55)     ; 43 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (21)      ; 4 (4)             ; 39 (30)          ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                         ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                            ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                      ; work         ;
;    |mux_ans:b2v_inst17|                                                                        ; 270 (270)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 269 (269)    ; 0 (0)             ; 1 (1)            ; |CPU16bit|mux_ans:b2v_inst17                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |mux_div_reg:b2v_inst9|                                                                     ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |CPU16bit|mux_div_reg:b2v_inst9                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |programReg:b2v_programReg|                                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CPU16bit|programReg:b2v_programReg                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |shiftReg:b2v_inst8|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|shiftReg:b2v_inst8                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                          ; 193 (1)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (1)       ; 14 (0)            ; 108 (0)          ; |CPU16bit|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                           ; 192 (151)   ; 122 (94)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (57)      ; 14 (14)           ; 108 (83)         ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                           ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |CPU16bit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                            ; 1965 (229)  ; 1838 (228)                ; 0 (0)         ; 233472      ; 29   ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (1)      ; 1072 (228)        ; 766 (0)          ; |CPU16bit|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                  ; 1736 (0)    ; 1610 (0)                  ; 0 (0)         ; 233472      ; 29   ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (0)      ; 844 (0)           ; 766 (0)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                              ; 1736 (571)  ; 1610 (538)                ; 0 (0)         ; 233472      ; 29   ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (33)     ; 844 (481)         ; 766 (55)         ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                   ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ; work         ;
;                |lpm_decode:wdecoder|                                                           ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ; work         ;
;                   |decode_dvf:auto_generated|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                               ; work         ;
;                |lpm_mux:mux|                                                                   ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                 ; work         ;
;                   |mux_rsc:auto_generated|                                                     ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 233472      ; 29   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_2424:auto_generated|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 233472      ; 29   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated                                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                   ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ; work         ;
;             |lpm_shiftreg:status_register|                                                     ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                          ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                       ; 99 (99)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 11 (11)           ; 56 (56)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ; work         ;
;             |sld_ela_control:ela_control|                                                      ; 737 (1)     ; 705 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 295 (0)           ; 410 (1)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|    ; 721 (0)     ; 689 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 282 (0)           ; 407 (0)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                     ; work         ;
;                   |sld_ela_trigger_lmo:auto_generated|                                         ; 721 (0)     ; 689 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 282 (0)           ; 407 (0)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated                                                                                                                                  ; work         ;
;                      |sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|                 ; 721 (33)    ; 689 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 282 (0)           ; 407 (406)        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1                                                                          ; work         ;
;                         |lpm_compare:constant_compare_301|                                     ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_compare:constant_compare_301                                         ; work         ;
;                            |cmpr_cmk:auto_generated|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_compare:constant_compare_301|cmpr_cmk:auto_generated                 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_300|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 9 (9)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_303|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_303                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_306|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_306                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_309|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_312|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_312                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_315|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_315                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_318|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_318                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_321|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_321                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_324|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_324                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_327|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_327                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_330|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_330                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_333|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_333                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_336|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_336                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_339|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_339                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_342|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_342                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_345|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_348|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                     ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 3 (3)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_354|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_354                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                           ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_10                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_121                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_13                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_151                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_163|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_163                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_166|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_166                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_169|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_169                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_172|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_172                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_175|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_175                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_178|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_178                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_181|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_181                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_187|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_187                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_190|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_190                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_193|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_193                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_196|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_196                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_19                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_1                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_220                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_223                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_226                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_229                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_22                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_232                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_235                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_238                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_241                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_244|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_244                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_247|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_247                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_253                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_256                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_259                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_25                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_262                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_277                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_280                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_283                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_286                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_289                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_28                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_292                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_295                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_298|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_298                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_304|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_304                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_304|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_307|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_307                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_307|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_310|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_310                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_310|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_313|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_313                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_313|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_316|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_316                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_316|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_319|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_319                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_319|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_322|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_322                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_322|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_325|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_325                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_325|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_328|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_328                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_328|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_331|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_331                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_331|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_334|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_334                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_334|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_337|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_337                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_337|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_340|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_340                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_340|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_343|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_343                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_343|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_346|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_346                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_346|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_349|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_349                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_349|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_34                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_355|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_355                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_355|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_358|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_358                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_358|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_361|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_361                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_361|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_364|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_364                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_364|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_367|                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_367                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_367|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_37                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_40                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_43                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_46                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_49                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_4                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_52                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_7                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                 ; 11 (1)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 2 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst| ; 200 (10)    ; 184 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 184 (0)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                     ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ; work         ;
;                   |cntr_1ii:auto_generated|                                                    ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                                                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                              ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ; work         ;
;                   |cntr_g9j:auto_generated|                                                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                    ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ; work         ;
;                   |cntr_ggi:auto_generated|                                                    ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                       ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ; work         ;
;                   |cntr_23j:auto_generated|                                                    ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                              ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                               ; 114 (114)   ; 114 (114)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 114 (114)        ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                            ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                            ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |CPU16bit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ; work         ;
;    |tb:b2v_inst4|                                                                              ; 82 (82)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 43 (43)          ; |CPU16bit|tb:b2v_inst4                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |workReg:b2v_inst6|                                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CPU16bit|workReg:b2v_inst6                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
+------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; DS_A        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_B        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_E        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_F        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN1      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN2      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN3      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN4      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_C        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_D        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_G        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_DP       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BP1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; com_out[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; databus[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; muxans[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; state[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; state[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; state[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; state[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; state[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY4        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK_SYSTEM  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; KEY4                ;                   ;         ;
; CLK_SYSTEM          ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK_SYSTEM                                                                                                                                                                                                                                                                                          ; PIN_24             ; 975     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Contrlblock:b2v_inst|Selector9~0                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y14_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|WideOr0~2                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y14_N20 ; 2       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|WideOr17                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y20_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|WideOr17~0                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y14_N24 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|WideOr21~0                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y14_N16 ; 3       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|WideOr6~0                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N28 ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Contrlblock:b2v_inst|current_state.mux9                                                                                                                                                                                                                                                             ; FF_X23_Y14_N19     ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|mdsel                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y14_N28 ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|muxsel[3]~0                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y10_N18 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|muxsel[3]~28                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y10_N20 ; 9       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Contrlblock:b2v_inst|shiftSel[1]                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y12_N28 ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DataBus_ALTERA_SYNTHESIZED[0]~164                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y17_N18 ; 41      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; KEY4                                                                                                                                                                                                                                                                                                ; PIN_89             ; 123     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~0                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~1                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~2                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~3                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~4                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~5                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y19_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~6                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; REG_AR7:b2v_inst11|Decoder0~7                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y19_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SYNTHESIZED_WIRE_1                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y14_N30 ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; SYNTHESIZED_WIRE_10                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y11_N26 ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; SYNTHESIZED_WIRE_14                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y14_N12 ; 32      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; SYNTHESIZED_WIRE_4                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y14_N2  ; 128     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 1090    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clkdiv:b2v_inst1|STEP                                                                                                                                                                                                                                                                               ; FF_X31_Y10_N25     ; 64      ; Async. clear, Clock        ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_4                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y11_N28 ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_5                                                                                                                                                                                                                                                                ; FF_X25_Y11_N25     ; 33      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_6                                                                                                                                                                                                                                                                ; FF_X25_Y11_N27     ; 7       ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                       ; LCCOMB_X12_Y16_N22 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                          ; LCCOMB_X12_Y16_N10 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                          ; LCCOMB_X12_Y16_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                          ; LCCOMB_X11_Y18_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~10                                                                                                                                                               ; LCCOMB_X11_Y18_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~2                                                                                                                                                                ; LCCOMB_X12_Y18_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~15                                                                                                                     ; LCCOMB_X11_Y13_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12                                                                                                                ; LCCOMB_X11_Y13_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                                                ; LCCOMB_X10_Y13_N8  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[0]~98                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y17_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[10]~86                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y16_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[12]~82                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y18_N10 ; 3       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[12]~93                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y18_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[14]~96                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y18_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[15]~84                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y17_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[17]~88                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y17_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[17]~89                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y17_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[19]~107                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y17_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[1]~81                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y17_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[1]~83                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y17_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[22]~104                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y15_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[22]~106                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y15_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[22]~108                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y18_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[22]~109                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y18_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[23]~99                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y17_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[24]~90                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y18_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[25]~100                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y18_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[27]~101                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y17_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[28]~91                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y15_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[28]~92                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y18_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[29]~102                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y18_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[2]~95                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y16_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[4]~97                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y17_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[5]~80                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y17_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[6]~94                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y16_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[7]~103                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y17_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[7]~105                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y17_N8  ; 2       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[7]~85                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y17_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; mux_ans:b2v_inst17|c[7]~87                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y16_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X10_Y20_N9      ; 60      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X10_Y11_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X10_Y11_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X10_Y14_N22 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                       ; LCCOMB_X10_Y15_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X10_Y11_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; FF_X11_Y14_N1      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                       ; LCCOMB_X11_Y14_N8  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; FF_X12_Y14_N21     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16                                                                                                                                                                                                                      ; LCCOMB_X11_Y14_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                         ; FF_X12_Y15_N5      ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                         ; FF_X12_Y15_N27     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                         ; LCCOMB_X11_Y16_N10 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                   ; LCCOMB_X9_Y11_N26  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                   ; LCCOMB_X10_Y11_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                            ; LCCOMB_X11_Y14_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                ; LCCOMB_X11_Y14_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14                                                                                                                                                                                                               ; LCCOMB_X11_Y14_N14 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; LCCOMB_X10_Y11_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                            ; LCCOMB_X11_Y11_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                            ; LCCOMB_X10_Y11_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X9_Y17_N29      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X10_Y17_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X10_Y17_N29     ; 59      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X10_Y17_N27     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X10_Y17_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X12_Y17_N1      ; 40      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X14_Y9_N0   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X14_Y9_N18  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X17_Y6_N27      ; 32      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X17_Y6_N28  ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; LCCOMB_X11_Y9_N16  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; LCCOMB_X11_Y9_N26  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X12_Y11_N9      ; 828     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]~1                                                                                                                                       ; LCCOMB_X10_Y9_N22  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X17_Y6_N10  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X17_Y6_N2   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X12_Y5_N28  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X16_Y4_N0   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated|counter_reg_bit[6]~0 ; LCCOMB_X13_Y4_N30  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X12_Y5_N24  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X13_Y5_N2   ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X13_Y4_N24  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~13                                                                                                                                                     ; LCCOMB_X10_Y7_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                 ; LCCOMB_X10_Y7_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X8_Y9_N16   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]~34                                                                                                                                                                   ; LCCOMB_X10_Y9_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; LCCOMB_X10_Y9_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X11_Y9_N14  ; 599     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tb:b2v_inst4|LessThan0~3                                                                                                                                                                                                                                                                            ; LCCOMB_X13_Y21_N6  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                      ;
+--------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_SYSTEM                           ; PIN_24             ; 975     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; Contrlblock:b2v_inst|WideOr6~0       ; LCCOMB_X22_Y14_N28 ; 5       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; SYNTHESIZED_WIRE_1                   ; LCCOMB_X22_Y14_N30 ; 16      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; SYNTHESIZED_WIRE_10                  ; LCCOMB_X25_Y11_N26 ; 14      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; SYNTHESIZED_WIRE_14                  ; LCCOMB_X24_Y14_N12 ; 32      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; SYNTHESIZED_WIRE_4                   ; LCCOMB_X23_Y14_N2  ; 128     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TCKUTAP         ; JTAG_X1_Y12_N0     ; 1090    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clkdiv:b2v_inst1|STEP                ; FF_X31_Y10_N25     ; 64      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_5 ; FF_X25_Y11_N25     ; 33      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_6 ; FF_X25_Y11_N27     ; 7       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+--------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                  ; 828     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                          ; 599     ;
; Contrlblock:b2v_inst|muxsel[3]~2                                                                                                                                                                                                                                                                                                                       ; 136     ;
; KEY4~input                                                                                                                                                                                                                                                                                                                                             ; 123     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                          ; 115     ;
; Contrlblock:b2v_inst|muxsel[2]~7                                                                                                                                                                                                                                                                                                                       ; 95      ;
; Contrlblock:b2v_inst|muxsel[1]~12                                                                                                                                                                                                                                                                                                                      ; 71      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                ; 61      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                  ; 60      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                       ; 59      ;
; Contrlblock:b2v_inst|regSel[1]                                                                                                                                                                                                                                                                                                                         ; 57      ;
; Contrlblock:b2v_inst|regSel[0]                                                                                                                                                                                                                                                                                                                         ; 57      ;
; Contrlblock:b2v_inst|muxsel[0]~17                                                                                                                                                                                                                                                                                                                      ; 57      ;
; Contrlblock:b2v_inst|aluSel[3]                                                                                                                                                                                                                                                                                                                         ; 52      ;
; Contrlblock:b2v_inst|mdsel                                                                                                                                                                                                                                                                                                                             ; 52      ;
; DataBus_ALTERA_SYNTHESIZED[0]~164                                                                                                                                                                                                                                                                                                                      ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                      ; 40      ;
; Contrlblock:b2v_inst|aluSel[1]                                                                                                                                                                                                                                                                                                                         ; 39      ;
; Contrlblock:b2v_inst|aluSel[0]                                                                                                                                                                                                                                                                                                                         ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                       ; 37      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                            ; 36      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                          ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]~34                                                                                                                                                                                                                      ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                ; 32      ;
; Contrlblock:b2v_inst|Selector10~0                                                                                                                                                                                                                                                                                                                      ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                           ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                            ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                                                                              ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                                                                               ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                                                                               ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                            ; 30      ;
; SYNTHESIZED_WIRE_7                                                                                                                                                                                                                                                                                                                                     ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                               ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                        ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                      ; 27      ;
; Contrlblock:b2v_inst|regSel[2]                                                                                                                                                                                                                                                                                                                         ; 27      ;
; Contrlblock:b2v_inst|current_state.mux4t1                                                                                                                                                                                                                                                                                                              ; 27      ;
; DataBus_ALTERA_SYNTHESIZED[14]~137                                                                                                                                                                                                                                                                                                                     ; 26      ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_5                                                                                                                                                                                                                                                                                                                   ; 26      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                    ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                             ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                                   ; 24      ;
; DataBus_ALTERA_SYNTHESIZED[12]~122                                                                                                                                                                                                                                                                                                                     ; 24      ;
; DataBus_ALTERA_SYNTHESIZED[11]~113                                                                                                                                                                                                                                                                                                                     ; 24      ;
; DataBus_ALTERA_SYNTHESIZED[2]~58                                                                                                                                                                                                                                                                                                                       ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                  ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                  ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                   ; 23      ;
; DataBus_ALTERA_SYNTHESIZED[6]~82                                                                                                                                                                                                                                                                                                                       ; 23      ;
; DataBus_ALTERA_SYNTHESIZED[5]~76                                                                                                                                                                                                                                                                                                                       ; 23      ;
; DataBus_ALTERA_SYNTHESIZED[4]~70                                                                                                                                                                                                                                                                                                                       ; 23      ;
; DataBus_ALTERA_SYNTHESIZED[3]~64                                                                                                                                                                                                                                                                                                                       ; 23      ;
; DataBus_ALTERA_SYNTHESIZED[1]~52                                                                                                                                                                                                                                                                                                                       ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                            ; 22      ;
; DataBus_ALTERA_SYNTHESIZED[13]~131                                                                                                                                                                                                                                                                                                                     ; 22      ;
; DataBus_ALTERA_SYNTHESIZED[10]~106                                                                                                                                                                                                                                                                                                                     ; 22      ;
; DataBus_ALTERA_SYNTHESIZED[8]~94                                                                                                                                                                                                                                                                                                                       ; 22      ;
; DataBus_ALTERA_SYNTHESIZED[7]~88                                                                                                                                                                                                                                                                                                                       ; 22      ;
; DataBus_ALTERA_SYNTHESIZED[0]~46                                                                                                                                                                                                                                                                                                                       ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                           ; 21      ;
; DataBus_ALTERA_SYNTHESIZED[9]~100                                                                                                                                                                                                                                                                                                                      ; 21      ;
; DataBus_ALTERA_SYNTHESIZED[15]~147                                                                                                                                                                                                                                                                                                                     ; 20      ;
; Contrlblock:b2v_inst|current_state.ljump5                                                                                                                                                                                                                                                                                                              ; 20      ;
; Contrlblock:b2v_inst|current_state.ljump4                                                                                                                                                                                                                                                                                                              ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                           ; 19      ;
; Contrlblock:b2v_inst|aluSel[2]                                                                                                                                                                                                                                                                                                                         ; 19      ;
; Contrlblock:b2v_inst|WideOr23~0                                                                                                                                                                                                                                                                                                                        ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                      ; 18      ;
; Contrlblock:b2v_inst|current_state.reset2                                                                                                                                                                                                                                                                                                              ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                       ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                            ; 17      ;
; Contrlblock:b2v_inst|shiftSel[1]                                                                                                                                                                                                                                                                                                                       ; 17      ;
; Contrlblock:b2v_inst|WideOr17~0                                                                                                                                                                                                                                                                                                                        ; 17      ;
; Contrlblock:b2v_inst|mdRd                                                                                                                                                                                                                                                                                                                              ; 17      ;
; Contrlblock:b2v_inst|WideOr4~3                                                                                                                                                                                                                                                                                                                         ; 17      ;
; Contrlblock:b2v_inst|current_state.mux2                                                                                                                                                                                                                                                                                                                ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                 ; 16      ;
; Contrlblock:b2v_inst|Selector9~0                                                                                                                                                                                                                                                                                                                       ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~7                                                                                                                                                                                                                                                                                                                          ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~6                                                                                                                                                                                                                                                                                                                          ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~5                                                                                                                                                                                                                                                                                                                          ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~4                                                                                                                                                                                                                                                                                                                          ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~3                                                                                                                                                                                                                                                                                                                          ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~2                                                                                                                                                                                                                                                                                                                          ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~1                                                                                                                                                                                                                                                                                                                          ; 16      ;
; ALU:b2v_inst7|Mux9~1                                                                                                                                                                                                                                                                                                                                   ; 16      ;
; tb:b2v_inst4|LessThan0~3                                                                                                                                                                                                                                                                                                                               ; 16      ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~2                                                                                                                                                                                                                   ; 16      ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                                                             ; 16      ;
; REG_AR7:b2v_inst11|Decoder0~0                                                                                                                                                                                                                                                                                                                          ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                       ; 15      ;
; ALU:b2v_inst7|Mux9~0                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; ALU:b2v_inst7|Mux1~0                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; Contrlblock:b2v_inst|WideOr10~0                                                                                                                                                                                                                                                                                                                        ; 15      ;
; Contrlblock:b2v_inst|WideOr15~1                                                                                                                                                                                                                                                                                                                        ; 15      ;
; Contrlblock:b2v_inst|WideOr15~0                                                                                                                                                                                                                                                                                                                        ; 15      ;
; mux_ans:b2v_inst17|Selector6~0                                                                                                                                                                                                                                                                                                                         ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                              ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                     ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                              ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                                                                        ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]~1                                                                                                                                                                                          ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                        ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                              ; 13      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                             ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                      ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                              ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                              ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                         ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                            ; 11      ;
; tb:b2v_inst4|ds_reg[0]~0                                                                                                                                                                                                                                                                                                                               ; 11      ;
; mux_ans:b2v_inst17|Mux2~4                                                                                                                                                                                                                                                                                                                              ; 11      ;
; mux_ans:b2v_inst17|Selector5~2                                                                                                                                                                                                                                                                                                                         ; 11      ;
; mux_ans:b2v_inst17|Mux2~0                                                                                                                                                                                                                                                                                                                              ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][15]                                                                                                                                                                                                                                                                                                                      ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][14]                                                                                                                                                                                                                                                                                                                      ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][13]                                                                                                                                                                                                                                                                                                                      ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][12]                                                                                                                                                                                                                                                                                                                      ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][11]                                                                                                                                                                                                                                                                                                                      ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][10]                                                                                                                                                                                                                                                                                                                      ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][9]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][8]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][7]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][6]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][5]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][4]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][3]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][2]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][1]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; REG_AR7:b2v_inst11|ramdata[0][0]                                                                                                                                                                                                                                                                                                                       ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14                                                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                                                            ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                                                                                                                            ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16                                                                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                            ; 10      ;
; tb:b2v_inst4|ds_reg[0]~1                                                                                                                                                                                                                                                                                                                               ; 10      ;
; Contrlblock:b2v_inst|current_state.mux6                                                                                                                                                                                                                                                                                                                ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                        ; 9       ;
; Contrlblock:b2v_inst|muxsel[3]~28                                                                                                                                                                                                                                                                                                                      ; 9       ;
; Contrlblock:b2v_inst|current_state.mux9                                                                                                                                                                                                                                                                                                                ; 9       ;
; Contrlblock:b2v_inst|current_state.ljump1                                                                                                                                                                                                                                                                                                              ; 9       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                      ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                        ; 8       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                             ; 8       ;
; SYNTHESIZED_WIRE_8                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; Contrlblock:b2v_inst|current_state.mux3                                                                                                                                                                                                                                                                                                                ; 8       ;
; Contrlblock:b2v_inst|current_state.ld3                                                                                                                                                                                                                                                                                                                 ; 8       ;
; mux_ans:b2v_inst17|Mux0~17                                                                                                                                                                                                                                                                                                                             ; 8       ;
; mux_ans:b2v_inst17|Mux0~15                                                                                                                                                                                                                                                                                                                             ; 8       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                      ; 8       ;
; tb:b2v_inst4|times[15]                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated|counter_reg_bit[6]~0                                                    ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                      ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                        ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                        ; 7       ;
; Contrlblock:b2v_inst|WideOr17                                                                                                                                                                                                                                                                                                                          ; 7       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~10                                                                                                                                                                                                                  ; 7       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                          ; 7       ;
; instrReg:b2v_inst2|instrout[12]                                                                                                                                                                                                                                                                                                                        ; 7       ;
; instrReg:b2v_inst2|instrout[13]                                                                                                                                                                                                                                                                                                                        ; 7       ;
; Contrlblock:b2v_inst|current_state.adds3                                                                                                                                                                                                                                                                                                               ; 7       ;
; mux_ans:b2v_inst17|Mux0~21                                                                                                                                                                                                                                                                                                                             ; 7       ;
; mux_ans:b2v_inst17|Mux0~19                                                                                                                                                                                                                                                                                                                             ; 7       ;
; mux_ans:b2v_inst17|Mux0~4                                                                                                                                                                                                                                                                                                                              ; 7       ;
; Contrlblock:b2v_inst|muxsel_inter[0]                                                                                                                                                                                                                                                                                                                   ; 7       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                      ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                               ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                              ; 6       ;
; Contrlblock:b2v_inst|Selector2~2                                                                                                                                                                                                                                                                                                                       ; 6       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                                                                                                                                                                ; 6       ;
; DataBus_ALTERA_SYNTHESIZED[13]~161                                                                                                                                                                                                                                                                                                                     ; 6       ;
; DataBus_ALTERA_SYNTHESIZED[1]~149                                                                                                                                                                                                                                                                                                                      ; 6       ;
; DataBus_ALTERA_SYNTHESIZED[0]~148                                                                                                                                                                                                                                                                                                                      ; 6       ;
; Contrlblock:b2v_inst|current_state.mux7                                                                                                                                                                                                                                                                                                                ; 6       ;
; Contrlblock:b2v_inst|current_state.mux1                                                                                                                                                                                                                                                                                                                ; 6       ;
; Contrlblock:b2v_inst|current_state.execute                                                                                                                                                                                                                                                                                                             ; 6       ;
; Contrlblock:b2v_inst|current_state.mux4                                                                                                                                                                                                                                                                                                                ; 6       ;
; Contrlblock:b2v_inst|current_state.mux8                                                                                                                                                                                                                                                                                                                ; 6       ;
; mux_ans:b2v_inst17|Mux0~8                                                                                                                                                                                                                                                                                                                              ; 6       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                      ; 6       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                              ; 5       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                                                                                                   ; 5       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12                                                                                                                                                                   ; 5       ;
; instrReg:b2v_inst2|instrout[6]                                                                                                                                                                                                                                                                                                                         ; 5       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                                                                                                                                                         ; 5       ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_6                                                                                                                                                                                                                                                                                                                   ; 5       ;
; mux_ans:b2v_inst17|Decoder0~0                                                                                                                                                                                                                                                                                                                          ; 5       ;
; mux_div_reg:b2v_inst9|c[0]~0                                                                                                                                                                                                                                                                                                                           ; 5       ;
; tb:b2v_inst4|LessThan2~3                                                                                                                                                                                                                                                                                                                               ; 5       ;
; Contrlblock:b2v_inst|WideOr0~1                                                                                                                                                                                                                                                                                                                         ; 5       ;
; Contrlblock:b2v_inst|current_state.ljump3                                                                                                                                                                                                                                                                                                              ; 5       ;
; Contrlblock:b2v_inst|current_state.adds1                                                                                                                                                                                                                                                                                                               ; 5       ;
; Contrlblock:b2v_inst|current_state.ld1                                                                                                                                                                                                                                                                                                                 ; 5       ;
; Contrlblock:b2v_inst|current_state.adds2                                                                                                                                                                                                                                                                                                               ; 5       ;
; Contrlblock:b2v_inst|current_state.incPC1                                                                                                                                                                                                                                                                                                              ; 5       ;
; Contrlblock:b2v_inst|current_state.mux4t2                                                                                                                                                                                                                                                                                                              ; 5       ;
; Contrlblock:b2v_inst|current_state.ljump2                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux14~5                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux12~4                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux11~4                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux10~4                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux9~4                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux8~4                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux7~4                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux6~4                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux14~0                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux5~4                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux0~22                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux4~4                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux3~4                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux2~6                                                                                                                                                                                                                                                                                                                              ; 5       ;
; mux_ans:b2v_inst17|Mux0~13                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux0~11                                                                                                                                                                                                                                                                                                                             ; 5       ;
; mux_ans:b2v_inst17|Mux0~1                                                                                                                                                                                                                                                                                                                              ; 5       ;
; Contrlblock:b2v_inst|muxsel_inter[1]                                                                                                                                                                                                                                                                                                                   ; 5       ;
; tb:b2v_inst4|times[11]                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; tb:b2v_inst4|times[10]                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; tb:b2v_inst4|times[9]                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; tb:b2v_inst4|times[8]                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; tb:b2v_inst4|times[7]                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; tb:b2v_inst4|times[6]                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; tb:b2v_inst4|times[5]                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; tb:b2v_inst4|times[12]                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; tb:b2v_inst4|times[13]                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; tb:b2v_inst4|times[14]                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~13                                                                                                                                                                                                        ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~4                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[111]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[104]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[100]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                  ; 4       ;
; mux_ans:b2v_inst17|c[10]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; mux_ans:b2v_inst17|c[14]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; mux_ans:b2v_inst17|c[6]                                                                                                                                                                                                                                                                                                                                ; 4       ;
; mux_ans:b2v_inst17|Mux13~6                                                                                                                                                                                                                                                                                                                             ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3                                                                                                                                                                                                        ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2                                                                                                                                                                                                        ; 4       ;
; Contrlblock:b2v_inst|muxsel[3]~0                                                                                                                                                                                                                                                                                                                       ; 4       ;
; workReg:b2v_inst6|q[15]                                                                                                                                                                                                                                                                                                                                ; 4       ;
; workReg:b2v_inst6|q[14]                                                                                                                                                                                                                                                                                                                                ; 4       ;
; workReg:b2v_inst6|q[13]                                                                                                                                                                                                                                                                                                                                ; 4       ;
; workReg:b2v_inst6|q[12]                                                                                                                                                                                                                                                                                                                                ; 4       ;
; workReg:b2v_inst6|q[11]                                                                                                                                                                                                                                                                                                                                ; 4       ;
; workReg:b2v_inst6|q[10]                                                                                                                                                                                                                                                                                                                                ; 4       ;
; workReg:b2v_inst6|q[9]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; workReg:b2v_inst6|q[8]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; workReg:b2v_inst6|q[7]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; workReg:b2v_inst6|q[6]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; workReg:b2v_inst6|q[5]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; workReg:b2v_inst6|q[4]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; workReg:b2v_inst6|q[3]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; workReg:b2v_inst6|q[2]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; instrReg:b2v_inst2|instrout[7]                                                                                                                                                                                                                                                                                                                         ; 4       ;
; workReg:b2v_inst6|q[1]                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0                                                                                                                                                                                                        ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~15                                                                                                                                                                        ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                                                                                                                                                                                   ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                             ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                             ; 4       ;
; Contrlblock:b2v_inst|Decoder0~0                                                                                                                                                                                                                                                                                                                        ; 4       ;
; instrReg:b2v_inst2|instrout[15]                                                                                                                                                                                                                                                                                                                        ; 4       ;
; instrReg:b2v_inst2|instrout[14]                                                                                                                                                                                                                                                                                                                        ; 4       ;
; instrReg:b2v_inst2|instrout[11]                                                                                                                                                                                                                                                                                                                        ; 4       ;
; mux_ans:b2v_inst17|Decoder0~2                                                                                                                                                                                                                                                                                                                          ; 4       ;
; mux_ans:b2v_inst17|Selector15~11                                                                                                                                                                                                                                                                                                                       ; 4       ;
; mux_ans:b2v_inst17|Selector15~8                                                                                                                                                                                                                                                                                                                        ; 4       ;
; mux_ans:b2v_inst17|Selector15~5                                                                                                                                                                                                                                                                                                                        ; 4       ;
; mux_ans:b2v_inst17|Selector15~4                                                                                                                                                                                                                                                                                                                        ; 4       ;
; tb:b2v_inst4|LessThan4~4                                                                                                                                                                                                                                                                                                                               ; 4       ;
; mux_div_reg:b2v_inst9|reg_1[0]                                                                                                                                                                                                                                                                                                                         ; 4       ;
; mux_div_reg:b2v_inst9|reg_0[0]                                                                                                                                                                                                                                                                                                                         ; 4       ;
; Contrlblock:b2v_inst|current_state.mux5                                                                                                                                                                                                                                                                                                                ; 4       ;
; Contrlblock:b2v_inst|current_state.incPC2                                                                                                                                                                                                                                                                                                              ; 4       ;
; Contrlblock:b2v_inst|current_state.ld2                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Contrlblock:b2v_inst|current_state.ljump6                                                                                                                                                                                                                                                                                                              ; 4       ;
; Contrlblock:b2v_inst|current_state.incPC3                                                                                                                                                                                                                                                                                                              ; 4       ;
; Contrlblock:b2v_inst|WideOr4~1                                                                                                                                                                                                                                                                                                                         ; 4       ;
; mux_ans:b2v_inst17|Mux0~26                                                                                                                                                                                                                                                                                                                             ; 4       ;
; mux_ans:b2v_inst17|Mux0~25                                                                                                                                                                                                                                                                                                                             ; 4       ;
; mux_ans:b2v_inst17|Mux0~24                                                                                                                                                                                                                                                                                                                             ; 4       ;
; mux_ans:b2v_inst17|Mux0~23                                                                                                                                                                                                                                                                                                                             ; 4       ;
; mux_ans:b2v_inst17|Mux0~20                                                                                                                                                                                                                                                                                                                             ; 4       ;
; mux_ans:b2v_inst17|Mux0~18                                                                                                                                                                                                                                                                                                                             ; 4       ;
; mux_ans:b2v_inst17|Mux0~16                                                                                                                                                                                                                                                                                                                             ; 4       ;
; mux_ans:b2v_inst17|Mux1~5                                                                                                                                                                                                                                                                                                                              ; 4       ;
; mux_ans:b2v_inst17|Mux0~14                                                                                                                                                                                                                                                                                                                             ; 4       ;
; Contrlblock:b2v_inst|muxsel_inter[2]                                                                                                                                                                                                                                                                                                                   ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                     ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                     ; 4       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                     ; 4       ;
; tb:b2v_inst4|times[4]                                                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_356|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_356|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_350|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_350|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_347|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_347|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_344|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_344|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_341|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_341|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_338|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_338|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_335|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_335|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_332|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_332|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_329|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_329|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_326|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_326|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_323|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_323|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_320|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_320|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_317|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_317|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_308|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_308|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_305|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_305|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_299|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_299|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_233|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_233|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_230|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_230|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_224|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_224|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_221|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_221|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_218|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_218|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_215|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_215|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_368|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_368|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_365|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_365|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_362|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_362|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_359|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_359|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[1]  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated|counter_reg_bit[0]                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3]                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1]                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2]                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0]                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                       ; 3       ;
; Contrlblock:b2v_inst|muxsel[1]~11                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Contrlblock:b2v_inst|muxsel[3]~1                                                                                                                                                                                                                                                                                                                       ; 3       ;
; Contrlblock:b2v_inst|muxsel[2]~6                                                                                                                                                                                                                                                                                                                       ; 3       ;
; Contrlblock:b2v_inst|muxsel[0]~16                                                                                                                                                                                                                                                                                                                      ; 3       ;
; mux_ans:b2v_inst17|c[25]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[24]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[23]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[22]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[21]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[20]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[19]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[18]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[17]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[16]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[8]                                                                                                                                                                                                                                                                                                                                ; 3       ;
; mux_ans:b2v_inst17|c[12]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[4]                                                                                                                                                                                                                                                                                                                                ; 3       ;
; mux_ans:b2v_inst17|c[2]                                                                                                                                                                                                                                                                                                                                ; 3       ;
; mux_ans:b2v_inst17|c[11]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[15]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[7]                                                                                                                                                                                                                                                                                                                                ; 3       ;
; mux_ans:b2v_inst17|c[9]                                                                                                                                                                                                                                                                                                                                ; 3       ;
; mux_ans:b2v_inst17|c[13]                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_ans:b2v_inst17|c[5]                                                                                                                                                                                                                                                                                                                                ; 3       ;
; mux_ans:b2v_inst17|Selector5~4                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_ans:b2v_inst17|Selector15~22                                                                                                                                                                                                                                                                                                                       ; 3       ;
; clkstep:b2v_inst3|SYNTHESIZED_WIRE_4                                                                                                                                                                                                                                                                                                                   ; 3       ;
; instrReg:b2v_inst2|instrout[8]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; instrReg:b2v_inst2|instrout[5]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; instrReg:b2v_inst2|instrout[2]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; instrReg:b2v_inst2|instrout[4]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; instrReg:b2v_inst2|instrout[1]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; Contrlblock:b2v_inst|WideOr21~0                                                                                                                                                                                                                                                                                                                        ; 3       ;
; instrReg:b2v_inst2|instrout[0]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; instrReg:b2v_inst2|instrout[3]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; Contrlblock:b2v_inst|Selector2~1                                                                                                                                                                                                                                                                                                                       ; 3       ;
; workReg:b2v_inst6|q[0]                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; clkdiv:b2v_inst1|cnt[0]                                                                                                                                                                                                                                                                                                                                ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                          ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                          ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                          ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                          ; 3       ;
; Contrlblock:b2v_inst|muxinc_Flag                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector10~1                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_ans:b2v_inst17|Selector16~19                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector16~17                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector16~16                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector16~12                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector16~11                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector16~10                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector16~5                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_ans:b2v_inst17|Selector16~4                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_ans:b2v_inst17|Selector15~18                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|Selector15~17                                                                                                                                                                                                                                                                                                                       ; 3       ;
; mux_ans:b2v_inst17|c[12]~82                                                                                                                                                                                                                                                                                                                            ; 3       ;
; mux_ans:b2v_inst17|Decoder0~1                                                                                                                                                                                                                                                                                                                          ; 3       ;
; mux_ans:b2v_inst17|Selector15~6                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_ans:b2v_inst17|Selector15~3                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_ans:b2v_inst17|Selector15~2                                                                                                                                                                                                                                                                                                                        ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[15]~163                                                                                                                                                                                                                                                                                                                     ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[14]~162                                                                                                                                                                                                                                                                                                                     ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[12]~160                                                                                                                                                                                                                                                                                                                     ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[11]~159                                                                                                                                                                                                                                                                                                                     ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[10]~158                                                                                                                                                                                                                                                                                                                     ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[9]~157                                                                                                                                                                                                                                                                                                                      ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[8]~156                                                                                                                                                                                                                                                                                                                      ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[7]~155                                                                                                                                                                                                                                                                                                                      ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[6]~154                                                                                                                                                                                                                                                                                                                      ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[5]~153                                                                                                                                                                                                                                                                                                                      ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[4]~152                                                                                                                                                                                                                                                                                                                      ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[3]~151                                                                                                                                                                                                                                                                                                                      ; 3       ;
; DataBus_ALTERA_SYNTHESIZED[2]~150                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Contrlblock:b2v_inst|WideOr15                                                                                                                                                                                                                                                                                                                          ; 3       ;
; Contrlblock:b2v_inst|WideOr16                                                                                                                                                                                                                                                                                                                          ; 3       ;
; tb:b2v_inst4|LessThan5~4                                                                                                                                                                                                                                                                                                                               ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[9]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[8]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[7]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[6]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[5]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[4]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[3]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[2]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[1]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[15]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[14]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[13]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[12]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[11]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_1[10]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[9]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[8]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[7]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[6]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[5]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[4]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[3]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[2]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[1]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[15]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[14]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[13]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[12]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[11]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; mux_div_reg:b2v_inst9|reg_0[10]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; Contrlblock:b2v_inst|WideOr0                                                                                                                                                                                                                                                                                                                           ; 3       ;
; Contrlblock:b2v_inst|WideOr1~3                                                                                                                                                                                                                                                                                                                         ; 3       ;
; Contrlblock:b2v_inst|WideOr2~3                                                                                                                                                                                                                                                                                                                         ; 3       ;
; Contrlblock:b2v_inst|WideOr3                                                                                                                                                                                                                                                                                                                           ; 3       ;
; Contrlblock:b2v_inst|WideOr3~0                                                                                                                                                                                                                                                                                                                         ; 3       ;
; Contrlblock:b2v_inst|current_state.reset3                                                                                                                                                                                                                                                                                                              ; 3       ;
; Contrlblock:b2v_inst|current_state.reset1                                                                                                                                                                                                                                                                                                              ; 3       ;
; mux_ans:b2v_inst17|Mux0~28                                                                                                                                                                                                                                                                                                                             ; 3       ;
; mux_ans:b2v_inst17|Mux0~27                                                                                                                                                                                                                                                                                                                             ; 3       ;
; mux_ans:b2v_inst17|Mux0~3                                                                                                                                                                                                                                                                                                                              ; 3       ;
; Contrlblock:b2v_inst|muxsel_inter[3]                                                                                                                                                                                                                                                                                                                   ; 3       ;
; ALU:b2v_inst7|Add0~3                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                     ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                     ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                     ; 3       ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                     ; 3       ;
; tb:b2v_inst4|times[2]                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; tb:b2v_inst4|times[1]                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; tb:b2v_inst4|times[0]                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; tb:b2v_inst4|times[3]                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_356|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_357|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_350|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_351|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_347|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_348|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_344|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_345|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_341|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_342|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_338|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_339|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_335|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_332|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_333|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_329|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_330|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_326|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_327|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_323|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_324|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_320|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_321|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_317|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_318|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_315|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_312|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_308|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_309|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_305|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_306|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_299|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_300|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_297|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_294|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_291|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_288|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_285|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_282|dffs[0] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lmo:auto_generated|sld_reserved_CPU16bit_auto_signaltap_0_1_5662:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[2] ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF          ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM                                                                           ; AUTO ; True Dual Port   ; Dual Clocks ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; DATA7X16.mif ; M9K_X15_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 114          ; 2048         ; 114          ; yes                    ; no                      ; yes                    ; no                      ; 233472 ; 2048                        ; 114                         ; 2048                        ; 114                         ; 233472              ; 29   ; None         ; M9K_X27_Y6_N0, M9K_X27_Y4_N0, M9K_X27_Y3_N0, M9K_X27_Y5_N0, M9K_X15_Y16_N0, M9K_X27_Y15_N0, M9K_X27_Y17_N0, M9K_X27_Y16_N0, M9K_X15_Y5_N0, M9K_X15_Y4_N0, M9K_X15_Y9_N0, M9K_X15_Y8_N0, M9K_X15_Y14_N0, M9K_X15_Y17_N0, M9K_X15_Y15_N0, M9K_X15_Y12_N0, M9K_X15_Y11_N0, M9K_X27_Y12_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X27_Y13_N0, M9K_X27_Y11_N0, M9K_X27_Y14_N0, M9K_X27_Y10_N0, M9K_X27_Y9_N0, M9K_X15_Y7_N0, M9K_X15_Y3_N0, M9K_X15_Y10_N0, M9K_X15_Y6_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU16bit|memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ALTSYNCRAM                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0001100000000001) (14001) (6145) (1801)    ;(0000000000000111) (7) (7) (07)   ;(0001100000000010) (14002) (6146) (1802)   ;(0000000000000010) (2) (2) (02)   ;(0000100011001010) (4312) (2250) (8CA)   ;(0010100000000000) (24000) (10240) (2800)   ;(0000000000001001) (11) (9) (09)   ;(0001100000000011) (14003) (6147) (1803)   ;
;8;(0000000000000101) (5) (5) (05)    ;(0001100000000100) (14004) (6148) (1804)   ;(0000000000001001) (11) (9) (09)   ;(0011000000001011) (30013) (12299) (300B)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;16;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;24;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;32;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;40;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;48;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;56;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;64;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;72;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;80;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;88;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;96;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;104;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;112;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;120;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,953 / 32,401 ( 12 % ) ;
; C16 interconnects     ; 37 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 2,055 / 21,816 ( 9 % )  ;
; Direct links          ; 673 / 32,401 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,126 / 10,320 ( 21 % ) ;
; R24 interconnects     ; 54 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 2,177 / 28,186 ( 8 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.20) ; Number of LABs  (Total = 256) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 19                            ;
; 2                                           ; 4                             ;
; 3                                           ; 6                             ;
; 4                                           ; 4                             ;
; 5                                           ; 12                            ;
; 6                                           ; 4                             ;
; 7                                           ; 4                             ;
; 8                                           ; 6                             ;
; 9                                           ; 1                             ;
; 10                                          ; 10                            ;
; 11                                          ; 12                            ;
; 12                                          ; 12                            ;
; 13                                          ; 11                            ;
; 14                                          ; 7                             ;
; 15                                          ; 29                            ;
; 16                                          ; 115                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.80) ; Number of LABs  (Total = 256) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 111                           ;
; 1 Clock                            ; 157                           ;
; 1 Clock enable                     ; 92                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 23                            ;
; 2 Clocks                           ; 68                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.73) ; Number of LABs  (Total = 256) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 10                            ;
; 2                                            ; 10                            ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 5                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 5                             ;
; 10                                           ; 8                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 3                             ;
; 15                                           ; 3                             ;
; 16                                           ; 22                            ;
; 17                                           ; 8                             ;
; 18                                           ; 11                            ;
; 19                                           ; 9                             ;
; 20                                           ; 11                            ;
; 21                                           ; 10                            ;
; 22                                           ; 8                             ;
; 23                                           ; 8                             ;
; 24                                           ; 11                            ;
; 25                                           ; 8                             ;
; 26                                           ; 8                             ;
; 27                                           ; 14                            ;
; 28                                           ; 21                            ;
; 29                                           ; 10                            ;
; 30                                           ; 12                            ;
; 31                                           ; 5                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.27) ; Number of LABs  (Total = 256) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 49                            ;
; 2                                               ; 21                            ;
; 3                                               ; 32                            ;
; 4                                               ; 53                            ;
; 5                                               ; 25                            ;
; 6                                               ; 14                            ;
; 7                                               ; 6                             ;
; 8                                               ; 14                            ;
; 9                                               ; 4                             ;
; 10                                              ; 4                             ;
; 11                                              ; 4                             ;
; 12                                              ; 1                             ;
; 13                                              ; 3                             ;
; 14                                              ; 7                             ;
; 15                                              ; 5                             ;
; 16                                              ; 6                             ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.24) ; Number of LABs  (Total = 256) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 30                            ;
; 3                                            ; 23                            ;
; 4                                            ; 27                            ;
; 5                                            ; 6                             ;
; 6                                            ; 6                             ;
; 7                                            ; 11                            ;
; 8                                            ; 9                             ;
; 9                                            ; 18                            ;
; 10                                           ; 15                            ;
; 11                                           ; 9                             ;
; 12                                           ; 10                            ;
; 13                                           ; 8                             ;
; 14                                           ; 7                             ;
; 15                                           ; 12                            ;
; 16                                           ; 8                             ;
; 17                                           ; 3                             ;
; 18                                           ; 7                             ;
; 19                                           ; 6                             ;
; 20                                           ; 17                            ;
; 21                                           ; 3                             ;
; 22                                           ; 7                             ;
; 23                                           ; 2                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 2                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 2                             ;
; 30                                           ; 0                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 15           ; 0            ; 15           ; 0            ; 0            ; 72        ; 15           ; 0            ; 72        ; 72        ; 0            ; 66           ; 0            ; 0            ; 18           ; 0            ; 66           ; 18           ; 0            ; 0            ; 0            ; 66           ; 0            ; 0            ; 0            ; 0            ; 0            ; 72        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 57           ; 72           ; 57           ; 72           ; 72           ; 0         ; 57           ; 72           ; 0         ; 0         ; 72           ; 6            ; 72           ; 72           ; 54           ; 72           ; 6            ; 54           ; 72           ; 72           ; 72           ; 6            ; 72           ; 72           ; 72           ; 72           ; 72           ; 0         ; 72           ; 72           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DS_A                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_B                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_E                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_F                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN1              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_C                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_D                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_G                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_DP               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BP1                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; com_out[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; databus[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; muxans[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; state[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_SYSTEM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 4.9               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                       ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a15~portb_datain_reg0                                                                            ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                       ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a14~portb_datain_reg0                                                                            ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                       ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a13~portb_datain_reg0                                                                            ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                       ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a12~portb_datain_reg0                                                                            ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                       ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a11~portb_datain_reg0                                                                            ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                       ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a10~portb_datain_reg0                                                                            ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a9~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a8~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a7~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a6~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a5~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a4~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a3~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a2~portb_datain_reg0                                                                             ; 0.210             ;
; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                        ; memory_ram:b2v_inst18|altsyncram:altsyncram_component|altsyncram_62j1:auto_generated|altsyncram_va92:altsyncram1|ram_block3a1~portb_datain_reg0                                                                             ; 0.210             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.191             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.191             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2424:auto_generated|ram_block1a36~portb_address_reg0 ; 0.190             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 23 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "CPU16bit"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 53 pins of 68 total pins
    Info (169086): Pin com_out[0] not assigned to an exact location on the device
    Info (169086): Pin com_out[1] not assigned to an exact location on the device
    Info (169086): Pin com_out[2] not assigned to an exact location on the device
    Info (169086): Pin com_out[3] not assigned to an exact location on the device
    Info (169086): Pin com_out[4] not assigned to an exact location on the device
    Info (169086): Pin com_out[5] not assigned to an exact location on the device
    Info (169086): Pin com_out[6] not assigned to an exact location on the device
    Info (169086): Pin com_out[7] not assigned to an exact location on the device
    Info (169086): Pin com_out[8] not assigned to an exact location on the device
    Info (169086): Pin com_out[9] not assigned to an exact location on the device
    Info (169086): Pin com_out[10] not assigned to an exact location on the device
    Info (169086): Pin com_out[11] not assigned to an exact location on the device
    Info (169086): Pin com_out[12] not assigned to an exact location on the device
    Info (169086): Pin com_out[13] not assigned to an exact location on the device
    Info (169086): Pin com_out[14] not assigned to an exact location on the device
    Info (169086): Pin com_out[15] not assigned to an exact location on the device
    Info (169086): Pin databus[0] not assigned to an exact location on the device
    Info (169086): Pin databus[1] not assigned to an exact location on the device
    Info (169086): Pin databus[2] not assigned to an exact location on the device
    Info (169086): Pin databus[3] not assigned to an exact location on the device
    Info (169086): Pin databus[4] not assigned to an exact location on the device
    Info (169086): Pin databus[5] not assigned to an exact location on the device
    Info (169086): Pin databus[6] not assigned to an exact location on the device
    Info (169086): Pin databus[7] not assigned to an exact location on the device
    Info (169086): Pin databus[8] not assigned to an exact location on the device
    Info (169086): Pin databus[9] not assigned to an exact location on the device
    Info (169086): Pin databus[10] not assigned to an exact location on the device
    Info (169086): Pin databus[11] not assigned to an exact location on the device
    Info (169086): Pin databus[12] not assigned to an exact location on the device
    Info (169086): Pin databus[13] not assigned to an exact location on the device
    Info (169086): Pin databus[14] not assigned to an exact location on the device
    Info (169086): Pin databus[15] not assigned to an exact location on the device
    Info (169086): Pin muxans[0] not assigned to an exact location on the device
    Info (169086): Pin muxans[1] not assigned to an exact location on the device
    Info (169086): Pin muxans[2] not assigned to an exact location on the device
    Info (169086): Pin muxans[3] not assigned to an exact location on the device
    Info (169086): Pin muxans[4] not assigned to an exact location on the device
    Info (169086): Pin muxans[5] not assigned to an exact location on the device
    Info (169086): Pin muxans[6] not assigned to an exact location on the device
    Info (169086): Pin muxans[7] not assigned to an exact location on the device
    Info (169086): Pin muxans[8] not assigned to an exact location on the device
    Info (169086): Pin muxans[9] not assigned to an exact location on the device
    Info (169086): Pin muxans[10] not assigned to an exact location on the device
    Info (169086): Pin muxans[11] not assigned to an exact location on the device
    Info (169086): Pin muxans[12] not assigned to an exact location on the device
    Info (169086): Pin muxans[13] not assigned to an exact location on the device
    Info (169086): Pin muxans[14] not assigned to an exact location on the device
    Info (169086): Pin muxans[15] not assigned to an exact location on the device
    Info (169086): Pin state[0] not assigned to an exact location on the device
    Info (169086): Pin state[1] not assigned to an exact location on the device
    Info (169086): Pin state[2] not assigned to an exact location on the device
    Info (169086): Pin state[3] not assigned to an exact location on the device
    Info (169086): Pin state[4] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU16bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK_SYSTEM was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clkdiv:b2v_inst1|STEP was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clkstep:b2v_inst3|SYNTHESIZED_WIRE_5 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clkstep:b2v_inst3|SYNTHESIZED_WIRE_6 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Contrlblock:b2v_inst|current_state.mux1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Contrlblock:b2v_inst|current_state.mux9 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Contrlblock:b2v_inst|current_state.adds2 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK_SYSTEM~input (placed in PIN 24 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkstep:b2v_inst3|SYNTHESIZED_WIRE_4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SYNTHESIZED_WIRE_4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clkdiv:b2v_inst1|STEP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkdiv:b2v_inst1|STEP~0
Info (176353): Automatically promoted node clkstep:b2v_inst3|SYNTHESIZED_WIRE_5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SYNTHESIZED_WIRE_8
        Info (176357): Destination node mux_ans:b2v_inst17|c[1]~83
        Info (176357): Destination node mux_ans:b2v_inst17|c[15]~84
        Info (176357): Destination node mux_ans:b2v_inst17|c[17]~88
        Info (176357): Destination node mux_ans:b2v_inst17|c[28]~91
        Info (176357): Destination node Contrlblock:b2v_inst|muxinc_Flag
        Info (176357): Destination node clkstep:b2v_inst3|SYNTHESIZED_WIRE_6
        Info (176357): Destination node clkstep:b2v_inst3|SYNTHESIZED_WIRE_1~0
        Info (176357): Destination node SYNTHESIZED_WIRE_14
        Info (176357): Destination node mux_ans:b2v_inst17|c[12]~93
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node SYNTHESIZED_WIRE_14 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]
Info (176353): Automatically promoted node SYNTHESIZED_WIRE_1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SYNTHESIZED_WIRE_10 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clkstep:b2v_inst3|SYNTHESIZED_WIRE_6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkstep:b2v_inst3|SYNTHESIZED_WIRE_1~0
        Info (176357): Destination node SYNTHESIZED_WIRE_4
        Info (176357): Destination node clkstep:b2v_inst3|DFF_inst3
        Info (176357): Destination node SYNTHESIZED_WIRE_1
        Info (176357): Destination node SYNTHESIZED_WIRE_10
Info (176353): Automatically promoted node Contrlblock:b2v_inst|WideOr6~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 0 input, 53 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  3 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADCSN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_NCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EP_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_CS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FLASH_DO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "F_TMS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "H_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_A9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_BA1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQ9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQMH" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_DQML" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "V_SYNC" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.25 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 6201 megabytes
    Info: Processing ended: Fri May 31 16:47:27 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/WORK_SPCAE/QuatusII_Project/cpu_v1/output_files/CPU16bit.fit.smsg.


