// Seed: 629485197
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2,
    output wand id_3
);
  reg id_5;
  always id_5 <= id_5;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    input  tri   id_2,
    output wand  id_3,
    output logic id_4
);
  assign id_4 = -1;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  bit id_7;
  always begin : LABEL_0
    id_7 <= -1'b0;
  end
  always_latch if (id_6) id_4 <= id_0;
endmodule
