--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_GalvoMotor_EtherCAT.twx CNC2_GalvoMotor_EtherCAT.ncd -o
CNC2_GalvoMotor_EtherCAT.twr CNC2_GalvoMotor_EtherCAT.pcf -ucf
CNC2_GalvoMotor_EtherCAT.ucf

Design file:              CNC2_GalvoMotor_EtherCAT.ncd
Physical constraint file: CNC2_GalvoMotor_EtherCAT.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Tx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFIO2_X4Y27.I                   1.931  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.230ns.
--------------------------------------------------------------------------------
Slack:     5.770ns IBUFG_CLK_Rx_25MHz
Report:    0.230ns skew meets   6.000ns timing constraint by 5.770ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFIO2_X2Y26.I                   1.875  0.230

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 156958884 paths analyzed, 19523 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.606ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC (SLICE_X6Y76.CX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.176ns (Levels of Logic = 3)
  Clock Path Skew:      1.783ns (1.404 - -0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X13Y36.A5      net (fanout=17)       0.984   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X6Y76.CX       net (fanout=76)       6.566   GMPartition_1/ibus_DataIn<5>
    SLICE_X6Y76.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.176ns (1.426ns logic, 11.750ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.162ns (Levels of Logic = 3)
  Clock Path Skew:      1.783ns (1.404 - -0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read1
    SLICE_X13Y36.A6      net (fanout=17)       1.024   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X6Y76.CX       net (fanout=76)       6.566   GMPartition_1/ibus_DataIn<5>
    SLICE_X6Y76.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.162ns (1.372ns logic, 11.790ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.062ns (Levels of Logic = 3)
  Clock Path Skew:      1.767ns (1.404 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C3      net (fanout=22)       2.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X13Y36.A3      net (fanout=17)       1.488   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X6Y76.CX       net (fanout=76)       6.566   GMPartition_1/ibus_DataIn<5>
    SLICE_X6Y76.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.062ns (1.372ns logic, 11.690ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (SLICE_X2Y75.CX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.171ns (Levels of Logic = 3)
  Clock Path Skew:      1.803ns (1.424 - -0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X13Y36.A5      net (fanout=17)       0.984   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X2Y75.CX       net (fanout=76)       6.561   GMPartition_1/ibus_DataIn<5>
    SLICE_X2Y75.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.171ns (1.426ns logic, 11.745ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.157ns (Levels of Logic = 3)
  Clock Path Skew:      1.803ns (1.424 - -0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read1
    SLICE_X13Y36.A6      net (fanout=17)       1.024   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X2Y75.CX       net (fanout=76)       6.561   GMPartition_1/ibus_DataIn<5>
    SLICE_X2Y75.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.157ns (1.372ns logic, 11.785ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.057ns (Levels of Logic = 3)
  Clock Path Skew:      1.787ns (1.424 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C3      net (fanout=22)       2.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X13Y36.A3      net (fanout=17)       1.488   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X2Y75.CX       net (fanout=76)       6.561   GMPartition_1/ibus_DataIn<5>
    SLICE_X2Y75.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.057ns (1.372ns logic, 11.685ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC (SLICE_X6Y75.CX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.015ns (Levels of Logic = 3)
  Clock Path Skew:      1.781ns (1.402 - -0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X13Y36.A5      net (fanout=17)       0.984   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X6Y75.CX       net (fanout=76)       6.405   GMPartition_1/ibus_DataIn<5>
    SLICE_X6Y75.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.015ns (1.426ns logic, 11.589ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.001ns (Levels of Logic = 3)
  Clock Path Skew:      1.781ns (1.402 - -0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read1
    SLICE_X13Y36.A6      net (fanout=17)       1.024   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X6Y75.CX       net (fanout=76)       6.405   GMPartition_1/ibus_DataIn<5>
    SLICE_X6Y75.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.001ns (1.372ns logic, 11.629ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.901ns (Levels of Logic = 3)
  Clock Path Skew:      1.765ns (1.402 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C3      net (fanout=22)       2.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X13Y36.A3      net (fanout=17)       1.488   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X13Y36.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<19>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X33Y31.A6      net (fanout=1)        1.450   N29
    SLICE_X33Y31.A       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_SampDataType<6>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X6Y75.CX       net (fanout=76)       6.405   GMPartition_1/ibus_DataIn<5>
    SLICE_X6Y75.CLK      Tds                   0.204   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.901ns (1.372ns logic, 11.529ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/LocalBusBridgeGM1/m_ibus_RD (SLICE_X16Y30.AX), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          GMPartition_1/LocalBusBridgeGM1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 1)
  Clock Path Skew:      1.365ns (1.195 - -0.170)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y30.B2      net (fanout=4)        1.047   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y30.BMUX    Tilo                  0.183   GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
                                                       GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_746_o1
    SLICE_X16Y30.AX      net (fanout=17)       0.371   GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_746_o
    SLICE_X16Y30.CLK     Tckdi       (-Th)    -0.048   GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
                                                       GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.429ns logic, 1.418ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          GMPartition_1/LocalBusBridgeGM1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 2)
  Clock Path Skew:      1.349ns (1.195 - -0.154)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y30.A5      net (fanout=22)       1.317   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y30.A       Tilo                  0.156   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].XY2100_Receiver_ch/m_Data<3>
                                                       AddressDecoder_inst/oADDRDEC_CS3n
    SLICE_X16Y30.B5      net (fanout=13)       0.364   AddressDecoderCS3n
    SLICE_X16Y30.BMUX    Tilo                  0.183   GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
                                                       GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_746_o1
    SLICE_X16Y30.AX      net (fanout=17)       0.371   GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_746_o
    SLICE_X16Y30.CLK     Tckdi       (-Th)    -0.048   GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
                                                       GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.585ns logic, 2.052ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (SLICE_X22Y35.B6), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_0 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.842ns (Levels of Logic = 3)
  Clock Path Skew:      1.351ns (1.121 - -0.230)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_0 to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.AQ      Tcko                  0.234   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<2>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_0
    SLICE_X15Y30.B5      net (fanout=2)        0.569   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<0>
    SLICE_X15Y30.B       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst_SW0
    SLICE_X22Y35.A6      net (fanout=1)        0.498   N19
    SLICE_X22Y35.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst
    SLICE_X22Y35.B6      net (fanout=89)       0.032   GMPartition_1/ibus_DataIn<0>
    SLICE_X22Y35.CLK     Tah         (-Th)    -0.197   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (0.743ns logic, 1.099ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.319ns (Levels of Logic = 3)
  Clock Path Skew:      1.291ns (1.121 - -0.170)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y30.B2      net (fanout=4)        1.047   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y30.B       Tilo                  0.142   GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_371_o1
    SLICE_X22Y35.A5      net (fanout=17)       0.547   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_371_o
    SLICE_X22Y35.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst
    SLICE_X22Y35.B6      net (fanout=89)       0.032   GMPartition_1/ibus_DataIn<0>
    SLICE_X22Y35.CLK     Tah         (-Th)    -0.197   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (0.693ns logic, 1.626ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      1.445ns (1.121 - -0.324)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0
    SLICE_X22Y35.A4      net (fanout=1)        2.024   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
    SLICE_X22Y35.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst
    SLICE_X22Y35.B6      net (fanout=89)       0.032   GMPartition_1/ibus_DataIn<0>
    SLICE_X22Y35.CLK     Tah         (-Th)    -0.197   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (0.551ns logic, 2.056ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (SLICE_X26Y35.DX), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_15 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.829ns (Levels of Logic = 2)
  Clock Path Skew:      1.331ns (1.098 - -0.233)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_15 to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.198   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<15>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_15
    SLICE_X14Y34.A1      net (fanout=2)        0.582   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<15>
    SLICE_X14Y34.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N261
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst_SW0
    SLICE_X28Y33.A6      net (fanout=1)        0.486   N49
    SLICE_X28Y33.A       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_SampDataType<20>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst
    SLICE_X26Y35.DX      net (fanout=75)       0.346   GMPartition_1/ibus_DataIn<15>
    SLICE_X26Y35.CLK     Tdh         (-Th)     0.081   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.415ns logic, 1.414ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 2)
  Clock Path Skew:      1.268ns (1.098 - -0.170)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y31.B3      net (fanout=4)        1.095   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y31.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X28Y33.A2      net (fanout=16)       0.947   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X28Y33.A       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_SampDataType<20>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst
    SLICE_X26Y35.DX      net (fanout=75)       0.346   GMPartition_1/ibus_DataIn<15>
    SLICE_X26Y35.CLK     Tdh         (-Th)     0.081   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.415ns logic, 2.388ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.998ns (Levels of Logic = 3)
  Clock Path Skew:      1.319ns (1.098 - -0.221)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X19Y31.C1      net (fanout=4)        1.020   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X19Y31.C       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X19Y31.B4      net (fanout=17)       0.114   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X19Y31.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X28Y33.A2      net (fanout=16)       0.947   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X28Y33.A       Tilo                  0.142   GMPartition_1/DAQ_Partition1/m_SampDataType<20>
                                                       GMPartition_1/ibus_DataIn<15>LogicTrst
    SLICE_X26Y35.DX      net (fanout=75)       0.346   GMPartition_1/ibus_DataIn<15>
    SLICE_X26Y35.CLK     Tdh         (-Th)     0.081   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N265
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram48/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (0.571ns logic, 2.427ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y3.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314889 paths analyzed, 7473 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.038ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2 (SLICE_X51Y34.D6), 2935 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.439 - 0.442)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y10.DOB21   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X52Y16.A2      net (fanout=11)       2.196   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<21>
    SLICE_X52Y16.A       Tilo                  0.205   N313
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_DOB2[23]_LessThan_49_o1
    SLICE_X52Y20.A1      net (fanout=6)        0.952   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_DOB2[23]_LessThan_49_o
    SLICE_X52Y20.AMUX    Topaa                 0.377   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y23.B1      net (fanout=3)        1.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X50Y23.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/PWR_246_o_SRI_CLK_DFF_786
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW0
    SLICE_X51Y26.C2      net (fanout=2)        1.283   N325
    SLICE_X51Y26.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X49Y38.D4      net (fanout=12)       2.166   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X49Y38.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_215
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT6
    SLICE_X51Y34.D6      net (fanout=1)        0.618   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT<2>
    SLICE_X51Y34.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.775ns (3.225ns logic, 8.550ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.603ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.439 - 0.442)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y10.DOB0    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X51Y16.A3      net (fanout=10)       1.581   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<0>
    SLICE_X51Y16.A       Tilo                  0.259   N107
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X50Y16.C3      net (fanout=1)        0.306   N107
    SLICE_X50Y16.C       Tilo                  0.204   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X52Y20.A2      net (fanout=6)        0.831   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X52Y20.AMUX    Topaa                 0.377   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y23.B1      net (fanout=3)        1.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X50Y23.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/PWR_246_o_SRI_CLK_DFF_786
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW0
    SLICE_X51Y26.C2      net (fanout=2)        1.283   N325
    SLICE_X51Y26.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X49Y38.D4      net (fanout=12)       2.166   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X49Y38.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_215
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT6
    SLICE_X51Y34.D6      net (fanout=1)        0.618   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT<2>
    SLICE_X51Y34.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.603ns (3.483ns logic, 8.120ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.439 - 0.442)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y10.DOB18   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X52Y16.B1      net (fanout=10)       1.548   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<18>
    SLICE_X52Y16.B       Tilo                  0.205   N313
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X52Y16.A5      net (fanout=1)        0.169   N313
    SLICE_X52Y16.A       Tilo                  0.205   N313
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_DOB2[23]_LessThan_49_o1
    SLICE_X52Y20.A1      net (fanout=6)        0.952   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_DOB2[23]_LessThan_49_o
    SLICE_X52Y20.AMUX    Topaa                 0.377   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y23.B1      net (fanout=3)        1.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X50Y23.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/PWR_246_o_SRI_CLK_DFF_786
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW0
    SLICE_X51Y26.C2      net (fanout=2)        1.283   N325
    SLICE_X51Y26.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X49Y38.D4      net (fanout=12)       2.166   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_460_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X49Y38.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_215
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT6
    SLICE_X51Y34.D6      net (fanout=1)        0.618   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT<2>
    SLICE_X51Y34.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2_dpot
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.501ns (3.430ns logic, 8.071ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA20), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.638ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.423 - 0.542)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X15Y37.D2      net (fanout=17)       1.234   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X15Y37.D       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<123>
                                                       GMPartition_1/ibus_DataIn<4>LogicTrst_SW0
    SLICE_X21Y32.C3      net (fanout=1)        1.027   N27
    SLICE_X21Y32.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       GMPartition_1/ibus_DataIn<4>LogicTrst
    SLICE_X49Y26.D4      net (fanout=77)       4.154   GMPartition_1/ibus_DataIn<4>
    SLICE_X49Y26.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<20>LogicTrst1
    RAMB16_X2Y10.DIA20   net (fanout=1)        0.692   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.638ns (1.781ns logic, 9.857ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.423 - 0.558)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X9Y28.D4       net (fanout=22)       1.703   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X9Y28.D        Tilo                  0.259   AddressDecoderCS0n
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X15Y30.D5      net (fanout=9)        0.658   AddressDecoderCS0n
    SLICE_X15Y30.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X15Y37.D2      net (fanout=17)       1.234   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X15Y37.D       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<123>
                                                       GMPartition_1/ibus_DataIn<4>LogicTrst_SW0
    SLICE_X21Y32.C3      net (fanout=1)        1.027   N27
    SLICE_X21Y32.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       GMPartition_1/ibus_DataIn<4>LogicTrst
    SLICE_X49Y26.D4      net (fanout=77)       4.154   GMPartition_1/ibus_DataIn<4>
    SLICE_X49Y26.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<20>LogicTrst1
    RAMB16_X2Y10.DIA20   net (fanout=1)        0.692   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.508ns (2.040ns logic, 9.468ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.423 - 0.542)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read1
    SLICE_X15Y37.D4      net (fanout=17)       0.883   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read
    SLICE_X15Y37.D       Tilo                  0.259   GMPartition_1/DAQ_Partition1/m_RAMDataIn<123>
                                                       GMPartition_1/ibus_DataIn<4>LogicTrst_SW0
    SLICE_X21Y32.C3      net (fanout=1)        1.027   N27
    SLICE_X21Y32.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_sys_isr<4>
                                                       GMPartition_1/ibus_DataIn<4>LogicTrst
    SLICE_X49Y26.D4      net (fanout=77)       4.154   GMPartition_1/ibus_DataIn<4>
    SLICE_X49Y26.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<20>LogicTrst1
    RAMB16_X2Y10.DIA20   net (fanout=1)        0.692   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.233ns (1.727ns logic, 9.506ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y8.DIA11), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.632ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.430 - 0.542)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.D1      net (fanout=4)        2.750   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X15Y30.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X13Y37.A4      net (fanout=17)       1.273   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X13Y37.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_4
                                                       GMPartition_1/ibus_DataIn<11>LogicTrst_SW0
    SLICE_X24Y32.A2      net (fanout=1)        1.406   N41
    SLICE_X24Y32.A       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_SampDataType<12>
                                                       GMPartition_1/ibus_DataIn<11>LogicTrst
    SLICE_X46Y16.A3      net (fanout=73)       4.102   GMPartition_1/ibus_DataIn<11>
    SLICE_X46Y16.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<11>LogicTrst1
    RAMB16_X2Y8.DIA11    net (fanout=1)        0.372   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
    RAMB16_X2Y8.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.632ns (1.729ns logic, 9.903ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.430 - 0.558)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C3      net (fanout=22)       2.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y31.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X13Y37.A1      net (fanout=17)       1.837   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X13Y37.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_4
                                                       GMPartition_1/ibus_DataIn<11>LogicTrst_SW0
    SLICE_X24Y32.A2      net (fanout=1)        1.406   N41
    SLICE_X24Y32.A       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_SampDataType<12>
                                                       GMPartition_1/ibus_DataIn<11>LogicTrst
    SLICE_X46Y16.A3      net (fanout=73)       4.102   GMPartition_1/ibus_DataIn<11>
    SLICE_X46Y16.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<11>LogicTrst1
    RAMB16_X2Y8.DIA11    net (fanout=1)        0.372   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
    RAMB16_X2Y8.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.578ns (1.675ns logic, 9.903ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (0.430 - 0.558)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X9Y28.D4       net (fanout=22)       1.703   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X9Y28.D        Tilo                  0.259   AddressDecoderCS0n
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X15Y30.D5      net (fanout=9)        0.658   AddressDecoderCS0n
    SLICE_X15Y30.DMUX    Tilo                  0.313   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X13Y37.A4      net (fanout=17)       1.273   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X13Y37.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_4
                                                       GMPartition_1/ibus_DataIn<11>LogicTrst_SW0
    SLICE_X24Y32.A2      net (fanout=1)        1.406   N41
    SLICE_X24Y32.A       Tilo                  0.205   GMPartition_1/DAQ_Partition1/m_SampDataType<12>
                                                       GMPartition_1/ibus_DataIn<11>LogicTrst
    SLICE_X46Y16.A3      net (fanout=73)       4.102   GMPartition_1/ibus_DataIn<11>
    SLICE_X46Y16.AMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<11>LogicTrst1
    RAMB16_X2Y8.DIA11    net (fanout=1)        0.372   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
    RAMB16_X2Y8.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.502ns (1.988ns logic, 9.514ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X0Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y65.CQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X0Y65.DX       net (fanout=1)        0.131   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X0Y65.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X0Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y65.AQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X0Y65.BX       net (fanout=1)        0.140   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X0Y65.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X1Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.AQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X1Y76.AX       net (fanout=2)        0.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X1Y76.CLK      Tckdi       (-Th)    -0.059   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y8.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (SLICE_X13Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.375 - 0.294)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 to EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    SLICE_X13Y62.A4      net (fanout=16)       4.182   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    SLICE_X13Y62.AMUX    Tilo                  0.313   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/_n0112_inv1
    SLICE_X13Y62.CE      net (fanout=1)        0.286   EtherCATPartition_inst/TxControl_1/_n0112_inv
    SLICE_X13Y62.CLK     Tceck                 0.295   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (0.999ns logic, 4.468ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.375 - 0.306)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 to EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.DQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    SLICE_X13Y62.A5      net (fanout=17)       3.789   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    SLICE_X13Y62.AMUX    Tilo                  0.313   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/_n0112_inv1
    SLICE_X13Y62.CE      net (fanout=1)        0.286   EtherCATPartition_inst/TxControl_1/_n0112_inv
    SLICE_X13Y62.CLK     Tceck                 0.295   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (0.999ns logic, 4.075ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.375 - 0.294)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 to EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.CQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    SLICE_X13Y62.A3      net (fanout=7)        3.033   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    SLICE_X13Y62.AMUX    Tilo                  0.313   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/_n0112_inv1
    SLICE_X13Y62.CE      net (fanout=1)        0.286   EtherCATPartition_inst/TxControl_1/_n0112_inv
    SLICE_X13Y62.CLK     Tceck                 0.295   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.999ns logic, 3.319ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i (SLICE_X23Y63.AX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 1)
  Clock Path Skew:      -0.172ns (0.381 - 0.553)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.AQ       Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X11Y63.D4      net (fanout=8)        1.323   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X11Y63.D       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_aempty_fwft_leaving_aempty_fwft_OR_10_o1
    SLICE_X23Y63.AX      net (fanout=1)        3.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_aempty_fwft_leaving_aempty_fwft_OR_10_o
    SLICE_X23Y63.CLK     Tdick                 0.063   EtherCATPartition_inst/tx_fifo_almost_empty
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.713ns logic, 4.458ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.108ns (0.292 - 0.400)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.391   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X11Y63.D5      net (fanout=12)       1.100   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X11Y63.D       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_aempty_fwft_leaving_aempty_fwft_OR_10_o1
    SLICE_X23Y63.AX      net (fanout=1)        3.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_aempty_fwft_leaving_aempty_fwft_OR_10_o
    SLICE_X23Y63.CLK     Tdick                 0.063   EtherCATPartition_inst/tx_fifo_almost_empty
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (0.713ns logic, 4.235ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.108ns (0.292 - 0.400)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AMUX    Tshcko                0.461   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X11Y63.D1      net (fanout=12)       0.671   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X11Y63.D       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_aempty_fwft_leaving_aempty_fwft_OR_10_o1
    SLICE_X23Y63.AX      net (fanout=1)        3.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_aempty_fwft_leaving_aempty_fwft_OR_10_o
    SLICE_X23Y63.CLK     Tdick                 0.063   EtherCATPartition_inst/tx_fifo_almost_empty
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.783ns logic, 3.806ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (SLICE_X13Y58.A2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_2 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (0.457 - 0.367)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_2 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.CQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_2
    SLICE_X13Y58.C1      net (fanout=7)        3.777   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<2>
    SLICE_X13Y58.CMUX    Tilo                  0.313   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data41
    SLICE_X13Y58.A2      net (fanout=1)        0.605   EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data4
    SLICE_X13Y58.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data42
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (1.043ns logic, 4.382ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_1 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (0.457 - 0.367)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_1 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_1
    SLICE_X13Y58.C5      net (fanout=7)        2.761   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<1>
    SLICE_X13Y58.CMUX    Tilo                  0.313   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data41
    SLICE_X13Y58.A2      net (fanout=1)        0.605   EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data4
    SLICE_X13Y58.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data42
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (1.043ns logic, 3.366ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_3 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.943ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (0.457 - 0.367)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_3 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.DQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_3
    SLICE_X13Y58.C2      net (fanout=7)        2.295   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>
    SLICE_X13Y58.CMUX    Tilo                  0.313   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data41
    SLICE_X13Y58.A2      net (fanout=1)        0.605   EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data4
    SLICE_X13Y58.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Mac_Data<7>
                                                       EtherCATPartition_inst/TxControl_1/Mmux_m_Next_Mac_Data42
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (1.043ns logic, 2.900ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X4Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y62.CQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X4Y62.C5       net (fanout=1)        0.060   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X4Y62.CLK      Tah         (-Th)    -0.121   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X4Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y62.BQ       Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X4Y62.B5       net (fanout=1)        0.070   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X4Y62.CLK      Tah         (-Th)    -0.121   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X29Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.AQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X29Y68.AX      net (fanout=2)        0.135   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X29Y68.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y28.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_0/CK
  Location pin: SLICE_X28Y65.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.830ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6 (SLICE_X25Y65.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_6 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.550 - 1.995)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_6 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Data<6>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_6
    SLICE_X25Y65.C5      net (fanout=2)        3.530   EtherCATPartition_inst/TxControl_1/m_Mac_Data<6>
    SLICE_X25Y65.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data<6>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_66_OUT71
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.730ns logic, 3.530ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5 (SLICE_X25Y65.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.442ns (1.550 - 1.992)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.CQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_5
    SLICE_X25Y65.B6      net (fanout=2)        3.374   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
    SLICE_X25Y65.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data<6>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_66_OUT61
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (0.713ns logic, 3.374ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (SLICE_X24Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 0)
  Clock Path Skew:      -0.442ns (1.550 - 1.992)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.CQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_5
    SLICE_X24Y65.BX      net (fanout=2)        3.474   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
    SLICE_X24Y65.CLK     Tdick                 0.136   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (0.527ns logic, 3.474ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4 (SLICE_X29Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.910 - 0.823)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.AQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X29Y63.A6      net (fanout=17)       0.161   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X29Y63.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.413ns logic, 0.161ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (SLICE_X29Y63.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.910 - 0.823)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.AQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X29Y63.B6      net (fanout=17)       0.161   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X29Y63.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.413ns logic, 0.161ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10 (SLICE_X26Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.927 - 0.823)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.AQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X26Y65.CX      net (fanout=17)       0.316   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X26Y65.CLK     Tckdi       (-Th)    -0.100   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10-In2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.298ns logic, 0.316ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL<4>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL_4/CK
  Location pin: SLICE_X4Y72.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0/CK
  Location pin: SLICE_X40Y73.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.909ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty (SLICE_X25Y46.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 2)
  Clock Path Skew:      -0.350ns (1.554 - 1.904)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.BQ      Tcko                  0.408   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X27Y47.C1      net (fanout=9)        1.483   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X27Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In31
    SLICE_X25Y46.D5      net (fanout=3)        0.430   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In3
    SLICE_X25Y46.D       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
                                                       EtherCATPartition_inst/RxControl_1/_n0186_inv1
    SLICE_X25Y46.CE      net (fanout=1)        0.940   EtherCATPartition_inst/RxControl_1/_n0186_inv
    SLICE_X25Y46.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
                                                       EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (1.221ns logic, 2.853ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 1)
  Clock Path Skew:      -0.350ns (1.554 - 1.904)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast to EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.BMUX    Tshcko                0.455   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X25Y46.D6      net (fanout=8)        1.016   EtherCATPartition_inst/rx_axis_mac_tlast
    SLICE_X25Y46.D       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
                                                       EtherCATPartition_inst/RxControl_1/_n0186_inv1
    SLICE_X25Y46.CE      net (fanout=1)        0.940   EtherCATPartition_inst/RxControl_1/_n0186_inv
    SLICE_X25Y46.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
                                                       EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (1.009ns logic, 1.956ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.285 - 0.287)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.BQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y47.C2      net (fanout=35)       0.807   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X27Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In31
    SLICE_X25Y46.D5      net (fanout=3)        0.430   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In3
    SLICE_X25Y46.D       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
                                                       EtherCATPartition_inst/RxControl_1/_n0186_inv1
    SLICE_X25Y46.CE      net (fanout=1)        0.940   EtherCATPartition_inst/RxControl_1/_n0186_inv
    SLICE_X25Y46.CLK     Tceck                 0.295   EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
                                                       EtherCATPartition_inst/RxControl_1/m_Error_FIFO_Not_Empty
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (1.204ns logic, 2.177ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1 (SLICE_X20Y44.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.331ns (1.573 - 1.904)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.BQ      Tcko                  0.408   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X25Y47.D5      net (fanout=9)        1.063   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X25Y47.DMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X25Y47.C4      net (fanout=1)        0.296   N573
    SLICE_X25Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CE      net (fanout=4)        0.846   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CLK     Tceck                 0.335   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.315ns logic, 2.205ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.872ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.483 - 0.492)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X25Y47.B1      net (fanout=3)        0.847   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X25Y47.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.187   N575
    SLICE_X25Y47.A       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C2      net (fanout=2)        0.433   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CE      net (fanout=4)        0.846   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CLK     Tceck                 0.335   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (1.559ns logic, 2.313ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.483 - 0.492)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.CQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10
    SLICE_X25Y47.B4      net (fanout=3)        0.754   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
    SLICE_X25Y47.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.187   N575
    SLICE_X25Y47.A       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C2      net (fanout=2)        0.433   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CE      net (fanout=4)        0.846   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CLK     Tceck                 0.335   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.559ns logic, 2.220ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (SLICE_X20Y44.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 2)
  Clock Path Skew:      -0.331ns (1.573 - 1.904)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.BQ      Tcko                  0.408   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X25Y47.D5      net (fanout=9)        1.063   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X25Y47.DMUX    Tilo                  0.313   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X25Y47.C4      net (fanout=1)        0.296   N573
    SLICE_X25Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CE      net (fanout=4)        0.846   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CLK     Tceck                 0.318   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (1.298ns logic, 2.205ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.483 - 0.492)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.AQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X25Y47.B1      net (fanout=3)        0.847   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X25Y47.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.187   N575
    SLICE_X25Y47.A       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C2      net (fanout=2)        0.433   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CE      net (fanout=4)        0.846   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CLK     Tceck                 0.318   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.542ns logic, 2.313ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.483 - 0.492)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.CQ      Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_10
    SLICE_X25Y47.B4      net (fanout=3)        0.754   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
    SLICE_X25Y47.B       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X25Y47.A5      net (fanout=1)        0.187   N575
    SLICE_X25Y47.A       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C2      net (fanout=2)        0.433   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X25Y47.C       Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CE      net (fanout=4)        0.846   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X20Y44.CLK     Tceck                 0.318   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.542ns logic, 2.220ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (SLICE_X13Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.207ns (1.048 - 0.841)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_0
    SLICE_X13Y44.A6      net (fanout=2)        0.654   EtherCATPartition_inst/rx_axis_mac_tdata<0>
    SLICE_X13Y44.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data11
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.413ns logic, 0.654ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3 (SLICE_X13Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.207ns (1.048 - 0.841)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.DQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_3
    SLICE_X13Y44.D6      net (fanout=2)        0.654   EtherCATPartition_inst/rx_axis_mac_tdata<3>
    SLICE_X13Y44.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data101
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.413ns logic, 0.654ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (SLICE_X20Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.200   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<6>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    SLICE_X20Y45.A6      net (fanout=5)        0.037   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<5>
    SLICE_X20Y45.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<6>
                                                       EtherCATPartition_inst/RxControl_1/Mmux__n02357
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>/CLK
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.416ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (SLICE_X46Y74.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.912ns (Levels of Logic = 3)
  Clock Path Skew:      -0.311ns (1.592 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.BQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X37Y66.C2      net (fanout=35)       2.629   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X44Y75.D4      net (fanout=87)       1.664   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X44Y75.DMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X44Y75.B1      net (fanout=1)        0.647   EtherCATPartition_inst/MAC100/N168
    SLICE_X44Y75.B       Tilo                  0.205   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X46Y74.CE      net (fanout=2)        0.535   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X46Y74.CLK     Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    -------------------------------------------------  ---------------------------
    Total                                      6.912ns (1.437ns logic, 5.475ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.311ns (1.592 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.CMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X37Y66.C4      net (fanout=41)       2.512   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X44Y75.D4      net (fanout=87)       1.664   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X44Y75.DMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X44Y75.B1      net (fanout=1)        0.647   EtherCATPartition_inst/MAC100/N168
    SLICE_X44Y75.B       Tilo                  0.205   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X46Y74.CE      net (fanout=2)        0.535   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X46Y74.CLK     Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (1.534ns logic, 5.358ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.311ns (1.592 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X37Y66.C6      net (fanout=19)       2.578   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X44Y75.D4      net (fanout=87)       1.664   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X44Y75.DMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X44Y75.B1      net (fanout=1)        0.647   EtherCATPartition_inst/MAC100/N168
    SLICE_X44Y75.B       Tilo                  0.205   EtherCATPartition_inst/MAC100/N166
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X46Y74.CE      net (fanout=2)        0.535   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X46Y74.CLK     Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (1.437ns logic, 5.424ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2 (SLICE_X44Y76.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (1.575 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.BQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X37Y66.C2      net (fanout=35)       2.629   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X48Y75.A1      net (fanout=87)       2.065   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X48Y75.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1
    SLICE_X44Y76.SR      net (fanout=1)        0.813   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X44Y76.CLK     Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter<5>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (1.356ns logic, 5.507ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (1.575 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.CMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X37Y66.C4      net (fanout=41)       2.512   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X48Y75.A1      net (fanout=87)       2.065   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X48Y75.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1
    SLICE_X44Y76.SR      net (fanout=1)        0.813   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X44Y76.CLK     Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter<5>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (1.453ns logic, 5.390ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.812ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (1.575 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X37Y66.C6      net (fanout=19)       2.578   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X48Y75.A1      net (fanout=87)       2.065   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X48Y75.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1
    SLICE_X44Y76.SR      net (fanout=1)        0.813   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X44Y76.CLK     Tsrck                 0.455   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter<5>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (1.356ns logic, 5.456ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0 (SLICE_X44Y76.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (1.575 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.BQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X37Y66.C2      net (fanout=35)       2.629   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X48Y75.A1      net (fanout=87)       2.065   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X48Y75.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1
    SLICE_X44Y76.SR      net (fanout=1)        0.813   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X44Y76.CLK     Tsrck                 0.444   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter<5>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (1.345ns logic, 5.507ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (1.575 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.CMUX    Tshcko                0.488   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X37Y66.C4      net (fanout=41)       2.512   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X48Y75.A1      net (fanout=87)       2.065   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X48Y75.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1
    SLICE_X44Y76.SR      net (fanout=1)        0.813   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X44Y76.CLK     Tsrck                 0.444   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter<5>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.442ns logic, 5.390ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (1.575 - 1.903)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X37Y66.C6      net (fanout=19)       2.578   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X37Y66.C       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG8<3>
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o1
    SLICE_X48Y75.A1      net (fanout=87)       2.065   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8130_o
    SLICE_X48Y75.AMUX    Tilo                  0.251   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1
    SLICE_X44Y76.SR      net (fanout=1)        0.813   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X44Y76.CLK     Tsrck                 0.444   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter<5>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (1.345ns logic, 5.456ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP (SLICE_X42Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.131 - 0.115)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.CQ      Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7
    SLICE_X42Y77.DX      net (fanout=1)        0.222   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data<7>
    SLICE_X42Y77.CLK     Tdh         (-Th)     0.081   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.119ns logic, 0.222ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP (SLICE_X42Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.131 - 0.115)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.CQ      Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7
    SLICE_X42Y77.DX      net (fanout=1)        0.222   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data<7>
    SLICE_X42Y77.CLK     Tdh         (-Th)     0.072   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<7>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.128ns logic, 0.222ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME (SLICE_X49Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.AQ      Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT
    SLICE_X49Y67.AX      net (fanout=2)        0.141   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT
    SLICE_X49Y67.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X38Y77.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X38Y77.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.827ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y11.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.673ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.827ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X39Y10.A4      net (fanout=10)       4.376   g_reset_n_IBUF
    SLICE_X39Y10.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X40Y11.SR      net (fanout=2)        0.652   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X40Y11.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.827ns (1.799ns logic, 5.028ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X39Y10.A3      net (fanout=10)       2.236   startup_reset
    SLICE_X39Y10.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X40Y11.SR      net (fanout=2)        0.652   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X40Y11.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.880ns logic, 2.888ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.BQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y10.A5      net (fanout=2)        0.812   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y10.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X40Y11.SR      net (fanout=2)        0.652   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X40Y11.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (0.936ns logic, 1.464ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.980ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.520ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X39Y10.A4      net (fanout=10)       4.376   g_reset_n_IBUF
    SLICE_X39Y10.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X40Y11.CLK     net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      6.520ns (1.623ns logic, 4.897ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.039ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X39Y10.A3      net (fanout=10)       2.236   startup_reset
    SLICE_X39Y10.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X40Y11.CLK     net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.704ns logic, 2.757ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.407ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.BQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y10.A5      net (fanout=2)        0.812   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y10.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X40Y11.CLK     net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.760ns logic, 1.333ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y11.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.BQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y10.A5      net (fanout=2)        0.449   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X40Y11.SR      net (fanout=2)        0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X40Y11.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.497ns logic, 0.813ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.222ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X39Y10.A3      net (fanout=10)       1.397   startup_reset
    SLICE_X39Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X40Y11.SR      net (fanout=2)        0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X40Y11.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (0.461ns logic, 1.761ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.230ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.230ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X39Y10.A4      net (fanout=10)       2.840   g_reset_n_IBUF
    SLICE_X39Y10.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X40Y11.SR      net (fanout=2)        0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    SLICE_X40Y11.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.026ns logic, 3.204ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.188ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.BQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y10.A5      net (fanout=2)        0.449   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y10.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X40Y11.CLK     net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.437ns logic, 0.751ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.100ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X39Y10.A3      net (fanout=10)       1.397   startup_reset
    SLICE_X39Y10.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X40Y11.CLK     net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (0.401ns logic, 1.699ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.108ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.108ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X39Y10.A4      net (fanout=10)       2.840   g_reset_n_IBUF
    SLICE_X39Y10.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o1
    SLICE_X40Y11.CLK     net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (0.966ns logic, 3.142ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.905ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X36Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.595ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.905ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X36Y11.A2      net (fanout=10)       4.363   g_reset_n_IBUF
    SLICE_X36Y11.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X36Y11.CLK     net (fanout=2)        0.981   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (1.561ns logic, 5.344ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.842ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.658ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X36Y11.A3      net (fanout=10)       2.035   startup_reset
    SLICE_X36Y11.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X36Y11.CLK     net (fanout=2)        0.981   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.642ns logic, 3.016ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.925ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.575ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.DQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X36Y11.A4      net (fanout=2)        0.896   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X36Y11.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X36Y11.CLK     net (fanout=2)        0.981   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (0.698ns logic, 1.877ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X36Y11.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.923ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.577ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X36Y11.A2      net (fanout=10)       4.363   g_reset_n_IBUF
    SLICE_X36Y11.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X36Y11.SR      net (fanout=2)        0.469   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X36Y11.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (1.745ns logic, 4.832ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X36Y11.A3      net (fanout=10)       2.035   startup_reset
    SLICE_X36Y11.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X36Y11.SR      net (fanout=2)        0.469   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X36Y11.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.826ns logic, 2.504ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.247ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.DQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X36Y11.A4      net (fanout=2)        0.896   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X36Y11.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X36Y11.SR      net (fanout=2)        0.469   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X36Y11.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.882ns logic, 1.365ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X36Y11.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X36Y11.A4      net (fanout=2)        0.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X36Y11.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X36Y11.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X36Y11.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.483ns logic, 0.780ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.989ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X36Y11.A3      net (fanout=10)       1.256   startup_reset
    SLICE_X36Y11.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X36Y11.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X36Y11.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.447ns logic, 1.542ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.161ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.161ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X36Y11.A2      net (fanout=10)       2.863   g_reset_n_IBUF
    SLICE_X36Y11.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X36Y11.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    SLICE_X36Y11.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (1.012ns logic, 3.149ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X36Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.420ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X36Y11.A4      net (fanout=2)        0.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X36Y11.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X36Y11.CLK     net (fanout=2)        0.509   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.417ns logic, 1.003ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X36Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.146ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.146ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X36Y11.A3      net (fanout=10)       1.256   startup_reset
    SLICE_X36Y11.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X36Y11.CLK     net (fanout=2)        0.509   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (0.381ns logic, 1.765ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X36Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.318ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.318ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X36Y11.A2      net (fanout=10)       2.863   g_reset_n_IBUF
    SLICE_X36Y11.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o1
    SLICE_X36Y11.CLK     net (fanout=2)        0.509   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_701_o
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.946ns logic, 3.372ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO  
       TIMEGRP         
"TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         
TS_g_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.343ns.
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X24Y57.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.657ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      10.343ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X30Y57.B2      net (fanout=10)       7.714   g_reset_n_IBUF
    SLICE_X30Y57.B       Tilo                  0.203   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.886   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X24Y57.CLK     Trck                  0.230   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.343ns (1.743ns logic, 8.600ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    20.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X30Y57.B3      net (fanout=10)       2.988   startup_reset
    SLICE_X30Y57.B       Tilo                  0.203   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.886   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X24Y57.CLK     Trck                  0.230   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.824ns logic, 3.874ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.BQ      Tcko                  0.447   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X30Y57.B4      net (fanout=7)        0.505   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X30Y57.B       Tilo                  0.203   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.886   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X24Y57.CLK     Trck                  0.230   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.880ns logic, 1.391ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X24Y57.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.722ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      10.278ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X30Y57.B2      net (fanout=10)       7.714   g_reset_n_IBUF
    SLICE_X30Y57.BMUX    Tilo                  0.261   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.993   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                     10.278ns (1.571ns logic, 8.707ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  20.367ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X30Y57.B3      net (fanout=10)       2.988   startup_reset
    SLICE_X30Y57.BMUX    Tilo                  0.261   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.993   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (0.652ns logic, 3.981ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  22.794ns (requirement - data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.BQ      Tcko                  0.447   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X30Y57.B4      net (fanout=7)        0.505   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X30Y57.BMUX    Tilo                  0.261   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.993   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.708ns logic, 1.498ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO         TIMEGRP         "TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         TS_g_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X24Y57.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.BQ      Tcko                  0.234   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X30Y57.B4      net (fanout=7)        0.262   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X30Y57.B       Tilo                  0.156   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.541   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X24Y57.CLK     Tremck      (-Th)    -0.107   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.497ns logic, 0.803ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.832ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X30Y57.B3      net (fanout=10)       1.830   startup_reset
    SLICE_X30Y57.B       Tilo                  0.156   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.541   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X24Y57.CLK     Tremck      (-Th)    -0.107   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (0.461ns logic, 2.371ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   6.550ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      6.550ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X30Y57.B2      net (fanout=10)       4.983   g_reset_n_IBUF
    SLICE_X30Y57.B       Tilo                  0.156   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.541   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    SLICE_X24Y57.CLK     Tremck      (-Th)    -0.107   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (1.026ns logic, 5.524ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X24Y57.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.311ns (data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.BQ      Tcko                  0.234   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X30Y57.B4      net (fanout=7)        0.262   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X30Y57.BMUX    Tilo                  0.191   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.624   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.425ns logic, 0.886ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X24Y57.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.843ns (data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      2.843ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X30Y57.B3      net (fanout=10)       1.830   startup_reset
    SLICE_X30Y57.BMUX    Tilo                  0.191   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.624   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.389ns logic, 2.454ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X24Y57.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   6.561ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      6.561ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X30Y57.B2      net (fanout=10)       4.983   g_reset_n_IBUF
    SLICE_X30Y57.BMUX    Tilo                  0.191   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.624   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8120_o
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (0.954ns logic, 5.607ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3429 paths analyzed, 3427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.038ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X0Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.962ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.614ns (Levels of Logic = 2)
  Clock Path Delay:     0.976ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X21Y22.D4      net (fanout=10)       3.820   g_reset_n_IBUF
    SLICE_X21Y22.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<31>
                                                       g_reset1
    SLICE_X0Y76.SR       net (fanout=871)      6.951   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X0Y76.CLK      Trck                  0.274   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                     12.614ns (1.843ns logic, 10.771ns route)
                                                       (14.6% logic, 85.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X0Y76.CLK      net (fanout=444)      0.970   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (-2.778ns logic, 3.754ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X0Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.610ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.969ns (Levels of Logic = 2)
  Clock Path Delay:     0.979ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X21Y22.D4      net (fanout=10)       3.820   g_reset_n_IBUF
    SLICE_X21Y22.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<31>
                                                       g_reset1
    SLICE_X0Y65.SR       net (fanout=871)      6.295   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X0Y65.CLK      Trck                  0.285   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                     11.969ns (1.854ns logic, 10.115ns route)
                                                       (15.5% logic, 84.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X0Y65.CLK      net (fanout=444)      0.973   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (-2.778ns logic, 3.757ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X0Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.621ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.958ns (Levels of Logic = 2)
  Clock Path Delay:     0.979ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X21Y22.D4      net (fanout=10)       3.820   g_reset_n_IBUF
    SLICE_X21Y22.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<31>
                                                       g_reset1
    SLICE_X0Y65.SR       net (fanout=871)      6.295   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X0Y65.CLK      Trck                  0.274   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                     11.958ns (1.843ns logic, 10.115ns route)
                                                       (15.4% logic, 84.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X0Y65.CLK      net (fanout=444)      0.973   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (-2.778ns logic, 3.757ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0 (SLICE_X7Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CLK (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 1)
  Clock Path Delay:     3.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CLK to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D6.I                 Tiopi                 1.126   XY2100_CLK
                                                       XY2100_CLK
                                                       XY2100_CLK_IBUF
                                                       ProtoComp111.IMUX.5
    SLICE_X7Y58.AX       net (fanout=1)        2.604   XY2100_CLK_IBUF
    SLICE_X7Y58.CLK      Tckdi       (-Th)    -0.048   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.174ns logic, 2.604ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y58.CLK      net (fanout=942)      1.222   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.519ns logic, 1.877ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X3Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Delay:     1.192ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp111.IMUX.12
    SLICE_X3Y36.AX       net (fanout=2)        1.139   lb_cs_n_IBUF
    SLICE_X3Y36.CLK      Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (0.822ns logic, 1.139ns route)
                                                       (41.9% logic, 58.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.583   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X3Y36.CLK      net (fanout=444)      0.750   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (-1.503ns logic, 2.695ns route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X0Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<2> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Clock Path Delay:     2.158ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: XY2100_CH<2> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F4.I                 Tiopi                 0.763   XY2100_CH<2>
                                                       XY2100_CH<2>
                                                       XY2100_CH_2_IBUF
                                                       ProtoComp111.IMUX.18
    SLICE_X0Y51.BX       net (fanout=1)        1.774   XY2100_CH_2_IBUF
    SLICE_X0Y51.CLK      Tckdi       (-Th)    -0.048   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.811ns logic, 1.774ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.467   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y51.CLK      net (fanout=942)      0.741   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.950ns logic, 1.208ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 544 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  16.864ns.
--------------------------------------------------------------------------------

Paths for end point LaserTrigger (A9.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.136ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.452ns (Levels of Logic = 6)
  Clock Path Delay:     3.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y34.CLK     net (fanout=942)      1.213   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.519ns logic, 1.868ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X11Y35.C4      net (fanout=2)        0.990   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X11Y35.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A2      net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X8Y49.CX       net (fanout=39)       0.653   LaserGate_OBUF
    SLICE_X8Y49.CMUX     Tcxc                  0.163   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        4.248   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     13.452ns (4.027ns logic, 9.425ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.542ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.048ns (Levels of Logic = 6)
  Clock Path Delay:     3.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y35.CLK     net (fanout=942)      1.211   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.519ns logic, 1.866ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.BQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X11Y35.C1      net (fanout=2)        0.586   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X11Y35.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A2      net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X8Y49.CX       net (fanout=39)       0.653   LaserGate_OBUF
    SLICE_X8Y49.CMUX     Tcxc                  0.163   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        4.248   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     13.048ns (4.027ns logic, 9.021ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.647ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.945ns (Levels of Logic = 6)
  Clock Path Delay:     3.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y36.CLK     net (fanout=942)      1.209   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.519ns logic, 1.864ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X11Y35.D1      net (fanout=2)        0.629   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X11Y35.D       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X11Y35.A3      net (fanout=1)        0.291   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X8Y49.CX       net (fanout=39)       0.653   LaserGate_OBUF
    SLICE_X8Y49.CMUX     Tcxc                  0.163   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        4.248   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     12.945ns (4.027ns logic, 8.918ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point LaserGate (B8.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.154ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.434ns (Levels of Logic = 5)
  Clock Path Delay:     3.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y34.CLK     net (fanout=942)      1.213   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.519ns logic, 1.868ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X11Y35.C4      net (fanout=2)        0.990   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X11Y35.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A2      net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       5.046   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     13.434ns (3.864ns logic, 9.570ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.560ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.030ns (Levels of Logic = 5)
  Clock Path Delay:     3.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y35.CLK     net (fanout=942)      1.211   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.519ns logic, 1.866ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.BQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X11Y35.C1      net (fanout=2)        0.586   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X11Y35.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A2      net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       5.046   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     13.030ns (3.864ns logic, 9.166ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.665ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.927ns (Levels of Logic = 5)
  Clock Path Delay:     3.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y36.CLK     net (fanout=942)      1.209   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.519ns logic, 1.864ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X11Y35.D1      net (fanout=2)        0.629   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X11Y35.D       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X11Y35.A3      net (fanout=1)        0.291   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       5.046   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     12.927ns (3.864ns logic, 9.063ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point LaserFPK (B5.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.681ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.907ns (Levels of Logic = 7)
  Clock Path Delay:     3.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y34.CLK     net (fanout=942)      1.213   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.519ns logic, 1.868ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X11Y35.C4      net (fanout=2)        0.990   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X11Y35.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A2      net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X7Y49.D3       net (fanout=39)       0.344   LaserGate_OBUF
    SLICE_X7Y49.D        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X7Y49.C6       net (fanout=1)        0.118   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X7Y49.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        3.539   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     12.907ns (4.382ns logic, 8.525ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.947ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.641ns (Levels of Logic = 6)
  Clock Path Delay:     3.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y34.CLK     net (fanout=942)      1.213   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.519ns logic, 1.868ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X11Y35.C4      net (fanout=2)        0.990   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X11Y35.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A2      net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X7Y49.C2       net (fanout=39)       0.455   LaserGate_OBUF
    SLICE_X7Y49.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        3.539   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     12.641ns (4.123ns logic, 8.518ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.087ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.503ns (Levels of Logic = 7)
  Clock Path Delay:     3.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y35.CLK     net (fanout=942)      1.211   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.519ns logic, 1.866ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.BQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X11Y35.C1      net (fanout=2)        0.586   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X11Y35.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X11Y35.A2      net (fanout=1)        0.437   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X11Y35.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X11Y35.B5      net (fanout=26)       0.372   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X11Y35.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_EtherCAT/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X7Y49.A1       net (fanout=29)       2.725   cnc2_GalvoMotor_EtherCAT/WD_TimeOut
    SLICE_X7Y49.A        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X7Y49.D3       net (fanout=39)       0.344   LaserGate_OBUF
    SLICE_X7Y49.D        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X7Y49.C6       net (fanout=1)        0.118   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X7Y49.C        Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        3.539   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     12.503ns (4.382ns logic, 8.121ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.477ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Delay:     0.430ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X36Y3.CLK      net (fanout=444)      0.511   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (-1.884ns logic, 2.314ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y3.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        1.851   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.596ns logic, 1.851ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      5.160ns (Levels of Logic = 2)
  Clock Path Delay:     0.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X29Y9.CLK      net (fanout=444)      0.489   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (-1.884ns logic, 2.292ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y9.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X47Y7.C2       net (fanout=56)       1.748   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X47Y7.C        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.662   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (1.750ns logic, 3.410ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.266ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 2)
  Clock Path Delay:     0.438ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X38Y3.CLK      net (fanout=444)      0.519   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (-1.884ns logic, 2.322ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y3.CQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X47Y7.C4       net (fanout=74)       0.780   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X47Y7.C        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.662   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.786ns logic, 2.442ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point XY2_Z (F1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.447ns (clock arrival + clock path + data path - uncertainty)
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          XY2_Z (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Clock Path Delay:     1.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp111.IMUX.13
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.155   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y34.CLK      net (fanout=942)      0.698   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.822ns logic, 0.853ns route)
                                                       (49.1% logic, 50.9% route)

  Minimum Data Path at Fast Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 to XY2_Z
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.234   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    F1.O                 net (fanout=1)        1.167   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
    F1.PAD               Tioop                 1.396   XY2_Z
                                                       XY2_Z_OBUF
                                                       XY2_Z
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (1.630ns logic, 1.167ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.288ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.712ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 1)
  Clock Path Delay:     0.820ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp111.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.113   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X45Y76.CLK     net (fanout=130)      1.118   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (-3.483ns logic, 4.303ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y76.AMUX    Tshcko                0.461   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    D11.O                net (fanout=1)        2.351   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (2.842ns logic, 2.351ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.765ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 1)
  Clock Path Delay:     0.801ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp111.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.113   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X41Y77.CLK     net (fanout=130)      1.099   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (-3.483ns logic, 4.284ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.DMUX    Tshcko                0.461   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    D12.O                net (fanout=1)        2.317   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (2.842ns logic, 2.317ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.896ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 1)
  Clock Path Delay:     0.820ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp111.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.113   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X45Y76.CLK     net (fanout=130)      1.118   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (-3.483ns logic, 4.303ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y76.AQ      Tcko                  0.391   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    E11.O                net (fanout=1)        2.237   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (2.772ns logic, 2.237ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.975ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Delay:     0.504ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp111.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.805   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X35Y77.CLK     net (fanout=130)      0.503   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (-1.861ns logic, 2.365ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y77.AQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TX_EN_REG1
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    C11.O                net (fanout=1)        1.152   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (1.594ns logic, 1.152ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.197ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 1)
  Clock Path Delay:     0.530ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp111.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.805   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X41Y77.CLK     net (fanout=130)      0.529   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (-1.861ns logic, 2.391ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.DQ      Tcko                  0.198   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    A11.O                net (fanout=1)        1.348   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.594ns logic, 1.348ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.345ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 1)
  Clock Path Delay:     0.549ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp111.IMUX.4
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.805   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X45Y76.CLK     net (fanout=130)      0.548   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (-1.861ns logic, 2.410ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y76.AQ      Tcko                  0.198   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    E11.O                net (fanout=1)        1.477   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.594ns logic, 1.477ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 84 paths analyzed, 67 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.471ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Wr_En (SLICE_X12Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.529ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Wr_En (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.970ns (Levels of Logic = 2)
  Clock Path Delay:     0.974ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Wr_En
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X21Y22.D4      net (fanout=10)       3.820   g_reset_n_IBUF
    SLICE_X21Y22.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<31>
                                                       g_reset1
    SLICE_X12Y47.SR      net (fanout=871)      3.439   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X12Y47.CLK     Trck                  0.142   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_FIFOCommit<1>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Wr_En
    -------------------------------------------------  ---------------------------
    Total                                      8.970ns (1.711ns logic, 7.259ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Wr_En
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp111.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.127   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X12Y47.CLK     net (fanout=40)       0.924   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (-2.699ns logic, 3.673ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (SLICE_X27Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.797ns (Levels of Logic = 2)
  Clock Path Delay:     0.853ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X21Y22.D4      net (fanout=10)       3.820   g_reset_n_IBUF
    SLICE_X21Y22.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<31>
                                                       g_reset1
    SLICE_X27Y47.SR      net (fanout=871)      3.104   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X27Y47.CLK     Trck                  0.304   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (1.873ns logic, 6.924ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp111.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.127   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X27Y47.CLK     net (fanout=40)       0.803   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (-2.699ns logic, 3.552ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3 (SLICE_X13Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.886ns (Levels of Logic = 2)
  Clock Path Delay:     0.971ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp111.IMUX.9
    SLICE_X21Y22.D4      net (fanout=10)       3.820   g_reset_n_IBUF
    SLICE_X21Y22.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<31>
                                                       g_reset1
    SLICE_X13Y44.SR      net (fanout=871)      3.184   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X13Y44.CLK     Trck                  0.313   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<3>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3
    -------------------------------------------------  ---------------------------
    Total                                      8.886ns (1.882ns logic, 7.004ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp111.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.127   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X13Y44.CLK     net (fanout=40)       0.921   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (-2.699ns logic, 3.670ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0 (SLICE_X48Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.366ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.752ns (Levels of Logic = 1)
  Clock Path Delay:     1.111ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.763   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp111.IMUX.32
    SLICE_X48Y77.AX      net (fanout=1)        0.941   RXD1T0_IBUF
    SLICE_X48Y77.CLK     Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.811ns logic, 0.941ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp111.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.534   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X48Y77.CLK     net (fanout=131)      0.639   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (-1.454ns logic, 2.565ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (SLICE_X48Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.477ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 1)
  Clock Path Delay:     1.111ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp111.IMUX.33
    SLICE_X48Y77.BX      net (fanout=1)        1.052   RXD1T1_IBUF
    SLICE_X48Y77.CLK     Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.811ns logic, 1.052ns route)
                                                       (43.5% logic, 56.5% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp111.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.534   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X48Y77.CLK     net (fanout=131)      0.639   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (-1.454ns logic, 2.565ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (SLICE_X48Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.481ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 1)
  Clock Path Delay:     1.111ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 0.763   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp111.IMUX.34
    SLICE_X48Y77.CX      net (fanout=1)        1.056   RXD1T2_IBUF
    SLICE_X48Y77.CLK     Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.811ns logic, 1.056ns route)
                                                       (43.4% logic, 56.6% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp111.IMUX.3
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.534   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X48Y77.CLK     net (fanout=131)      0.639   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (-1.454ns logic, 2.565ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.606ns|     24.076ns|            0|            0|    156958884|       314907|
| TS_CLK_80MHz                  |     12.500ns|     12.038ns|      6.905ns|            0|            0|       314889|           12|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.827ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.905ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
| TS_TO_GMPartition_1SPI_Paritio|     25.000ns|     10.343ns|          N/A|            0|            0|            6|            0|
| n_1SPI_Module_1SPI_base_1m_CLK|             |             |             |             |             |             |             |
| _LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|     14.830ns|            0|            0|            0|         4097|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      5.721ns|          N/A|            0|            0|          857|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|     14.830ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     15.416ns|            0|            0|            0|         5432|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      4.909ns|          N/A|            0|            0|         1161|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     15.416ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    2.287(R)|      SLOW  |   -0.366(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.467(R)|      SLOW  |   -0.477(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.449(R)|      SLOW  |   -0.481(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    2.596(R)|      SLOW  |   -0.578(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    7.282(R)|      SLOW  |   -0.601(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    7.083(R)|      SLOW  |   -2.287(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    6.512(R)|      SLOW  |   -0.934(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.334(R)|      SLOW  |   -1.745(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
FPGA_GP36   |    4.537(R)|      SLOW  |   -2.320(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
RX_DV1      |    7.508(R)|      SLOW  |   -3.413(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    6.783(R)|      SLOW  |   -2.956(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    4.154(R)|      SLOW  |   -1.434(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2100_CH<0>|    1.921(R)|      SLOW  |   -0.645(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<1>|    1.974(R)|      SLOW  |   -0.599(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<2>|    1.784(R)|      SLOW  |   -0.402(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<3>|    1.738(R)|      SLOW  |   -0.475(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CLK  |    1.630(R)|      SLOW  |   -0.357(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_FS   |    2.418(R)|      SLOW  |   -0.982(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iRIO_Rx     |    4.366(R)|      SLOW  |   -2.117(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.544(R)|      SLOW  |   -0.369(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.359(R)|      SLOW  |   -0.878(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.331(R)|      SLOW  |   -0.951(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         5.930(R)|      SLOW  |         3.197(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         6.235(R)|      SLOW  |         3.436(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         6.104(R)|      SLOW  |         3.345(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         6.288(R)|      SLOW  |         3.493(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         5.532(R)|      SLOW  |         2.975(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
FPGA_GP33   |        10.200(R)|      SLOW  |         5.776(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP34   |        12.675(R)|      SLOW  |         6.958(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP35   |        10.142(R)|      SLOW  |         5.715(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP37   |         9.291(R)|      SLOW  |         5.119(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserFPK    |        16.319(R)|      SLOW  |         5.818(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserGate   |        16.846(R)|      SLOW  |         7.252(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserTrigger|        16.864(R)|      SLOW  |         6.587(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         9.490(R)|      SLOW  |         4.266(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.845(R)|      SLOW  |         3.477(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2_CLK     |         8.187(R)|      SLOW  |         4.468(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_SYNC    |        10.954(R)|      SLOW  |         6.193(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_X       |         8.294(R)|      SLOW  |         4.543(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Y       |         8.567(R)|      SLOW  |         4.683(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Z       |         8.143(R)|      SLOW  |         4.447(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_int      |         9.022(R)|      SLOW  |         5.007(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.618(R)|      SLOW  |         4.832(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oRIO_Tx     |        11.031(R)|      SLOW  |         6.228(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    7.708|         |         |         |
g_reset_n      |    8.471|    8.471|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   14.830|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.135|         |         |         |
g_reset_n      |   12.038|   12.038|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    4.698|         |
g_reset_n      |         |         |    0.757|    0.757|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 11.681; Ideal Clock Offset To Actual Clock -6.303; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FPGA_GP36         |    4.537(R)|      SLOW  |   -2.320(R)|      FAST  |   20.463|    2.320|        9.072|
RX_DV1            |    7.508(R)|      SLOW  |   -3.413(R)|      FAST  |   17.492|    3.413|        7.040|
RX_ER1            |    6.783(R)|      SLOW  |   -2.956(R)|      FAST  |   18.217|    2.956|        7.631|
SRI_RX<0>         |    4.154(R)|      SLOW  |   -1.434(R)|      FAST  |   20.846|    1.434|        9.706|
XY2100_CH<0>      |    1.921(R)|      SLOW  |   -0.645(R)|      SLOW  |   23.079|    0.645|       11.217|
XY2100_CH<1>      |    1.974(R)|      SLOW  |   -0.599(R)|      FAST  |   23.026|    0.599|       11.214|
XY2100_CH<2>      |    1.784(R)|      SLOW  |   -0.402(R)|      FAST  |   23.216|    0.402|       11.407|
XY2100_CH<3>      |    1.738(R)|      SLOW  |   -0.475(R)|      SLOW  |   23.262|    0.475|       11.394|
XY2100_CLK        |    1.630(R)|      SLOW  |   -0.357(R)|      SLOW  |   23.370|    0.357|       11.507|
XY2100_FS         |    2.418(R)|      SLOW  |   -0.982(R)|      FAST  |   22.582|    0.982|       10.800|
g_reset_n         |    9.768(R)|      SLOW  |   -1.820(R)|      FAST  |   15.232|    1.820|        6.706|
                  |   12.038(R)|      SLOW  |   -2.069(R)|      FAST  |   12.962|    2.069|        5.447|
iRIO_Rx           |    4.366(R)|      SLOW  |   -2.117(R)|      FAST  |   20.634|    2.117|        9.259|
lb_cs_n           |    2.544(R)|      SLOW  |   -0.369(R)|      FAST  |   22.456|    0.369|       11.044|
lb_rd_n           |    3.359(R)|      SLOW  |   -0.878(R)|      FAST  |   21.641|    0.878|       10.381|
lb_wr_n           |    3.331(R)|      SLOW  |   -0.951(R)|      FAST  |   21.669|    0.951|       10.359|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.038|         -  |      -0.357|         -  |   12.962|    0.357|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 8.105; Ideal Clock Offset To Actual Clock 14.419; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.287(R)|      SLOW  |   -0.366(R)|      FAST  |    7.713|   30.366|      -11.327|
RXD1T1            |    2.467(R)|      SLOW  |   -0.477(R)|      FAST  |    7.533|   30.477|      -11.472|
RXD1T2            |    2.449(R)|      SLOW  |   -0.481(R)|      FAST  |    7.551|   30.481|      -11.465|
RXD1T3            |    2.596(R)|      SLOW  |   -0.578(R)|      FAST  |    7.404|   30.578|      -11.587|
RX_DV1            |    7.282(R)|      SLOW  |   -0.601(R)|      FAST  |    2.718|   30.601|      -13.942|
                  |    7.083(R)|      SLOW  |   -2.287(R)|      FAST  |    2.917|   32.287|      -14.685|
RX_ER1            |    6.512(R)|      SLOW  |   -0.934(R)|      FAST  |    3.488|   30.934|      -13.723|
                  |    6.334(R)|      SLOW  |   -1.745(R)|      FAST  |    3.666|   31.745|      -14.040|
g_reset_n         |    7.568(R)|      SLOW  |   -3.633(R)|      FAST  |    2.432|   33.633|      -15.601|
                  |    8.471(R)|      SLOW  |   -3.454(R)|      FAST  |    1.529|   33.454|      -15.963|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.471|         -  |      -0.366|         -  |    1.529|   30.366|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 10.019 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
FPGA_GP33                                      |       10.200|      SLOW  |        5.776|      FAST  |         3.355|
FPGA_GP34                                      |       12.675|      SLOW  |        6.958|      FAST  |         5.830|
FPGA_GP35                                      |       10.142|      SLOW  |        5.715|      FAST  |         3.297|
FPGA_GP37                                      |        9.291|      SLOW  |        5.119|      FAST  |         2.446|
LaserFPK                                       |       16.319|      SLOW  |        5.818|      FAST  |         9.474|
LaserGate                                      |       16.846|      SLOW  |        7.252|      FAST  |        10.001|
LaserTrigger                                   |       16.864|      SLOW  |        6.587|      FAST  |        10.019|
SRI_RTS<0>                                     |        9.490|      SLOW  |        4.266|      FAST  |         2.645|
SRI_TX<0>                                      |        6.845|      SLOW  |        3.477|      FAST  |         0.000|
XY2_CLK                                        |        8.187|      SLOW  |        4.468|      FAST  |         1.342|
XY2_SYNC                                       |       10.954|      SLOW  |        6.193|      FAST  |         4.109|
XY2_X                                          |        8.294|      SLOW  |        4.543|      FAST  |         1.449|
XY2_Y                                          |        8.567|      SLOW  |        4.683|      FAST  |         1.722|
XY2_Z                                          |        8.143|      SLOW  |        4.447|      FAST  |         1.298|
lb_int                                         |        9.022|      SLOW  |        5.007|      FAST  |         2.177|
led_1                                          |       10.618|      SLOW  |        4.832|      FAST  |         3.773|
oRIO_Tx                                        |       11.031|      SLOW  |        6.228|      FAST  |         4.186|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.756 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        5.930|      SLOW  |        3.197|      FAST  |         0.398|
TXD1T1                                         |        6.235|      SLOW  |        3.436|      FAST  |         0.703|
TXD1T2                                         |        6.104|      SLOW  |        3.345|      FAST  |         0.572|
TXD1T3                                         |        6.288|      SLOW  |        3.493|      FAST  |         0.756|
TX_EN1                                         |        5.532|      SLOW  |        2.975|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 157287382 paths, 2 nets, and 36576 connections

Design statistics:
   Minimum period:  23.606ns{1}   (Maximum frequency:  42.362MHz)
   Maximum path delay from/to any node:  10.343ns
   Maximum net skew:   0.230ns
   Minimum input required time before clock:  12.038ns
   Minimum output required time after clock:  16.864ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 28 13:20:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



