

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_float_add_loop'
================================================================
* Date:           Tue Oct 14 10:12:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49159|    49159|  0.492 ms|  0.492 ms|  49159|  49159|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- float_add_loop  |    49157|    49157|         7|          1|          1|  49152|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i48"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_11 = load i16 %i" [activation_accelerator.cpp:253]   --->   Operation 13 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.10ns)   --->   "%icmp_ln253 = icmp_eq  i16 %i_11, i16 49152" [activation_accelerator.cpp:253]   --->   Operation 15 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln253 = add i16 %i_11, i16 1" [activation_accelerator.cpp:253]   --->   Operation 17 'add' 'add_ln253' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %for.inc.i48.split, void %for.inc34.preheader.exitStub" [activation_accelerator.cpp:253]   --->   Operation 18 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_18_cast = zext i16 %i_11" [activation_accelerator.cpp:253]   --->   Operation 19 'zext' 'i_18_cast' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_18_cast" [activation_accelerator.cpp:254]   --->   Operation 20 'getelementptr' 'x_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:254]   --->   Operation 21 'load' 'x_load' <Predicate = (!icmp_ln253)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %i_18_cast" [activation_accelerator.cpp:254]   --->   Operation 22 'getelementptr' 'y_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%y_load = load i16 %y_addr" [activation_accelerator.cpp:254]   --->   Operation 23 'load' 'y_load' <Predicate = (!icmp_ln253)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln253 = store i16 %add_ln253, i16 %i" [activation_accelerator.cpp:253]   --->   Operation 24 'store' 'store_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:254]   --->   Operation 25 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%y_load = load i16 %y_addr" [activation_accelerator.cpp:254]   --->   Operation 26 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 27 [4/4] (6.43ns)   --->   "%sum = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:254]   --->   Operation 27 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 28 [3/4] (6.43ns)   --->   "%sum = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:254]   --->   Operation 28 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 29 [2/4] (6.43ns)   --->   "%sum = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:254]   --->   Operation 29 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 30 [1/4] (6.43ns)   --->   "%sum = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:254]   --->   Operation 30 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln256 = bitcast i32 %sum" [activation_accelerator.cpp:256]   --->   Operation 31 'bitcast' 'bitcast_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln256, i32 16, i32 31" [activation_accelerator.cpp:256]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln253)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [activation_accelerator.cpp:253]   --->   Operation 33 'specloopname' 'specloopname_ln253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %i_18_cast" [activation_accelerator.cpp:256]   --->   Operation 34 'getelementptr' 'buf2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln256 = store i16 %trunc_ln, i16 %buf2_addr" [activation_accelerator.cpp:256]   --->   Operation 35 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln253 = br void %for.inc.i48" [activation_accelerator.cpp:253]   --->   Operation 36 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01000000]
store_ln0          (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
i_11               (load             ) [ 00000000]
specpipeline_ln0   (specpipeline     ) [ 00000000]
icmp_ln253         (icmp             ) [ 01111110]
empty              (speclooptripcount) [ 00000000]
add_ln253          (add              ) [ 00000000]
br_ln253           (br               ) [ 00000000]
i_18_cast          (zext             ) [ 01111111]
x_addr             (getelementptr    ) [ 01100000]
y_addr             (getelementptr    ) [ 01100000]
store_ln253        (store            ) [ 00000000]
x_load             (load             ) [ 01011110]
y_load             (load             ) [ 01011110]
sum                (fadd             ) [ 00000000]
bitcast_ln256      (bitcast          ) [ 00000000]
trunc_ln           (partselect       ) [ 01000001]
specloopname_ln253 (specloopname     ) [ 00000000]
buf2_addr          (getelementptr    ) [ 00000000]
store_ln256        (store            ) [ 00000000]
br_ln253           (br               ) [ 00000000]
ret_ln0            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="x_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="16" slack="0"/>
<pin id="46" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="y_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="16" slack="0"/>
<pin id="59" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="6"/>
<pin id="72" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf2_addr/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln256_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="1"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_11_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln253_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="15" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln253_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_18_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_18_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln253_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bitcast_ln256_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln256/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="137" class="1005" name="icmp_ln253_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="5"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln253 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_18_cast_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="6"/>
<pin id="143" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="i_18_cast "/>
</bind>
</comp>

<comp id="146" class="1005" name="x_addr_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="151" class="1005" name="y_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="x_load_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="161" class="1005" name="y_load_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="166" class="1005" name="trunc_ln_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="115"><net_src comp="99" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="81" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="38" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="140"><net_src comp="93" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="105" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="149"><net_src comp="42" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="154"><net_src comp="55" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="159"><net_src comp="49" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="164"><net_src comp="62" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="169"><net_src comp="120" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf2 | {7 }
 - Input state : 
	Port: activation_accelerator_Pipeline_float_add_loop : x | {1 2 }
	Port: activation_accelerator_Pipeline_float_add_loop : y | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_11 : 1
		icmp_ln253 : 2
		add_ln253 : 2
		br_ln253 : 3
		i_18_cast : 2
		x_addr : 3
		x_load : 4
		y_addr : 3
		y_load : 4
		store_ln253 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		bitcast_ln256 : 1
		trunc_ln : 2
	State 7
		store_ln256 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fadd   |     grp_fu_81    |    2    |   227   |   214   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln253_fu_99 |    0    |    0    |    23   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln253_fu_93 |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|   zext   | i_18_cast_fu_105 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|partselect|  trunc_ln_fu_120 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    2    |   227   |   250   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| i_18_cast_reg_141|   64   |
|     i_reg_130    |   16   |
|icmp_ln253_reg_137|    1   |
| trunc_ln_reg_166 |   16   |
|  x_addr_reg_146  |   16   |
|  x_load_reg_156  |   32   |
|  y_addr_reg_151  |   16   |
|  y_load_reg_161  |   32   |
+------------------+--------+
|       Total      |   193  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_62 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   250  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   420  |   268  |
+-----------+--------+--------+--------+--------+
