
Bai7_TouchScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007284  0800ace0  0800ace0  0001ace0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f64  08011f64  0003017c  2**0
                  CONTENTS
  4 .ARM          00000008  08011f64  08011f64  00021f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f6c  08011f6c  0003017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f6c  08011f6c  00021f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011f70  08011f70  00021f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  08011f74  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003017c  2**0
                  CONTENTS
 10 .bss          00000540  2000017c  2000017c  0003017c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006bc  200006bc  0003017c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003017c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016b57  00000000  00000000  000301ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039ba  00000000  00000000  00046d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001600  00000000  00000000  0004a6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001418  00000000  00000000  0004bcc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e6b  00000000  00000000  0004d0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f96  00000000  00000000  00073f43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df9d0  00000000  00000000  0008ded9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000049  00000000  00000000  0016d8a9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000680c  00000000  00000000  0016d8f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000017c 	.word	0x2000017c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800acc8 	.word	0x0800acc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000180 	.word	0x20000180
 80001cc:	0800acc8 	.word	0x0800acc8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	468e      	mov	lr, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14d      	bne.n	8000c72 <__udivmoddi4+0xaa>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4694      	mov	ip, r2
 8000bda:	d969      	bls.n	8000cb0 <__udivmoddi4+0xe8>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b152      	cbz	r2, 8000bf8 <__udivmoddi4+0x30>
 8000be2:	fa01 f302 	lsl.w	r3, r1, r2
 8000be6:	f1c2 0120 	rsb	r1, r2, #32
 8000bea:	fa20 f101 	lsr.w	r1, r0, r1
 8000bee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bf6:	4094      	lsls	r4, r2
 8000bf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bfc:	0c21      	lsrs	r1, r4, #16
 8000bfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000c02:	fa1f f78c 	uxth.w	r7, ip
 8000c06:	fb08 e316 	mls	r3, r8, r6, lr
 8000c0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c0e:	fb06 f107 	mul.w	r1, r6, r7
 8000c12:	4299      	cmp	r1, r3
 8000c14:	d90a      	bls.n	8000c2c <__udivmoddi4+0x64>
 8000c16:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c1e:	f080 811f 	bcs.w	8000e60 <__udivmoddi4+0x298>
 8000c22:	4299      	cmp	r1, r3
 8000c24:	f240 811c 	bls.w	8000e60 <__udivmoddi4+0x298>
 8000c28:	3e02      	subs	r6, #2
 8000c2a:	4463      	add	r3, ip
 8000c2c:	1a5b      	subs	r3, r3, r1
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c34:	fb08 3310 	mls	r3, r8, r0, r3
 8000c38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3c:	fb00 f707 	mul.w	r7, r0, r7
 8000c40:	42a7      	cmp	r7, r4
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x92>
 8000c44:	eb1c 0404 	adds.w	r4, ip, r4
 8000c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4c:	f080 810a 	bcs.w	8000e64 <__udivmoddi4+0x29c>
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	f240 8107 	bls.w	8000e64 <__udivmoddi4+0x29c>
 8000c56:	4464      	add	r4, ip
 8000c58:	3802      	subs	r0, #2
 8000c5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5e:	1be4      	subs	r4, r4, r7
 8000c60:	2600      	movs	r6, #0
 8000c62:	b11d      	cbz	r5, 8000c6c <__udivmoddi4+0xa4>
 8000c64:	40d4      	lsrs	r4, r2
 8000c66:	2300      	movs	r3, #0
 8000c68:	e9c5 4300 	strd	r4, r3, [r5]
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0xc2>
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	f000 80ef 	beq.w	8000e5a <__udivmoddi4+0x292>
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c82:	4630      	mov	r0, r6
 8000c84:	4631      	mov	r1, r6
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	fab3 f683 	clz	r6, r3
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	d14a      	bne.n	8000d28 <__udivmoddi4+0x160>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d302      	bcc.n	8000c9c <__udivmoddi4+0xd4>
 8000c96:	4282      	cmp	r2, r0
 8000c98:	f200 80f9 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c9c:	1a84      	subs	r4, r0, r2
 8000c9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	469e      	mov	lr, r3
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d0e0      	beq.n	8000c6c <__udivmoddi4+0xa4>
 8000caa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cae:	e7dd      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000cb0:	b902      	cbnz	r2, 8000cb4 <__udivmoddi4+0xec>
 8000cb2:	deff      	udf	#255	; 0xff
 8000cb4:	fab2 f282 	clz	r2, r2
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	f040 8092 	bne.w	8000de2 <__udivmoddi4+0x21a>
 8000cbe:	eba1 010c 	sub.w	r1, r1, ip
 8000cc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cc6:	fa1f fe8c 	uxth.w	lr, ip
 8000cca:	2601      	movs	r6, #1
 8000ccc:	0c20      	lsrs	r0, r4, #16
 8000cce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cda:	fb0e f003 	mul.w	r0, lr, r3
 8000cde:	4288      	cmp	r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x12c>
 8000ce2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x12a>
 8000cec:	4288      	cmp	r0, r1
 8000cee:	f200 80cb 	bhi.w	8000e88 <__udivmoddi4+0x2c0>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	1a09      	subs	r1, r1, r0
 8000cf6:	b2a4      	uxth	r4, r4
 8000cf8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000d00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d04:	fb0e fe00 	mul.w	lr, lr, r0
 8000d08:	45a6      	cmp	lr, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x156>
 8000d0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d14:	d202      	bcs.n	8000d1c <__udivmoddi4+0x154>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f200 80bb 	bhi.w	8000e92 <__udivmoddi4+0x2ca>
 8000d1c:	4608      	mov	r0, r1
 8000d1e:	eba4 040e 	sub.w	r4, r4, lr
 8000d22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d26:	e79c      	b.n	8000c62 <__udivmoddi4+0x9a>
 8000d28:	f1c6 0720 	rsb	r7, r6, #32
 8000d2c:	40b3      	lsls	r3, r6
 8000d2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d36:	fa20 f407 	lsr.w	r4, r0, r7
 8000d3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d3e:	431c      	orrs	r4, r3
 8000d40:	40f9      	lsrs	r1, r7
 8000d42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d46:	fa00 f306 	lsl.w	r3, r0, r6
 8000d4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d4e:	0c20      	lsrs	r0, r4, #16
 8000d50:	fa1f fe8c 	uxth.w	lr, ip
 8000d54:	fb09 1118 	mls	r1, r9, r8, r1
 8000d58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d60:	4288      	cmp	r0, r1
 8000d62:	fa02 f206 	lsl.w	r2, r2, r6
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b8>
 8000d68:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d70:	f080 8088 	bcs.w	8000e84 <__udivmoddi4+0x2bc>
 8000d74:	4288      	cmp	r0, r1
 8000d76:	f240 8085 	bls.w	8000e84 <__udivmoddi4+0x2bc>
 8000d7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7e:	4461      	add	r1, ip
 8000d80:	1a09      	subs	r1, r1, r0
 8000d82:	b2a4      	uxth	r4, r4
 8000d84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d88:	fb09 1110 	mls	r1, r9, r0, r1
 8000d8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d94:	458e      	cmp	lr, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1e2>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da0:	d26c      	bcs.n	8000e7c <__udivmoddi4+0x2b4>
 8000da2:	458e      	cmp	lr, r1
 8000da4:	d96a      	bls.n	8000e7c <__udivmoddi4+0x2b4>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4461      	add	r1, ip
 8000daa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dae:	fba0 9402 	umull	r9, r4, r0, r2
 8000db2:	eba1 010e 	sub.w	r1, r1, lr
 8000db6:	42a1      	cmp	r1, r4
 8000db8:	46c8      	mov	r8, r9
 8000dba:	46a6      	mov	lr, r4
 8000dbc:	d356      	bcc.n	8000e6c <__udivmoddi4+0x2a4>
 8000dbe:	d053      	beq.n	8000e68 <__udivmoddi4+0x2a0>
 8000dc0:	b15d      	cbz	r5, 8000dda <__udivmoddi4+0x212>
 8000dc2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dc6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dca:	fa01 f707 	lsl.w	r7, r1, r7
 8000dce:	fa22 f306 	lsr.w	r3, r2, r6
 8000dd2:	40f1      	lsrs	r1, r6
 8000dd4:	431f      	orrs	r7, r3
 8000dd6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dda:	2600      	movs	r6, #0
 8000ddc:	4631      	mov	r1, r6
 8000dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de2:	f1c2 0320 	rsb	r3, r2, #32
 8000de6:	40d8      	lsrs	r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa21 f303 	lsr.w	r3, r1, r3
 8000df0:	4091      	lsls	r1, r2
 8000df2:	4301      	orrs	r1, r0
 8000df4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df8:	fa1f fe8c 	uxth.w	lr, ip
 8000dfc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e00:	fb07 3610 	mls	r6, r7, r0, r3
 8000e04:	0c0b      	lsrs	r3, r1, #16
 8000e06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x260>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1e:	d22f      	bcs.n	8000e80 <__udivmoddi4+0x2b8>
 8000e20:	429e      	cmp	r6, r3
 8000e22:	d92d      	bls.n	8000e80 <__udivmoddi4+0x2b8>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	b289      	uxth	r1, r1
 8000e2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e30:	fb07 3316 	mls	r3, r7, r6, r3
 8000e34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e38:	fb06 f30e 	mul.w	r3, r6, lr
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x28a>
 8000e40:	eb1c 0101 	adds.w	r1, ip, r1
 8000e44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e48:	d216      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d914      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4e:	3e02      	subs	r6, #2
 8000e50:	4461      	add	r1, ip
 8000e52:	1ac9      	subs	r1, r1, r3
 8000e54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e58:	e738      	b.n	8000ccc <__udivmoddi4+0x104>
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e705      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e3      	b.n	8000c2c <__udivmoddi4+0x64>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6f8      	b.n	8000c5a <__udivmoddi4+0x92>
 8000e68:	454b      	cmp	r3, r9
 8000e6a:	d2a9      	bcs.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7a3      	b.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e78:	4646      	mov	r6, r8
 8000e7a:	e7ea      	b.n	8000e52 <__udivmoddi4+0x28a>
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	e794      	b.n	8000daa <__udivmoddi4+0x1e2>
 8000e80:	4640      	mov	r0, r8
 8000e82:	e7d1      	b.n	8000e28 <__udivmoddi4+0x260>
 8000e84:	46d0      	mov	r8, sl
 8000e86:	e77b      	b.n	8000d80 <__udivmoddi4+0x1b8>
 8000e88:	3b02      	subs	r3, #2
 8000e8a:	4461      	add	r1, ip
 8000e8c:	e732      	b.n	8000cf4 <__udivmoddi4+0x12c>
 8000e8e:	4630      	mov	r0, r6
 8000e90:	e709      	b.n	8000ca6 <__udivmoddi4+0xde>
 8000e92:	4464      	add	r4, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e742      	b.n	8000d1e <__udivmoddi4+0x156>

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000eae:	4b3d      	ldr	r3, [pc, #244]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000eb0:	4a3d      	ldr	r2, [pc, #244]	; (8000fa8 <MX_ADC1_Init+0x10c>)
 8000eb2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000eb4:	4b3b      	ldr	r3, [pc, #236]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eba:	4b3a      	ldr	r3, [pc, #232]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ec0:	4b38      	ldr	r3, [pc, #224]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ec6:	4b37      	ldr	r3, [pc, #220]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ecc:	4b35      	ldr	r3, [pc, #212]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ed4:	4b33      	ldr	r3, [pc, #204]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eda:	4b32      	ldr	r3, [pc, #200]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000edc:	4a33      	ldr	r2, [pc, #204]	; (8000fac <MX_ADC1_Init+0x110>)
 8000ede:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ee0:	4b30      	ldr	r3, [pc, #192]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000ee6:	4b2f      	ldr	r3, [pc, #188]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ee8:	2205      	movs	r2, #5
 8000eea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eec:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ef4:	4b2b      	ldr	r3, [pc, #172]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000efa:	482a      	ldr	r0, [pc, #168]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000efc:	f004 f926 	bl	800514c <HAL_ADC_Init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f06:	f001 fbf9 	bl	80026fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f0a:	2308      	movs	r3, #8
 8000f0c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f12:	2300      	movs	r3, #0
 8000f14:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f16:	463b      	mov	r3, r7
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4822      	ldr	r0, [pc, #136]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000f1c:	f004 fa2c 	bl	8005378 <HAL_ADC_ConfigChannel>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f26:	f001 fbe9 	bl	80026fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f2a:	2309      	movs	r3, #9
 8000f2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	4619      	mov	r1, r3
 8000f36:	481b      	ldr	r0, [pc, #108]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000f38:	f004 fa1e 	bl	8005378 <HAL_ADC_ConfigChannel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f42:	f001 fbdb 	bl	80026fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f46:	230a      	movs	r3, #10
 8000f48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	4814      	ldr	r0, [pc, #80]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000f54:	f004 fa10 	bl	8005378 <HAL_ADC_ConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f5e:	f001 fbcd 	bl	80026fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f62:	230b      	movs	r3, #11
 8000f64:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f66:	2304      	movs	r3, #4
 8000f68:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480d      	ldr	r0, [pc, #52]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000f70:	f004 fa02 	bl	8005378 <HAL_ADC_ConfigChannel>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f7a:	f001 fbbf 	bl	80026fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f7e:	230c      	movs	r3, #12
 8000f80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f82:	2305      	movs	r3, #5
 8000f84:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f86:	463b      	mov	r3, r7
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	; (8000fa4 <MX_ADC1_Init+0x108>)
 8000f8c:	f004 f9f4 	bl	8005378 <HAL_ADC_ConfigChannel>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000f96:	f001 fbb1 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000198 	.word	0x20000198
 8000fa8:	40012000 	.word	0x40012000
 8000fac:	0f000001 	.word	0x0f000001

08000fb0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a3c      	ldr	r2, [pc, #240]	; (80010c0 <HAL_ADC_MspInit+0x110>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d171      	bne.n	80010b6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	4b3b      	ldr	r3, [pc, #236]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	4a3a      	ldr	r2, [pc, #232]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8000fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe2:	4b38      	ldr	r3, [pc, #224]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b34      	ldr	r3, [pc, #208]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a33      	ldr	r2, [pc, #204]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8000ff8:	f043 0304 	orr.w	r3, r3, #4
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b31      	ldr	r3, [pc, #196]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0304 	and.w	r3, r3, #4
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	4b2d      	ldr	r3, [pc, #180]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001012:	4a2c      	ldr	r2, [pc, #176]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 8001014:	f043 0302 	orr.w	r3, r3, #2
 8001018:	6313      	str	r3, [r2, #48]	; 0x30
 800101a:	4b2a      	ldr	r3, [pc, #168]	; (80010c4 <HAL_ADC_MspInit+0x114>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001026:	2307      	movs	r3, #7
 8001028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800102a:	2303      	movs	r3, #3
 800102c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	4823      	ldr	r0, [pc, #140]	; (80010c8 <HAL_ADC_MspInit+0x118>)
 800103a:	f004 ffb7 	bl	8005fac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800103e:	2303      	movs	r3, #3
 8001040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001042:	2303      	movs	r3, #3
 8001044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	481e      	ldr	r0, [pc, #120]	; (80010cc <HAL_ADC_MspInit+0x11c>)
 8001052:	f004 ffab 	bl	8005fac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001058:	4a1e      	ldr	r2, [pc, #120]	; (80010d4 <HAL_ADC_MspInit+0x124>)
 800105a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800105c:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 800105e:	2200      	movs	r2, #0
 8001060:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001062:	4b1b      	ldr	r3, [pc, #108]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001068:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800106e:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001070:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001074:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001076:	4b16      	ldr	r3, [pc, #88]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001078:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800107c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800107e:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001080:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001084:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001088:	f44f 7280 	mov.w	r2, #256	; 0x100
 800108c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800108e:	4b10      	ldr	r3, [pc, #64]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001094:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 8001096:	2200      	movs	r2, #0
 8001098:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800109a:	480d      	ldr	r0, [pc, #52]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 800109c:	f004 fc9c 	bl	80059d8 <HAL_DMA_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80010a6:	f001 fb29 	bl	80026fc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a08      	ldr	r2, [pc, #32]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 80010ae:	639a      	str	r2, [r3, #56]	; 0x38
 80010b0:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <HAL_ADC_MspInit+0x120>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010b6:	bf00      	nop
 80010b8:	3728      	adds	r7, #40	; 0x28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40012000 	.word	0x40012000
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020800 	.word	0x40020800
 80010cc:	40020400 	.word	0x40020400
 80010d0:	200001e0 	.word	0x200001e0
 80010d4:	40026410 	.word	0x40026410

080010d8 <at24c_init>:


static uint8_t at24c_Check(void);

void at24c_init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	at24c_Check();
 80010dc:	f000 f83c 	bl	8001158 <at24c_Check>
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <at24c_ReadOneByte>:

uint8_t at24c_ReadOneByte(uint16_t ReadAddr)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af04      	add	r7, sp, #16
 80010ea:	4603      	mov	r3, r0
 80010ec:	80fb      	strh	r3, [r7, #6]
	uint8_t temp=0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, 0xA0, ReadAddr, I2C_MEMADD_SIZE_16BIT, &temp, 1, 10);
 80010f2:	88fa      	ldrh	r2, [r7, #6]
 80010f4:	230a      	movs	r3, #10
 80010f6:	9302      	str	r3, [sp, #8]
 80010f8:	2301      	movs	r3, #1
 80010fa:	9301      	str	r3, [sp, #4]
 80010fc:	f107 030f 	add.w	r3, r7, #15
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2310      	movs	r3, #16
 8001104:	21a0      	movs	r1, #160	; 0xa0
 8001106:	4804      	ldr	r0, [pc, #16]	; (8001118 <at24c_ReadOneByte+0x34>)
 8001108:	f005 fb5c 	bl	80067c4 <HAL_I2C_Mem_Read>
	return temp;
 800110c:	7bfb      	ldrb	r3, [r7, #15]
}
 800110e:	4618      	mov	r0, r3
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000330 	.word	0x20000330

0800111c <at24c_WriteOneByte>:

void at24c_WriteOneByte(uint16_t WriteAddr,uint8_t DataToWrite)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af04      	add	r7, sp, #16
 8001122:	4603      	mov	r3, r0
 8001124:	460a      	mov	r2, r1
 8001126:	80fb      	strh	r3, [r7, #6]
 8001128:	4613      	mov	r3, r2
 800112a:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, 0xA0, WriteAddr, I2C_MEMADD_SIZE_16BIT, &DataToWrite, 1, 10);
 800112c:	88fa      	ldrh	r2, [r7, #6]
 800112e:	230a      	movs	r3, #10
 8001130:	9302      	str	r3, [sp, #8]
 8001132:	2301      	movs	r3, #1
 8001134:	9301      	str	r3, [sp, #4]
 8001136:	1d7b      	adds	r3, r7, #5
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	2310      	movs	r3, #16
 800113c:	21a0      	movs	r1, #160	; 0xa0
 800113e:	4805      	ldr	r0, [pc, #20]	; (8001154 <at24c_WriteOneByte+0x38>)
 8001140:	f005 fa46 	bl	80065d0 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8001144:	2005      	movs	r0, #5
 8001146:	f003 ffdd 	bl	8005104 <HAL_Delay>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000330 	.word	0x20000330

08001158 <at24c_Check>:

uint8_t at24c_Check(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
	uint8_t temp;
	temp=at24c_ReadOneByte(65535);
 800115e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001162:	f7ff ffbf 	bl	80010e4 <at24c_ReadOneByte>
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
	if(temp==0X55)return 0;
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b55      	cmp	r3, #85	; 0x55
 800116e:	d101      	bne.n	8001174 <at24c_Check+0x1c>
 8001170:	2300      	movs	r3, #0
 8001172:	e010      	b.n	8001196 <at24c_Check+0x3e>
	else
	{
		at24c_WriteOneByte(65535,0X55);
 8001174:	2155      	movs	r1, #85	; 0x55
 8001176:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800117a:	f7ff ffcf 	bl	800111c <at24c_WriteOneByte>
	    temp=at24c_ReadOneByte(65535);
 800117e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001182:	f7ff ffaf 	bl	80010e4 <at24c_ReadOneByte>
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
		if(temp==0X55)return 0;
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	2b55      	cmp	r3, #85	; 0x55
 800118e:	d101      	bne.n	8001194 <at24c_Check+0x3c>
 8001190:	2300      	movs	r3, #0
 8001192:	e000      	b.n	8001196 <at24c_Check+0x3e>
	}
	return 1;
 8001194:	2301      	movs	r3, #1
}
 8001196:	4618      	mov	r0, r3
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <at24c_Read>:


void at24c_Read(uint16_t ReadAddr,uint8_t *pBuffer,uint16_t NumToRead)
{
 800119e:	b590      	push	{r4, r7, lr}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	6039      	str	r1, [r7, #0]
 80011a8:	80fb      	strh	r3, [r7, #6]
 80011aa:	4613      	mov	r3, r2
 80011ac:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80011ae:	e00d      	b.n	80011cc <at24c_Read+0x2e>
	{
		*pBuffer++=at24c_ReadOneByte(ReadAddr++);
 80011b0:	88fb      	ldrh	r3, [r7, #6]
 80011b2:	1c5a      	adds	r2, r3, #1
 80011b4:	80fa      	strh	r2, [r7, #6]
 80011b6:	683c      	ldr	r4, [r7, #0]
 80011b8:	1c62      	adds	r2, r4, #1
 80011ba:	603a      	str	r2, [r7, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff91 	bl	80010e4 <at24c_ReadOneByte>
 80011c2:	4603      	mov	r3, r0
 80011c4:	7023      	strb	r3, [r4, #0]
		NumToRead--;
 80011c6:	88bb      	ldrh	r3, [r7, #4]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80011cc:	88bb      	ldrh	r3, [r7, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1ee      	bne.n	80011b0 <at24c_Read+0x12>
	}
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd90      	pop	{r4, r7, pc}

080011dc <at24c_Write>:

void at24c_Write(uint16_t WriteAddr,uint8_t *pBuffer,uint16_t NumToWrite)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	80fb      	strh	r3, [r7, #6]
 80011e8:	4613      	mov	r3, r2
 80011ea:	80bb      	strh	r3, [r7, #4]
	while(NumToWrite--)
 80011ec:	e00c      	b.n	8001208 <at24c_Write+0x2c>
	{
		at24c_WriteOneByte(WriteAddr,*pBuffer);
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	781a      	ldrb	r2, [r3, #0]
 80011f2:	88fb      	ldrh	r3, [r7, #6]
 80011f4:	4611      	mov	r1, r2
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff90 	bl	800111c <at24c_WriteOneByte>
		WriteAddr++;
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	3301      	adds	r3, #1
 8001200:	80fb      	strh	r3, [r7, #6]
		pBuffer++;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	603b      	str	r3, [r7, #0]
	while(NumToWrite--)
 8001208:	88bb      	ldrh	r3, [r7, #4]
 800120a:	1e5a      	subs	r2, r3, #1
 800120c:	80ba      	strh	r2, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d1ed      	bne.n	80011ee <at24c_Write+0x12>
	}
}
 8001212:	bf00      	nop
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001222:	2201      	movs	r2, #1
 8001224:	2108      	movs	r1, #8
 8001226:	4814      	ldr	r0, [pc, #80]	; (8001278 <button_init+0x5c>)
 8001228:	f005 f874 	bl	8006314 <HAL_GPIO_WritePin>

	for (int i = 0; i < MAX_BUTTON; i++) {
 800122c:	2300      	movs	r3, #0
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	e01a      	b.n	8001268 <button_init+0x4c>
        for (int j = 0; j < 3; j++) {
 8001232:	2300      	movs	r3, #0
 8001234:	603b      	str	r3, [r7, #0]
 8001236:	e00c      	b.n	8001252 <button_init+0x36>
            KeyReg[i][j] = NORMAL_STATE;
 8001238:	4910      	ldr	r1, [pc, #64]	; (800127c <button_init+0x60>)
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	4613      	mov	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4413      	add	r3, r2
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	4413      	add	r3, r2
 8001246:	2200      	movs	r2, #0
 8001248:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        for (int j = 0; j < 3; j++) {
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	3301      	adds	r3, #1
 8001250:	603b      	str	r3, [r7, #0]
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	2b02      	cmp	r3, #2
 8001256:	ddef      	ble.n	8001238 <button_init+0x1c>
        }
        TimeOutForKeyPress[i] = TIME_OUT;
 8001258:	4a09      	ldr	r2, [pc, #36]	; (8001280 <button_init+0x64>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	211e      	movs	r1, #30
 800125e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < MAX_BUTTON; i++) {
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3301      	adds	r3, #1
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b09      	cmp	r3, #9
 800126c:	dde1      	ble.n	8001232 <button_init+0x16>
    }
}
 800126e:	bf00      	nop
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40020c00 	.word	0x40020c00
 800127c:	20000264 	.word	0x20000264
 8001280:	200002a0 	.word	0x200002a0

08001284 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2108      	movs	r1, #8
 800128e:	482c      	ldr	r0, [pc, #176]	; (8001340 <button_scan+0xbc>)
 8001290:	f005 f840 	bl	8006314 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001294:	2201      	movs	r2, #1
 8001296:	2108      	movs	r1, #8
 8001298:	4829      	ldr	r0, [pc, #164]	; (8001340 <button_scan+0xbc>)
 800129a:	f005 f83b 	bl	8006314 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 800129e:	230a      	movs	r3, #10
 80012a0:	2202      	movs	r2, #2
 80012a2:	4928      	ldr	r1, [pc, #160]	; (8001344 <button_scan+0xc0>)
 80012a4:	4828      	ldr	r0, [pc, #160]	; (8001348 <button_scan+0xc4>)
 80012a6:	f006 fd1c 	bl	8007ce2 <HAL_SPI_Receive>

	int button_index = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 80012ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012b2:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	e03a      	b.n	8001330 <button_scan+0xac>
		if (i >= 0 && i <= 3) {
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	db06      	blt.n	80012ce <button_scan+0x4a>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	dc03      	bgt.n	80012ce <button_scan+0x4a>
			button_index = i + 4;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	3304      	adds	r3, #4
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	e018      	b.n	8001300 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	dd07      	ble.n	80012e4 <button_scan+0x60>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b07      	cmp	r3, #7
 80012d8:	dc04      	bgt.n	80012e4 <button_scan+0x60>
			button_index = 7 - i;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f1c3 0307 	rsb	r3, r3, #7
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	e00d      	b.n	8001300 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b07      	cmp	r3, #7
 80012e8:	dd06      	ble.n	80012f8 <button_scan+0x74>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b0b      	cmp	r3, #11
 80012ee:	dc03      	bgt.n	80012f8 <button_scan+0x74>
			button_index = i + 4;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3304      	adds	r3, #4
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	e003      	b.n	8001300 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f1c3 0317 	rsb	r3, r3, #23
 80012fe:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8001300:	4b10      	ldr	r3, [pc, #64]	; (8001344 <button_scan+0xc0>)
 8001302:	881a      	ldrh	r2, [r3, #0]
 8001304:	897b      	ldrh	r3, [r7, #10]
 8001306:	4013      	ands	r3, r2
 8001308:	b29b      	uxth	r3, r3
 800130a:	2b00      	cmp	r3, #0
 800130c:	d005      	beq.n	800131a <button_scan+0x96>
			button_count[button_index] = NORMAL_STATE;
 800130e:	4a0f      	ldr	r2, [pc, #60]	; (800134c <button_scan+0xc8>)
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2100      	movs	r1, #0
 8001314:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001318:	e004      	b.n	8001324 <button_scan+0xa0>
		else
			button_count[button_index] = PRESSED_STATE;
 800131a:	4a0c      	ldr	r2, [pc, #48]	; (800134c <button_scan+0xc8>)
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2101      	movs	r1, #1
 8001320:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8001324:	897b      	ldrh	r3, [r7, #10]
 8001326:	085b      	lsrs	r3, r3, #1
 8001328:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	3301      	adds	r3, #1
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b0f      	cmp	r3, #15
 8001334:	ddc1      	ble.n	80012ba <button_scan+0x36>
	}
}
 8001336:	bf00      	nop
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40020c00 	.word	0x40020c00
 8001344:	20000260 	.word	0x20000260
 8001348:	200003ac 	.word	0x200003ac
 800134c:	20000240 	.word	0x20000240

08001350 <isButtonPressed>:

int isButtonPressed(int number) {
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	if(button_flag[number] == 1){
 8001358:	4a09      	ldr	r2, [pc, #36]	; (8001380 <isButtonPressed+0x30>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d106      	bne.n	8001372 <isButtonPressed+0x22>
		button_flag[number] = 0;
 8001364:	4a06      	ldr	r2, [pc, #24]	; (8001380 <isButtonPressed+0x30>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2100      	movs	r1, #0
 800136a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		return 1;
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <isButtonPressed+0x24>
	}
	return 0;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	200002c8 	.word	0x200002c8

08001384 <isButtonLongPressed>:

int isButtonLongPressed(int number){
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	if(button_long_pressed[number] == 1){
 800138c:	4a09      	ldr	r2, [pc, #36]	; (80013b4 <isButtonLongPressed+0x30>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d106      	bne.n	80013a6 <isButtonLongPressed+0x22>
		button_long_pressed[number] = 0;
 8001398:	4a06      	ldr	r2, [pc, #24]	; (80013b4 <isButtonLongPressed+0x30>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2100      	movs	r1, #0
 800139e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		return 1;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e000      	b.n	80013a8 <isButtonLongPressed+0x24>
	}
	return 0;
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	200002b4 	.word	0x200002b4

080013b8 <getKeyInput>:

void getKeyInput() {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_BUTTON; i++) {
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	e021      	b.n	8001408 <getKeyInput+0x50>
        KeyReg[i][1] = KeyReg[i][0];
 80013c4:	495e      	ldr	r1, [pc, #376]	; (8001540 <getKeyInput+0x188>)
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	4613      	mov	r3, r2
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	4413      	add	r3, r2
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	440b      	add	r3, r1
 80013d2:	8818      	ldrh	r0, [r3, #0]
 80013d4:	495a      	ldr	r1, [pc, #360]	; (8001540 <getKeyInput+0x188>)
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	4613      	mov	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	440b      	add	r3, r1
 80013e2:	3302      	adds	r3, #2
 80013e4:	4602      	mov	r2, r0
 80013e6:	801a      	strh	r2, [r3, #0]
        KeyReg[i][0] = button_count[i];
 80013e8:	4a56      	ldr	r2, [pc, #344]	; (8001544 <getKeyInput+0x18c>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 80013f0:	4953      	ldr	r1, [pc, #332]	; (8001540 <getKeyInput+0x188>)
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	4613      	mov	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4413      	add	r3, r2
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	440b      	add	r3, r1
 80013fe:	4602      	mov	r2, r0
 8001400:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MAX_BUTTON; i++) {
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3301      	adds	r3, #1
 8001406:	607b      	str	r3, [r7, #4]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b09      	cmp	r3, #9
 800140c:	ddda      	ble.n	80013c4 <getKeyInput+0xc>
    }

    button_scan();
 800140e:	f7ff ff39 	bl	8001284 <button_scan>

    for (int i = 0; i < MAX_BUTTON; i++) {
 8001412:	2300      	movs	r3, #0
 8001414:	603b      	str	r3, [r7, #0]
 8001416:	e08a      	b.n	800152e <getKeyInput+0x176>

        if ((button_count[i] == KeyReg[i][0]) && (KeyReg[i][0] == KeyReg[i][1]))
 8001418:	4a4a      	ldr	r2, [pc, #296]	; (8001544 <getKeyInput+0x18c>)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001420:	4847      	ldr	r0, [pc, #284]	; (8001540 <getKeyInput+0x188>)
 8001422:	683a      	ldr	r2, [r7, #0]
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4403      	add	r3, r0
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	4299      	cmp	r1, r3
 8001432:	d179      	bne.n	8001528 <getKeyInput+0x170>
 8001434:	4942      	ldr	r1, [pc, #264]	; (8001540 <getKeyInput+0x188>)
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	440b      	add	r3, r1
 8001442:	8819      	ldrh	r1, [r3, #0]
 8001444:	483e      	ldr	r0, [pc, #248]	; (8001540 <getKeyInput+0x188>)
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	4613      	mov	r3, r2
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	4413      	add	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4403      	add	r3, r0
 8001452:	3302      	adds	r3, #2
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	4299      	cmp	r1, r3
 8001458:	d166      	bne.n	8001528 <getKeyInput+0x170>
        {
        	if (KeyReg[i][1] != KeyReg[i][2]) {
 800145a:	4939      	ldr	r1, [pc, #228]	; (8001540 <getKeyInput+0x188>)
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	4613      	mov	r3, r2
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	4413      	add	r3, r2
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	440b      	add	r3, r1
 8001468:	3302      	adds	r3, #2
 800146a:	8819      	ldrh	r1, [r3, #0]
 800146c:	4834      	ldr	r0, [pc, #208]	; (8001540 <getKeyInput+0x188>)
 800146e:	683a      	ldr	r2, [r7, #0]
 8001470:	4613      	mov	r3, r2
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4413      	add	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	4403      	add	r3, r0
 800147a:	3304      	adds	r3, #4
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	4299      	cmp	r1, r3
 8001480:	d028      	beq.n	80014d4 <getKeyInput+0x11c>
                KeyReg[i][2] = KeyReg[i][1];
 8001482:	492f      	ldr	r1, [pc, #188]	; (8001540 <getKeyInput+0x188>)
 8001484:	683a      	ldr	r2, [r7, #0]
 8001486:	4613      	mov	r3, r2
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	4413      	add	r3, r2
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	440b      	add	r3, r1
 8001490:	3302      	adds	r3, #2
 8001492:	8818      	ldrh	r0, [r3, #0]
 8001494:	492a      	ldr	r1, [pc, #168]	; (8001540 <getKeyInput+0x188>)
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	4613      	mov	r3, r2
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	4413      	add	r3, r2
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	440b      	add	r3, r1
 80014a2:	3304      	adds	r3, #4
 80014a4:	4602      	mov	r2, r0
 80014a6:	801a      	strh	r2, [r3, #0]

                if (KeyReg[i][2] == PRESSED_STATE) {
 80014a8:	4925      	ldr	r1, [pc, #148]	; (8001540 <getKeyInput+0x188>)
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	4613      	mov	r3, r2
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	4413      	add	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	440b      	add	r3, r1
 80014b6:	3304      	adds	r3, #4
 80014b8:	881b      	ldrh	r3, [r3, #0]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d134      	bne.n	8001528 <getKeyInput+0x170>
                    TimeOutForKeyPress[i] = TIME_OUT;
 80014be:	4a22      	ldr	r2, [pc, #136]	; (8001548 <getKeyInput+0x190>)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	211e      	movs	r1, #30
 80014c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    button_flag[i] = 1;
 80014c8:	4a20      	ldr	r2, [pc, #128]	; (800154c <getKeyInput+0x194>)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	2101      	movs	r1, #1
 80014ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80014d2:	e029      	b.n	8001528 <getKeyInput+0x170>
                }
            }
            else {
                TimeOutForKeyPress[i]--;
 80014d4:	4a1c      	ldr	r2, [pc, #112]	; (8001548 <getKeyInput+0x190>)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014dc:	3b01      	subs	r3, #1
 80014de:	b299      	uxth	r1, r3
 80014e0:	4a19      	ldr	r2, [pc, #100]	; (8001548 <getKeyInput+0x190>)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

                if (TimeOutForKeyPress[i] == 0) {
 80014e8:	4a17      	ldr	r2, [pc, #92]	; (8001548 <getKeyInput+0x190>)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d119      	bne.n	8001528 <getKeyInput+0x170>
                    TimeOutForKeyPress[i] = TIME_OUT;
 80014f4:	4a14      	ldr	r2, [pc, #80]	; (8001548 <getKeyInput+0x190>)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	211e      	movs	r1, #30
 80014fa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

                    if (KeyReg[i][2] == PRESSED_STATE){
 80014fe:	4910      	ldr	r1, [pc, #64]	; (8001540 <getKeyInput+0x188>)
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	4613      	mov	r3, r2
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4413      	add	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	440b      	add	r3, r1
 800150c:	3304      	adds	r3, #4
 800150e:	881b      	ldrh	r3, [r3, #0]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d109      	bne.n	8001528 <getKeyInput+0x170>
                    	button_flag[i] = 0;
 8001514:	4a0d      	ldr	r2, [pc, #52]	; (800154c <getKeyInput+0x194>)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	2100      	movs	r1, #0
 800151a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        button_long_pressed[i] = 1;
 800151e:	4a0c      	ldr	r2, [pc, #48]	; (8001550 <getKeyInput+0x198>)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2101      	movs	r1, #1
 8001524:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < MAX_BUTTON; i++) {
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	3301      	adds	r3, #1
 800152c:	603b      	str	r3, [r7, #0]
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	2b09      	cmp	r3, #9
 8001532:	f77f af71 	ble.w	8001418 <getKeyInput+0x60>
                }
            }
        }
    }

}
 8001536:	bf00      	nop
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000264 	.word	0x20000264
 8001544:	20000240 	.word	0x20000240
 8001548:	200002a0 	.word	0x200002a0
 800154c:	200002c8 	.word	0x200002c8
 8001550:	200002b4 	.word	0x200002b4

08001554 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <MX_DMA_Init+0x3c>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a0b      	ldr	r2, [pc, #44]	; (8001590 <MX_DMA_Init+0x3c>)
 8001564:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b09      	ldr	r3, [pc, #36]	; (8001590 <MX_DMA_Init+0x3c>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2100      	movs	r1, #0
 800157a:	2038      	movs	r0, #56	; 0x38
 800157c:	f004 f9f5 	bl	800596a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001580:	2038      	movs	r0, #56	; 0x38
 8001582:	f004 fa0e 	bl	80059a2 <HAL_NVIC_EnableIRQ>

}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800

08001594 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08e      	sub	sp, #56	; 0x38
 8001598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]
 80015aa:	615a      	str	r2, [r3, #20]
 80015ac:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80015ae:	463b      	mov	r3, r7
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
 80015bc:	615a      	str	r2, [r3, #20]
 80015be:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80015c0:	4b2f      	ldr	r3, [pc, #188]	; (8001680 <MX_FSMC_Init+0xec>)
 80015c2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80015c6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80015c8:	4b2d      	ldr	r3, [pc, #180]	; (8001680 <MX_FSMC_Init+0xec>)
 80015ca:	4a2e      	ldr	r2, [pc, #184]	; (8001684 <MX_FSMC_Init+0xf0>)
 80015cc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80015ce:	4b2c      	ldr	r3, [pc, #176]	; (8001680 <MX_FSMC_Init+0xec>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80015d4:	4b2a      	ldr	r3, [pc, #168]	; (8001680 <MX_FSMC_Init+0xec>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80015da:	4b29      	ldr	r3, [pc, #164]	; (8001680 <MX_FSMC_Init+0xec>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80015e0:	4b27      	ldr	r3, [pc, #156]	; (8001680 <MX_FSMC_Init+0xec>)
 80015e2:	2210      	movs	r2, #16
 80015e4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80015e6:	4b26      	ldr	r3, [pc, #152]	; (8001680 <MX_FSMC_Init+0xec>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80015ec:	4b24      	ldr	r3, [pc, #144]	; (8001680 <MX_FSMC_Init+0xec>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80015f2:	4b23      	ldr	r3, [pc, #140]	; (8001680 <MX_FSMC_Init+0xec>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80015f8:	4b21      	ldr	r3, [pc, #132]	; (8001680 <MX_FSMC_Init+0xec>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80015fe:	4b20      	ldr	r3, [pc, #128]	; (8001680 <MX_FSMC_Init+0xec>)
 8001600:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001604:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001606:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <MX_FSMC_Init+0xec>)
 8001608:	2200      	movs	r2, #0
 800160a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800160c:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <MX_FSMC_Init+0xec>)
 800160e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001612:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001614:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <MX_FSMC_Init+0xec>)
 8001616:	2200      	movs	r2, #0
 8001618:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800161a:	4b19      	ldr	r3, [pc, #100]	; (8001680 <MX_FSMC_Init+0xec>)
 800161c:	2200      	movs	r2, #0
 800161e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001620:	4b17      	ldr	r3, [pc, #92]	; (8001680 <MX_FSMC_Init+0xec>)
 8001622:	2200      	movs	r2, #0
 8001624:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001626:	230f      	movs	r3, #15
 8001628:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800162a:	230f      	movs	r3, #15
 800162c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800162e:	233c      	movs	r3, #60	; 0x3c
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001636:	2310      	movs	r3, #16
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800163a:	2311      	movs	r3, #17
 800163c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800163e:	2300      	movs	r3, #0
 8001640:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001642:	2308      	movs	r3, #8
 8001644:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001646:	230f      	movs	r3, #15
 8001648:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800164a:	2309      	movs	r3, #9
 800164c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001652:	2310      	movs	r3, #16
 8001654:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001656:	2311      	movs	r3, #17
 8001658:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800165a:	2300      	movs	r3, #0
 800165c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800165e:	463a      	mov	r2, r7
 8001660:	f107 031c 	add.w	r3, r7, #28
 8001664:	4619      	mov	r1, r3
 8001666:	4806      	ldr	r0, [pc, #24]	; (8001680 <MX_FSMC_Init+0xec>)
 8001668:	f006 ff1e 	bl	80084a8 <HAL_SRAM_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001672:	f001 f843 	bl	80026fc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001676:	bf00      	nop
 8001678:	3738      	adds	r7, #56	; 0x38
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200002dc 	.word	0x200002dc
 8001684:	a0000104 	.word	0xa0000104

08001688 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	1d3b      	adds	r3, r7, #4
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800169c:	4b1c      	ldr	r3, [pc, #112]	; (8001710 <HAL_FSMC_MspInit+0x88>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d131      	bne.n	8001708 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80016a4:	4b1a      	ldr	r3, [pc, #104]	; (8001710 <HAL_FSMC_MspInit+0x88>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	603b      	str	r3, [r7, #0]
 80016ae:	4b19      	ldr	r3, [pc, #100]	; (8001714 <HAL_FSMC_MspInit+0x8c>)
 80016b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b2:	4a18      	ldr	r2, [pc, #96]	; (8001714 <HAL_FSMC_MspInit+0x8c>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6393      	str	r3, [r2, #56]	; 0x38
 80016ba:	4b16      	ldr	r3, [pc, #88]	; (8001714 <HAL_FSMC_MspInit+0x8c>)
 80016bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80016c6:	f64f 7388 	movw	r3, #65416	; 0xff88
 80016ca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d4:	2303      	movs	r3, #3
 80016d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80016d8:	230c      	movs	r3, #12
 80016da:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016dc:	1d3b      	adds	r3, r7, #4
 80016de:	4619      	mov	r1, r3
 80016e0:	480d      	ldr	r0, [pc, #52]	; (8001718 <HAL_FSMC_MspInit+0x90>)
 80016e2:	f004 fc63 	bl	8005fac <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80016e6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80016ea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ec:	2302      	movs	r3, #2
 80016ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f4:	2303      	movs	r3, #3
 80016f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80016f8:	230c      	movs	r3, #12
 80016fa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	4619      	mov	r1, r3
 8001700:	4806      	ldr	r0, [pc, #24]	; (800171c <HAL_FSMC_MspInit+0x94>)
 8001702:	f004 fc53 	bl	8005fac <HAL_GPIO_Init>
 8001706:	e000      	b.n	800170a <HAL_FSMC_MspInit+0x82>
    return;
 8001708:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	2000032c 	.word	0x2000032c
 8001714:	40023800 	.word	0x40023800
 8001718:	40021000 	.word	0x40021000
 800171c:	40020c00 	.word	0x40020c00

08001720 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001728:	f7ff ffae 	bl	8001688 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08e      	sub	sp, #56	; 0x38
 8001738:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]
 8001748:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	623b      	str	r3, [r7, #32]
 800174e:	4b7e      	ldr	r3, [pc, #504]	; (8001948 <MX_GPIO_Init+0x214>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a7d      	ldr	r2, [pc, #500]	; (8001948 <MX_GPIO_Init+0x214>)
 8001754:	f043 0310 	orr.w	r3, r3, #16
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b7b      	ldr	r3, [pc, #492]	; (8001948 <MX_GPIO_Init+0x214>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	623b      	str	r3, [r7, #32]
 8001764:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
 800176a:	4b77      	ldr	r3, [pc, #476]	; (8001948 <MX_GPIO_Init+0x214>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	4a76      	ldr	r2, [pc, #472]	; (8001948 <MX_GPIO_Init+0x214>)
 8001770:	f043 0304 	orr.w	r3, r3, #4
 8001774:	6313      	str	r3, [r2, #48]	; 0x30
 8001776:	4b74      	ldr	r3, [pc, #464]	; (8001948 <MX_GPIO_Init+0x214>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	f003 0304 	and.w	r3, r3, #4
 800177e:	61fb      	str	r3, [r7, #28]
 8001780:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
 8001786:	4b70      	ldr	r3, [pc, #448]	; (8001948 <MX_GPIO_Init+0x214>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a6f      	ldr	r2, [pc, #444]	; (8001948 <MX_GPIO_Init+0x214>)
 800178c:	f043 0320 	orr.w	r3, r3, #32
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b6d      	ldr	r3, [pc, #436]	; (8001948 <MX_GPIO_Init+0x214>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0320 	and.w	r3, r3, #32
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	4b69      	ldr	r3, [pc, #420]	; (8001948 <MX_GPIO_Init+0x214>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	4a68      	ldr	r2, [pc, #416]	; (8001948 <MX_GPIO_Init+0x214>)
 80017a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017ac:	6313      	str	r3, [r2, #48]	; 0x30
 80017ae:	4b66      	ldr	r3, [pc, #408]	; (8001948 <MX_GPIO_Init+0x214>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b62      	ldr	r3, [pc, #392]	; (8001948 <MX_GPIO_Init+0x214>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	4a61      	ldr	r2, [pc, #388]	; (8001948 <MX_GPIO_Init+0x214>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ca:	4b5f      	ldr	r3, [pc, #380]	; (8001948 <MX_GPIO_Init+0x214>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	4b5b      	ldr	r3, [pc, #364]	; (8001948 <MX_GPIO_Init+0x214>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a5a      	ldr	r2, [pc, #360]	; (8001948 <MX_GPIO_Init+0x214>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b58      	ldr	r3, [pc, #352]	; (8001948 <MX_GPIO_Init+0x214>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	4b54      	ldr	r3, [pc, #336]	; (8001948 <MX_GPIO_Init+0x214>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	4a53      	ldr	r2, [pc, #332]	; (8001948 <MX_GPIO_Init+0x214>)
 80017fc:	f043 0308 	orr.w	r3, r3, #8
 8001800:	6313      	str	r3, [r2, #48]	; 0x30
 8001802:	4b51      	ldr	r3, [pc, #324]	; (8001948 <MX_GPIO_Init+0x214>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	4b4d      	ldr	r3, [pc, #308]	; (8001948 <MX_GPIO_Init+0x214>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a4c      	ldr	r2, [pc, #304]	; (8001948 <MX_GPIO_Init+0x214>)
 8001818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b4a      	ldr	r3, [pc, #296]	; (8001948 <MX_GPIO_Init+0x214>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800182a:	2200      	movs	r2, #0
 800182c:	2170      	movs	r1, #112	; 0x70
 800182e:	4847      	ldr	r0, [pc, #284]	; (800194c <MX_GPIO_Init+0x218>)
 8001830:	f004 fd70 	bl	8006314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 8001834:	2200      	movs	r2, #0
 8001836:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 800183a:	4845      	ldr	r0, [pc, #276]	; (8001950 <MX_GPIO_Init+0x21c>)
 800183c:	f004 fd6a 	bl	8006314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001846:	4843      	ldr	r0, [pc, #268]	; (8001954 <MX_GPIO_Init+0x220>)
 8001848:	f004 fd64 	bl	8006314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800184c:	2200      	movs	r2, #0
 800184e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001852:	4841      	ldr	r0, [pc, #260]	; (8001958 <MX_GPIO_Init+0x224>)
 8001854:	f004 fd5e 	bl	8006314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	2108      	movs	r1, #8
 800185c:	483f      	ldr	r0, [pc, #252]	; (800195c <MX_GPIO_Init+0x228>)
 800185e:	f004 fd59 	bl	8006314 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001862:	2370      	movs	r3, #112	; 0x70
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001866:	2301      	movs	r3, #1
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001872:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001876:	4619      	mov	r1, r3
 8001878:	4834      	ldr	r0, [pc, #208]	; (800194c <MX_GPIO_Init+0x218>)
 800187a:	f004 fb97 	bl	8005fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 800187e:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001884:	2301      	movs	r3, #1
 8001886:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001894:	4619      	mov	r1, r3
 8001896:	482e      	ldr	r0, [pc, #184]	; (8001950 <MX_GPIO_Init+0x21c>)
 8001898:	f004 fb88 	bl	8005fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 800189c:	23c0      	movs	r3, #192	; 0xc0
 800189e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ac:	4619      	mov	r1, r3
 80018ae:	482a      	ldr	r0, [pc, #168]	; (8001958 <MX_GPIO_Init+0x224>)
 80018b0:	f004 fb7c 	bl	8005fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80018b4:	2330      	movs	r3, #48	; 0x30
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b8:	2300      	movs	r3, #0
 80018ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c4:	4619      	mov	r1, r3
 80018c6:	4822      	ldr	r0, [pc, #136]	; (8001950 <MX_GPIO_Init+0x21c>)
 80018c8:	f004 fb70 	bl	8005fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 80018cc:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80018d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e2:	4619      	mov	r1, r3
 80018e4:	481b      	ldr	r0, [pc, #108]	; (8001954 <MX_GPIO_Init+0x220>)
 80018e6:	f004 fb61 	bl	8005fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 80018ea:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f0:	2300      	movs	r3, #0
 80018f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f4:	2301      	movs	r3, #1
 80018f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018fc:	4619      	mov	r1, r3
 80018fe:	4814      	ldr	r0, [pc, #80]	; (8001950 <MX_GPIO_Init+0x21c>)
 8001900:	f004 fb54 	bl	8005fac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001904:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190a:	2301      	movs	r3, #1
 800190c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001912:	2300      	movs	r3, #0
 8001914:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800191a:	4619      	mov	r1, r3
 800191c:	480e      	ldr	r0, [pc, #56]	; (8001958 <MX_GPIO_Init+0x224>)
 800191e:	f004 fb45 	bl	8005fac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001922:	2308      	movs	r3, #8
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001926:	2301      	movs	r3, #1
 8001928:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192e:	2300      	movs	r3, #0
 8001930:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001936:	4619      	mov	r1, r3
 8001938:	4808      	ldr	r0, [pc, #32]	; (800195c <MX_GPIO_Init+0x228>)
 800193a:	f004 fb37 	bl	8005fac <HAL_GPIO_Init>

}
 800193e:	bf00      	nop
 8001940:	3738      	adds	r7, #56	; 0x38
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800
 800194c:	40021000 	.word	0x40021000
 8001950:	40020800 	.word	0x40020800
 8001954:	40021800 	.word	0x40021800
 8001958:	40020000 	.word	0x40020000
 800195c:	40020c00 	.word	0x40020c00

08001960 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001964:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001966:	4a13      	ldr	r2, [pc, #76]	; (80019b4 <MX_I2C1_Init+0x54>)
 8001968:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800196a:	4b11      	ldr	r3, [pc, #68]	; (80019b0 <MX_I2C1_Init+0x50>)
 800196c:	4a12      	ldr	r2, [pc, #72]	; (80019b8 <MX_I2C1_Init+0x58>)
 800196e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001970:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001976:	4b0e      	ldr	r3, [pc, #56]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800197c:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <MX_I2C1_Init+0x50>)
 800197e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001982:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001984:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001986:	2200      	movs	r2, #0
 8001988:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <MX_I2C1_Init+0x50>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <MX_I2C1_Init+0x50>)
 8001998:	2200      	movs	r2, #0
 800199a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800199c:	4804      	ldr	r0, [pc, #16]	; (80019b0 <MX_I2C1_Init+0x50>)
 800199e:	f004 fcd3 	bl	8006348 <HAL_I2C_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019a8:	f000 fea8 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000330 	.word	0x20000330
 80019b4:	40005400 	.word	0x40005400
 80019b8:	000186a0 	.word	0x000186a0

080019bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	; 0x28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a19      	ldr	r2, [pc, #100]	; (8001a40 <HAL_I2C_MspInit+0x84>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d12b      	bne.n	8001a36 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <HAL_I2C_MspInit+0x88>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a17      	ldr	r2, [pc, #92]	; (8001a44 <HAL_I2C_MspInit+0x88>)
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <HAL_I2C_MspInit+0x88>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019fa:	23c0      	movs	r3, #192	; 0xc0
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019fe:	2312      	movs	r3, #18
 8001a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	480c      	ldr	r0, [pc, #48]	; (8001a48 <HAL_I2C_MspInit+0x8c>)
 8001a16:	f004 fac9 	bl	8005fac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <HAL_I2C_MspInit+0x88>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	4a08      	ldr	r2, [pc, #32]	; (8001a44 <HAL_I2C_MspInit+0x88>)
 8001a24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a28:	6413      	str	r3, [r2, #64]	; 0x40
 8001a2a:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_I2C_MspInit+0x88>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a36:	bf00      	nop
 8001a38:	3728      	adds	r7, #40	; 0x28
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40005400 	.word	0x40005400
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40020400 	.word	0x40020400

08001a4c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001a56:	4a04      	ldr	r2, [pc, #16]	; (8001a68 <LCD_WR_REG+0x1c>)
 8001a58:	88fb      	ldrh	r3, [r7, #6]
 8001a5a:	8013      	strh	r3, [r2, #0]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	600ffffe 	.word	0x600ffffe

08001a6c <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001a76:	4a04      	ldr	r2, [pc, #16]	; (8001a88 <LCD_WR_DATA+0x1c>)
 8001a78:	88fb      	ldrh	r3, [r7, #6]
 8001a7a:	8053      	strh	r3, [r2, #2]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	600ffffe 	.word	0x600ffffe

08001a8c <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <LCD_RD_DATA+0x20>)
 8001a94:	885b      	ldrh	r3, [r3, #2]
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	b29b      	uxth	r3, r3
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	600ffffe 	.word	0x600ffffe

08001ab0 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001ab0:	b590      	push	{r4, r7, lr}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4604      	mov	r4, r0
 8001ab8:	4608      	mov	r0, r1
 8001aba:	4611      	mov	r1, r2
 8001abc:	461a      	mov	r2, r3
 8001abe:	4623      	mov	r3, r4
 8001ac0:	80fb      	strh	r3, [r7, #6]
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	80bb      	strh	r3, [r7, #4]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	807b      	strh	r3, [r7, #2]
 8001aca:	4613      	mov	r3, r2
 8001acc:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8001ace:	202a      	movs	r0, #42	; 0x2a
 8001ad0:	f7ff ffbc 	bl	8001a4c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001ad4:	88fb      	ldrh	r3, [r7, #6]
 8001ad6:	0a1b      	lsrs	r3, r3, #8
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff ffc6 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ffc0 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001aec:	887b      	ldrh	r3, [r7, #2]
 8001aee:	0a1b      	lsrs	r3, r3, #8
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff ffba 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff ffb4 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001b04:	202b      	movs	r0, #43	; 0x2b
 8001b06:	f7ff ffa1 	bl	8001a4c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001b0a:	88bb      	ldrh	r3, [r7, #4]
 8001b0c:	0a1b      	lsrs	r3, r3, #8
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ffab 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001b16:	88bb      	ldrh	r3, [r7, #4]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ffa5 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001b22:	883b      	ldrh	r3, [r7, #0]
 8001b24:	0a1b      	lsrs	r3, r3, #8
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff ff9f 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001b2e:	883b      	ldrh	r3, [r7, #0]
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff99 	bl	8001a6c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001b3a:	202c      	movs	r0, #44	; 0x2c
 8001b3c:	f7ff ff86 	bl	8001a4c <LCD_WR_REG>
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd90      	pop	{r4, r7, pc}

08001b48 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <lcd_Clear+0x60>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	4b13      	ldr	r3, [pc, #76]	; (8001ba8 <lcd_Clear+0x60>)
 8001b5c:	885b      	ldrh	r3, [r3, #2]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	2100      	movs	r1, #0
 8001b64:	2000      	movs	r0, #0
 8001b66:	f7ff ffa3 	bl	8001ab0 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	81fb      	strh	r3, [r7, #14]
 8001b6e:	e011      	b.n	8001b94 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001b70:	2300      	movs	r3, #0
 8001b72:	81bb      	strh	r3, [r7, #12]
 8001b74:	e006      	b.n	8001b84 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff77 	bl	8001a6c <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001b7e:	89bb      	ldrh	r3, [r7, #12]
 8001b80:	3301      	adds	r3, #1
 8001b82:	81bb      	strh	r3, [r7, #12]
 8001b84:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <lcd_Clear+0x60>)
 8001b86:	885b      	ldrh	r3, [r3, #2]
 8001b88:	89ba      	ldrh	r2, [r7, #12]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d3f3      	bcc.n	8001b76 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001b8e:	89fb      	ldrh	r3, [r7, #14]
 8001b90:	3301      	adds	r3, #1
 8001b92:	81fb      	strh	r3, [r7, #14]
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <lcd_Clear+0x60>)
 8001b96:	881b      	ldrh	r3, [r3, #0]
 8001b98:	89fa      	ldrh	r2, [r7, #14]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d3e8      	bcc.n	8001b70 <lcd_Clear+0x28>
		}
	}
}
 8001b9e:	bf00      	nop
 8001ba0:	bf00      	nop
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000384 	.word	0x20000384

08001bac <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8001bac:	b590      	push	{r4, r7, lr}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4604      	mov	r4, r0
 8001bb4:	4608      	mov	r0, r1
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4623      	mov	r3, r4
 8001bbc:	80fb      	strh	r3, [r7, #6]
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	80bb      	strh	r3, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	807b      	strh	r3, [r7, #2]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8001bca:	887b      	ldrh	r3, [r7, #2]
 8001bcc:	3b01      	subs	r3, #1
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	883b      	ldrh	r3, [r7, #0]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	88b9      	ldrh	r1, [r7, #4]
 8001bd8:	88f8      	ldrh	r0, [r7, #6]
 8001bda:	f7ff ff69 	bl	8001ab0 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8001bde:	88bb      	ldrh	r3, [r7, #4]
 8001be0:	81fb      	strh	r3, [r7, #14]
 8001be2:	e010      	b.n	8001c06 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8001be4:	88fb      	ldrh	r3, [r7, #6]
 8001be6:	81bb      	strh	r3, [r7, #12]
 8001be8:	e006      	b.n	8001bf8 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8001bea:	8c3b      	ldrh	r3, [r7, #32]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff3d 	bl	8001a6c <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8001bf2:	89bb      	ldrh	r3, [r7, #12]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	81bb      	strh	r3, [r7, #12]
 8001bf8:	89ba      	ldrh	r2, [r7, #12]
 8001bfa:	887b      	ldrh	r3, [r7, #2]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d3f4      	bcc.n	8001bea <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001c00:	89fb      	ldrh	r3, [r7, #14]
 8001c02:	3301      	adds	r3, #1
 8001c04:	81fb      	strh	r3, [r7, #14]
 8001c06:	89fa      	ldrh	r2, [r7, #14]
 8001c08:	883b      	ldrh	r3, [r7, #0]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d3ea      	bcc.n	8001be4 <lcd_Fill+0x38>
		}
	}
}
 8001c0e:	bf00      	nop
 8001c10:	bf00      	nop
 8001c12:	3714      	adds	r7, #20
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd90      	pop	{r4, r7, pc}

08001c18 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
 8001c22:	460b      	mov	r3, r1
 8001c24:	80bb      	strh	r3, [r7, #4]
 8001c26:	4613      	mov	r3, r2
 8001c28:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001c2a:	88bb      	ldrh	r3, [r7, #4]
 8001c2c:	88fa      	ldrh	r2, [r7, #6]
 8001c2e:	88b9      	ldrh	r1, [r7, #4]
 8001c30:	88f8      	ldrh	r0, [r7, #6]
 8001c32:	f7ff ff3d 	bl	8001ab0 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001c36:	887b      	ldrh	r3, [r7, #2]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff ff17 	bl	8001a6c <LCD_WR_DATA>
}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8001c46:	b590      	push	{r4, r7, lr}
 8001c48:	b08d      	sub	sp, #52	; 0x34
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4604      	mov	r4, r0
 8001c4e:	4608      	mov	r0, r1
 8001c50:	4611      	mov	r1, r2
 8001c52:	461a      	mov	r2, r3
 8001c54:	4623      	mov	r3, r4
 8001c56:	80fb      	strh	r3, [r7, #6]
 8001c58:	4603      	mov	r3, r0
 8001c5a:	80bb      	strh	r3, [r7, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	807b      	strh	r3, [r7, #2]
 8001c60:	4613      	mov	r3, r2
 8001c62:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c68:	2300      	movs	r3, #0
 8001c6a:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001c6c:	887a      	ldrh	r2, [r7, #2]
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001c74:	883a      	ldrh	r2, [r7, #0]
 8001c76:	88bb      	ldrh	r3, [r7, #4]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001c7c:	88fb      	ldrh	r3, [r7, #6]
 8001c7e:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001c80:	88bb      	ldrh	r3, [r7, #4]
 8001c82:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 8001c84:	6a3b      	ldr	r3, [r7, #32]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	dd02      	ble.n	8001c90 <lcd_DrawLine+0x4a>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	617b      	str	r3, [r7, #20]
 8001c8e:	e00b      	b.n	8001ca8 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d102      	bne.n	8001c9c <lcd_DrawLine+0x56>
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	e005      	b.n	8001ca8 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca0:	617b      	str	r3, [r7, #20]
 8001ca2:	6a3b      	ldr	r3, [r7, #32]
 8001ca4:	425b      	negs	r3, r3
 8001ca6:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	dd02      	ble.n	8001cb4 <lcd_DrawLine+0x6e>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	e00b      	b.n	8001ccc <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d102      	bne.n	8001cc0 <lcd_DrawLine+0x7a>
 8001cba:	2300      	movs	r3, #0
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	e005      	b.n	8001ccc <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 8001cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	425b      	negs	r3, r3
 8001cca:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001ccc:	6a3a      	ldr	r2, [r7, #32]
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	dd02      	ble.n	8001cda <lcd_DrawLine+0x94>
 8001cd4:	6a3b      	ldr	r3, [r7, #32]
 8001cd6:	61bb      	str	r3, [r7, #24]
 8001cd8:	e001      	b.n	8001cde <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001ce2:	e02b      	b.n	8001d3c <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	b291      	uxth	r1, r2
 8001cec:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff91 	bl	8001c18 <lcd_DrawPoint>
		xerr+=delta_x;
 8001cf6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cf8:	6a3b      	ldr	r3, [r7, #32]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 8001cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	4413      	add	r3, r2
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8001d06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	dd07      	ble.n	8001d1e <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 8001d0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8001d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	dd07      	ble.n	8001d36 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8001d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 8001d2e:	68ba      	ldr	r2, [r7, #8]
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4413      	add	r3, r2
 8001d34:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8001d36:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d38:	3301      	adds	r3, #1
 8001d3a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001d3c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dacf      	bge.n	8001ce4 <lcd_DrawLine+0x9e>
		}
	}
}
 8001d44:	bf00      	nop
 8001d46:	bf00      	nop
 8001d48:	3734      	adds	r7, #52	; 0x34
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd90      	pop	{r4, r7, pc}

08001d4e <lcd_DrawRectangle>:


void lcd_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color) // ve hcn(vien
{
 8001d4e:	b590      	push	{r4, r7, lr}
 8001d50:	b085      	sub	sp, #20
 8001d52:	af02      	add	r7, sp, #8
 8001d54:	4604      	mov	r4, r0
 8001d56:	4608      	mov	r0, r1
 8001d58:	4611      	mov	r1, r2
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	4623      	mov	r3, r4
 8001d5e:	80fb      	strh	r3, [r7, #6]
 8001d60:	4603      	mov	r3, r0
 8001d62:	80bb      	strh	r3, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	807b      	strh	r3, [r7, #2]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	803b      	strh	r3, [r7, #0]
	lcd_DrawLine(x1,y1,x2,y1,color);
 8001d6c:	88bc      	ldrh	r4, [r7, #4]
 8001d6e:	887a      	ldrh	r2, [r7, #2]
 8001d70:	88b9      	ldrh	r1, [r7, #4]
 8001d72:	88f8      	ldrh	r0, [r7, #6]
 8001d74:	8b3b      	ldrh	r3, [r7, #24]
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	4623      	mov	r3, r4
 8001d7a:	f7ff ff64 	bl	8001c46 <lcd_DrawLine>
	lcd_DrawLine(x1,y1,x1,y2,color);
 8001d7e:	883c      	ldrh	r4, [r7, #0]
 8001d80:	88fa      	ldrh	r2, [r7, #6]
 8001d82:	88b9      	ldrh	r1, [r7, #4]
 8001d84:	88f8      	ldrh	r0, [r7, #6]
 8001d86:	8b3b      	ldrh	r3, [r7, #24]
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	4623      	mov	r3, r4
 8001d8c:	f7ff ff5b 	bl	8001c46 <lcd_DrawLine>
	lcd_DrawLine(x1,y2,x2,y2,color);
 8001d90:	883c      	ldrh	r4, [r7, #0]
 8001d92:	887a      	ldrh	r2, [r7, #2]
 8001d94:	8839      	ldrh	r1, [r7, #0]
 8001d96:	88f8      	ldrh	r0, [r7, #6]
 8001d98:	8b3b      	ldrh	r3, [r7, #24]
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4623      	mov	r3, r4
 8001d9e:	f7ff ff52 	bl	8001c46 <lcd_DrawLine>
	lcd_DrawLine(x2,y1,x2,y2,color);
 8001da2:	883c      	ldrh	r4, [r7, #0]
 8001da4:	887a      	ldrh	r2, [r7, #2]
 8001da6:	88b9      	ldrh	r1, [r7, #4]
 8001da8:	8878      	ldrh	r0, [r7, #2]
 8001daa:	8b3b      	ldrh	r3, [r7, #24]
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	4623      	mov	r3, r4
 8001db0:	f7ff ff49 	bl	8001c46 <lcd_DrawLine>
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd90      	pop	{r4, r7, pc}

08001dbc <lcd_ShowChar>:

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001dbc:	b590      	push	{r4, r7, lr}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4604      	mov	r4, r0
 8001dc4:	4608      	mov	r0, r1
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4623      	mov	r3, r4
 8001dcc:	80fb      	strh	r3, [r7, #6]
 8001dce:	4603      	mov	r3, r0
 8001dd0:	80bb      	strh	r3, [r7, #4]
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	70fb      	strb	r3, [r7, #3]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001dde:	88fb      	ldrh	r3, [r7, #6]
 8001de0:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001de2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001de6:	085b      	lsrs	r3, r3, #1
 8001de8:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
 8001dec:	08db      	lsrs	r3, r3, #3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	461a      	mov	r2, r3
 8001df2:	7bfb      	ldrb	r3, [r7, #15]
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	bf14      	ite	ne
 8001dfe:	2301      	movne	r3, #1
 8001e00:	2300      	moveq	r3, #0
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	4413      	add	r3, r2
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	fb12 f303 	smulbb	r3, r2, r3
 8001e12:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001e14:	78fb      	ldrb	r3, [r7, #3]
 8001e16:	3b20      	subs	r3, #32
 8001e18:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	4413      	add	r3, r2
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	3b01      	subs	r3, #1
 8001e26:	b29c      	uxth	r4, r3
 8001e28:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	88bb      	ldrh	r3, [r7, #4]
 8001e30:	4413      	add	r3, r2
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	3b01      	subs	r3, #1
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	88b9      	ldrh	r1, [r7, #4]
 8001e3a:	88f8      	ldrh	r0, [r7, #6]
 8001e3c:	4622      	mov	r2, r4
 8001e3e:	f7ff fe37 	bl	8001ab0 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001e42:	2300      	movs	r3, #0
 8001e44:	827b      	strh	r3, [r7, #18]
 8001e46:	e07a      	b.n	8001f3e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001e48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e4c:	2b0c      	cmp	r3, #12
 8001e4e:	d028      	beq.n	8001ea2 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001e50:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e54:	2b10      	cmp	r3, #16
 8001e56:	d108      	bne.n	8001e6a <lcd_ShowChar+0xae>
 8001e58:	78fa      	ldrb	r2, [r7, #3]
 8001e5a:	8a7b      	ldrh	r3, [r7, #18]
 8001e5c:	493c      	ldr	r1, [pc, #240]	; (8001f50 <lcd_ShowChar+0x194>)
 8001e5e:	0112      	lsls	r2, r2, #4
 8001e60:	440a      	add	r2, r1
 8001e62:	4413      	add	r3, r2
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	75fb      	strb	r3, [r7, #23]
 8001e68:	e01b      	b.n	8001ea2 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001e6a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e6e:	2b18      	cmp	r3, #24
 8001e70:	d10b      	bne.n	8001e8a <lcd_ShowChar+0xce>
 8001e72:	78fa      	ldrb	r2, [r7, #3]
 8001e74:	8a79      	ldrh	r1, [r7, #18]
 8001e76:	4837      	ldr	r0, [pc, #220]	; (8001f54 <lcd_ShowChar+0x198>)
 8001e78:	4613      	mov	r3, r2
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	4413      	add	r3, r2
 8001e7e:	011b      	lsls	r3, r3, #4
 8001e80:	4403      	add	r3, r0
 8001e82:	440b      	add	r3, r1
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	75fb      	strb	r3, [r7, #23]
 8001e88:	e00b      	b.n	8001ea2 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001e8a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e8e:	2b20      	cmp	r3, #32
 8001e90:	d15a      	bne.n	8001f48 <lcd_ShowChar+0x18c>
 8001e92:	78fa      	ldrb	r2, [r7, #3]
 8001e94:	8a7b      	ldrh	r3, [r7, #18]
 8001e96:	4930      	ldr	r1, [pc, #192]	; (8001f58 <lcd_ShowChar+0x19c>)
 8001e98:	0192      	lsls	r2, r2, #6
 8001e9a:	440a      	add	r2, r1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	75bb      	strb	r3, [r7, #22]
 8001ea6:	e044      	b.n	8001f32 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001ea8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d120      	bne.n	8001ef2 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001eb0:	7dfa      	ldrb	r2, [r7, #23]
 8001eb2:	7dbb      	ldrb	r3, [r7, #22]
 8001eb4:	fa42 f303 	asr.w	r3, r2, r3
 8001eb8:	f003 0301 	and.w	r3, r3, #1
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d004      	beq.n	8001eca <lcd_ShowChar+0x10e>
 8001ec0:	883b      	ldrh	r3, [r7, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fdd2 	bl	8001a6c <LCD_WR_DATA>
 8001ec8:	e003      	b.n	8001ed2 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001eca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fdcd 	bl	8001a6c <LCD_WR_DATA>
				m++;
 8001ed2:	7d7b      	ldrb	r3, [r7, #21]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001ed8:	7d7b      	ldrb	r3, [r7, #21]
 8001eda:	7bfa      	ldrb	r2, [r7, #15]
 8001edc:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ee0:	fb01 f202 	mul.w	r2, r1, r2
 8001ee4:	1a9b      	subs	r3, r3, r2
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11f      	bne.n	8001f2c <lcd_ShowChar+0x170>
				{
					m=0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	757b      	strb	r3, [r7, #21]
					break;
 8001ef0:	e022      	b.n	8001f38 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001ef2:	7dfa      	ldrb	r2, [r7, #23]
 8001ef4:	7dbb      	ldrb	r3, [r7, #22]
 8001ef6:	fa42 f303 	asr.w	r3, r2, r3
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d005      	beq.n	8001f0e <lcd_ShowChar+0x152>
 8001f02:	883a      	ldrh	r2, [r7, #0]
 8001f04:	88b9      	ldrh	r1, [r7, #4]
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fe85 	bl	8001c18 <lcd_DrawPoint>
				x++;
 8001f0e:	88fb      	ldrh	r3, [r7, #6]
 8001f10:	3301      	adds	r3, #1
 8001f12:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001f14:	88fa      	ldrh	r2, [r7, #6]
 8001f16:	8a3b      	ldrh	r3, [r7, #16]
 8001f18:	1ad2      	subs	r2, r2, r3
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d105      	bne.n	8001f2c <lcd_ShowChar+0x170>
				{
					x=x0;
 8001f20:	8a3b      	ldrh	r3, [r7, #16]
 8001f22:	80fb      	strh	r3, [r7, #6]
					y++;
 8001f24:	88bb      	ldrh	r3, [r7, #4]
 8001f26:	3301      	adds	r3, #1
 8001f28:	80bb      	strh	r3, [r7, #4]
					break;
 8001f2a:	e005      	b.n	8001f38 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001f2c:	7dbb      	ldrb	r3, [r7, #22]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	75bb      	strb	r3, [r7, #22]
 8001f32:	7dbb      	ldrb	r3, [r7, #22]
 8001f34:	2b07      	cmp	r3, #7
 8001f36:	d9b7      	bls.n	8001ea8 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001f38:	8a7b      	ldrh	r3, [r7, #18]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	827b      	strh	r3, [r7, #18]
 8001f3e:	8a7a      	ldrh	r2, [r7, #18]
 8001f40:	89bb      	ldrh	r3, [r7, #12]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d380      	bcc.n	8001e48 <lcd_ShowChar+0x8c>
 8001f46:	e000      	b.n	8001f4a <lcd_ShowChar+0x18e>
		else return;
 8001f48:	bf00      	nop
				}
			}
		}
	}
}
 8001f4a:	371c      	adds	r7, #28
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd90      	pop	{r4, r7, pc}
 8001f50:	0800ae30 	.word	0x0800ae30
 8001f54:	0800b420 	.word	0x0800b420
 8001f58:	0800c5f0 	.word	0x0800c5f0

08001f5c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	091b      	lsrs	r3, r3, #4
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	f003 0303 	and.w	r3, r3, #3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d007      	beq.n	8001f86 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001f76:	4b0a      	ldr	r3, [pc, #40]	; (8001fa0 <lcd_SetDir+0x44>)
 8001f78:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001f7c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001f7e:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <lcd_SetDir+0x44>)
 8001f80:	22f0      	movs	r2, #240	; 0xf0
 8001f82:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001f84:	e006      	b.n	8001f94 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001f86:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <lcd_SetDir+0x44>)
 8001f88:	22f0      	movs	r2, #240	; 0xf0
 8001f8a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001f8c:	4b04      	ldr	r3, [pc, #16]	; (8001fa0 <lcd_SetDir+0x44>)
 8001f8e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001f92:	805a      	strh	r2, [r3, #2]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	20000384 	.word	0x20000384

08001fa4 <lcd_init>:


void lcd_init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fae:	48aa      	ldr	r0, [pc, #680]	; (8002258 <lcd_init+0x2b4>)
 8001fb0:	f004 f9b0 	bl	8006314 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001fb4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fb8:	f003 f8a4 	bl	8005104 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fc2:	48a5      	ldr	r0, [pc, #660]	; (8002258 <lcd_init+0x2b4>)
 8001fc4:	f004 f9a6 	bl	8006314 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001fc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fcc:	f003 f89a 	bl	8005104 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f7ff ffc3 	bl	8001f5c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001fd6:	20d3      	movs	r0, #211	; 0xd3
 8001fd8:	f7ff fd38 	bl	8001a4c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001fdc:	f7ff fd56 	bl	8001a8c <LCD_RD_DATA>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	4b9d      	ldr	r3, [pc, #628]	; (800225c <lcd_init+0x2b8>)
 8001fe6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001fe8:	f7ff fd50 	bl	8001a8c <LCD_RD_DATA>
 8001fec:	4603      	mov	r3, r0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4b9a      	ldr	r3, [pc, #616]	; (800225c <lcd_init+0x2b8>)
 8001ff2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001ff4:	f7ff fd4a 	bl	8001a8c <LCD_RD_DATA>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	4b97      	ldr	r3, [pc, #604]	; (800225c <lcd_init+0x2b8>)
 8001ffe:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8002000:	4b96      	ldr	r3, [pc, #600]	; (800225c <lcd_init+0x2b8>)
 8002002:	889b      	ldrh	r3, [r3, #4]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	b29a      	uxth	r2, r3
 8002008:	4b94      	ldr	r3, [pc, #592]	; (800225c <lcd_init+0x2b8>)
 800200a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 800200c:	f7ff fd3e 	bl	8001a8c <LCD_RD_DATA>
 8002010:	4603      	mov	r3, r0
 8002012:	461a      	mov	r2, r3
 8002014:	4b91      	ldr	r3, [pc, #580]	; (800225c <lcd_init+0x2b8>)
 8002016:	889b      	ldrh	r3, [r3, #4]
 8002018:	4313      	orrs	r3, r2
 800201a:	b29a      	uxth	r2, r3
 800201c:	4b8f      	ldr	r3, [pc, #572]	; (800225c <lcd_init+0x2b8>)
 800201e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002020:	20cf      	movs	r0, #207	; 0xcf
 8002022:	f7ff fd13 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002026:	2000      	movs	r0, #0
 8002028:	f7ff fd20 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800202c:	20c1      	movs	r0, #193	; 0xc1
 800202e:	f7ff fd1d 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002032:	2030      	movs	r0, #48	; 0x30
 8002034:	f7ff fd1a 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002038:	20ed      	movs	r0, #237	; 0xed
 800203a:	f7ff fd07 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800203e:	2064      	movs	r0, #100	; 0x64
 8002040:	f7ff fd14 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002044:	2003      	movs	r0, #3
 8002046:	f7ff fd11 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800204a:	2012      	movs	r0, #18
 800204c:	f7ff fd0e 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002050:	2081      	movs	r0, #129	; 0x81
 8002052:	f7ff fd0b 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002056:	20e8      	movs	r0, #232	; 0xe8
 8002058:	f7ff fcf8 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800205c:	2085      	movs	r0, #133	; 0x85
 800205e:	f7ff fd05 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002062:	2010      	movs	r0, #16
 8002064:	f7ff fd02 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002068:	207a      	movs	r0, #122	; 0x7a
 800206a:	f7ff fcff 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800206e:	20cb      	movs	r0, #203	; 0xcb
 8002070:	f7ff fcec 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002074:	2039      	movs	r0, #57	; 0x39
 8002076:	f7ff fcf9 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800207a:	202c      	movs	r0, #44	; 0x2c
 800207c:	f7ff fcf6 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002080:	2000      	movs	r0, #0
 8002082:	f7ff fcf3 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002086:	2034      	movs	r0, #52	; 0x34
 8002088:	f7ff fcf0 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800208c:	2002      	movs	r0, #2
 800208e:	f7ff fced 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002092:	20f7      	movs	r0, #247	; 0xf7
 8002094:	f7ff fcda 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002098:	2020      	movs	r0, #32
 800209a:	f7ff fce7 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800209e:	20ea      	movs	r0, #234	; 0xea
 80020a0:	f7ff fcd4 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020a4:	2000      	movs	r0, #0
 80020a6:	f7ff fce1 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80020aa:	2000      	movs	r0, #0
 80020ac:	f7ff fcde 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80020b0:	20c0      	movs	r0, #192	; 0xc0
 80020b2:	f7ff fccb 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80020b6:	201b      	movs	r0, #27
 80020b8:	f7ff fcd8 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80020bc:	20c1      	movs	r0, #193	; 0xc1
 80020be:	f7ff fcc5 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 80020c2:	2001      	movs	r0, #1
 80020c4:	f7ff fcd2 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 80020c8:	20c5      	movs	r0, #197	; 0xc5
 80020ca:	f7ff fcbf 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80020ce:	2030      	movs	r0, #48	; 0x30
 80020d0:	f7ff fccc 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80020d4:	2030      	movs	r0, #48	; 0x30
 80020d6:	f7ff fcc9 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80020da:	20c7      	movs	r0, #199	; 0xc7
 80020dc:	f7ff fcb6 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80020e0:	20b7      	movs	r0, #183	; 0xb7
 80020e2:	f7ff fcc3 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80020e6:	2036      	movs	r0, #54	; 0x36
 80020e8:	f7ff fcb0 	bl	8001a4c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 80020ec:	2008      	movs	r0, #8
 80020ee:	f7ff fcbd 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80020f2:	203a      	movs	r0, #58	; 0x3a
 80020f4:	f7ff fcaa 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80020f8:	2055      	movs	r0, #85	; 0x55
 80020fa:	f7ff fcb7 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80020fe:	20b1      	movs	r0, #177	; 0xb1
 8002100:	f7ff fca4 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002104:	2000      	movs	r0, #0
 8002106:	f7ff fcb1 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800210a:	201a      	movs	r0, #26
 800210c:	f7ff fcae 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002110:	20b6      	movs	r0, #182	; 0xb6
 8002112:	f7ff fc9b 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002116:	200a      	movs	r0, #10
 8002118:	f7ff fca8 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800211c:	20a2      	movs	r0, #162	; 0xa2
 800211e:	f7ff fca5 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002122:	20f2      	movs	r0, #242	; 0xf2
 8002124:	f7ff fc92 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002128:	2000      	movs	r0, #0
 800212a:	f7ff fc9f 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800212e:	2026      	movs	r0, #38	; 0x26
 8002130:	f7ff fc8c 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002134:	2001      	movs	r0, #1
 8002136:	f7ff fc99 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800213a:	20e0      	movs	r0, #224	; 0xe0
 800213c:	f7ff fc86 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002140:	200f      	movs	r0, #15
 8002142:	f7ff fc93 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002146:	202a      	movs	r0, #42	; 0x2a
 8002148:	f7ff fc90 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800214c:	2028      	movs	r0, #40	; 0x28
 800214e:	f7ff fc8d 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002152:	2008      	movs	r0, #8
 8002154:	f7ff fc8a 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002158:	200e      	movs	r0, #14
 800215a:	f7ff fc87 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800215e:	2008      	movs	r0, #8
 8002160:	f7ff fc84 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002164:	2054      	movs	r0, #84	; 0x54
 8002166:	f7ff fc81 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800216a:	20a9      	movs	r0, #169	; 0xa9
 800216c:	f7ff fc7e 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002170:	2043      	movs	r0, #67	; 0x43
 8002172:	f7ff fc7b 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002176:	200a      	movs	r0, #10
 8002178:	f7ff fc78 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800217c:	200f      	movs	r0, #15
 800217e:	f7ff fc75 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002182:	2000      	movs	r0, #0
 8002184:	f7ff fc72 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002188:	2000      	movs	r0, #0
 800218a:	f7ff fc6f 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800218e:	2000      	movs	r0, #0
 8002190:	f7ff fc6c 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002194:	2000      	movs	r0, #0
 8002196:	f7ff fc69 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800219a:	20e1      	movs	r0, #225	; 0xe1
 800219c:	f7ff fc56 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021a0:	2000      	movs	r0, #0
 80021a2:	f7ff fc63 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80021a6:	2015      	movs	r0, #21
 80021a8:	f7ff fc60 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80021ac:	2017      	movs	r0, #23
 80021ae:	f7ff fc5d 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80021b2:	2007      	movs	r0, #7
 80021b4:	f7ff fc5a 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80021b8:	2011      	movs	r0, #17
 80021ba:	f7ff fc57 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80021be:	2006      	movs	r0, #6
 80021c0:	f7ff fc54 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80021c4:	202b      	movs	r0, #43	; 0x2b
 80021c6:	f7ff fc51 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80021ca:	2056      	movs	r0, #86	; 0x56
 80021cc:	f7ff fc4e 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80021d0:	203c      	movs	r0, #60	; 0x3c
 80021d2:	f7ff fc4b 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80021d6:	2005      	movs	r0, #5
 80021d8:	f7ff fc48 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80021dc:	2010      	movs	r0, #16
 80021de:	f7ff fc45 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80021e2:	200f      	movs	r0, #15
 80021e4:	f7ff fc42 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80021e8:	203f      	movs	r0, #63	; 0x3f
 80021ea:	f7ff fc3f 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80021ee:	203f      	movs	r0, #63	; 0x3f
 80021f0:	f7ff fc3c 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80021f4:	200f      	movs	r0, #15
 80021f6:	f7ff fc39 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80021fa:	202b      	movs	r0, #43	; 0x2b
 80021fc:	f7ff fc26 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002200:	2000      	movs	r0, #0
 8002202:	f7ff fc33 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002206:	2000      	movs	r0, #0
 8002208:	f7ff fc30 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800220c:	2001      	movs	r0, #1
 800220e:	f7ff fc2d 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002212:	203f      	movs	r0, #63	; 0x3f
 8002214:	f7ff fc2a 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002218:	202a      	movs	r0, #42	; 0x2a
 800221a:	f7ff fc17 	bl	8001a4c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800221e:	2000      	movs	r0, #0
 8002220:	f7ff fc24 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002224:	2000      	movs	r0, #0
 8002226:	f7ff fc21 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800222a:	2000      	movs	r0, #0
 800222c:	f7ff fc1e 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002230:	20ef      	movs	r0, #239	; 0xef
 8002232:	f7ff fc1b 	bl	8001a6c <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002236:	2011      	movs	r0, #17
 8002238:	f7ff fc08 	bl	8001a4c <LCD_WR_REG>
	HAL_Delay(120);
 800223c:	2078      	movs	r0, #120	; 0x78
 800223e:	f002 ff61 	bl	8005104 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8002242:	2029      	movs	r0, #41	; 0x29
 8002244:	f7ff fc02 	bl	8001a4c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002248:	2201      	movs	r2, #1
 800224a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800224e:	4804      	ldr	r0, [pc, #16]	; (8002260 <lcd_init+0x2bc>)
 8002250:	f004 f860 	bl	8006314 <HAL_GPIO_WritePin>
}
 8002254:	bf00      	nop
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40020800 	.word	0x40020800
 800225c:	20000384 	.word	0x20000384
 8002260:	40020000 	.word	0x40020000

08002264 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
 8002270:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	b29a      	uxth	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	b29b      	uxth	r3, r3
 800227a:	4413      	add	r3, r2
 800227c:	b298      	uxth	r0, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	b29a      	uxth	r2, r3
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	b29b      	uxth	r3, r3
 8002286:	4413      	add	r3, r2
 8002288:	b29b      	uxth	r3, r3
 800228a:	8b3a      	ldrh	r2, [r7, #24]
 800228c:	4619      	mov	r1, r3
 800228e:	f7ff fcc3 	bl	8001c18 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	b29a      	uxth	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	b29b      	uxth	r3, r3
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	b298      	uxth	r0, r3
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	8b3a      	ldrh	r2, [r7, #24]
 80022ac:	4619      	mov	r1, r3
 80022ae:	f7ff fcb3 	bl	8001c18 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	4413      	add	r3, r2
 80022bc:	b298      	uxth	r0, r3
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	8b3a      	ldrh	r2, [r7, #24]
 80022cc:	4619      	mov	r1, r3
 80022ce:	f7ff fca3 	bl	8001c18 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	b29b      	uxth	r3, r3
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	b298      	uxth	r0, r3
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	8b3a      	ldrh	r2, [r7, #24]
 80022ec:	4619      	mov	r1, r3
 80022ee:	f7ff fc93 	bl	8001c18 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	4413      	add	r3, r2
 80022fc:	b298      	uxth	r0, r3
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	b29a      	uxth	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	b29b      	uxth	r3, r3
 8002306:	4413      	add	r3, r2
 8002308:	b29b      	uxth	r3, r3
 800230a:	8b3a      	ldrh	r2, [r7, #24]
 800230c:	4619      	mov	r1, r3
 800230e:	f7ff fc83 	bl	8001c18 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	b29a      	uxth	r2, r3
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	b29b      	uxth	r3, r3
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	b298      	uxth	r0, r3
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	b29a      	uxth	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	b29b      	uxth	r3, r3
 8002326:	4413      	add	r3, r2
 8002328:	b29b      	uxth	r3, r3
 800232a:	8b3a      	ldrh	r2, [r7, #24]
 800232c:	4619      	mov	r1, r3
 800232e:	f7ff fc73 	bl	8001c18 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	b29a      	uxth	r2, r3
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	b29b      	uxth	r3, r3
 800233a:	4413      	add	r3, r2
 800233c:	b298      	uxth	r0, r3
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	b29a      	uxth	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	b29b      	uxth	r3, r3
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	b29b      	uxth	r3, r3
 800234a:	8b3a      	ldrh	r2, [r7, #24]
 800234c:	4619      	mov	r1, r3
 800234e:	f7ff fc63 	bl	8001c18 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	b29a      	uxth	r2, r3
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	b29b      	uxth	r3, r3
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	b298      	uxth	r0, r3
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	b29a      	uxth	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	b29b      	uxth	r3, r3
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	b29b      	uxth	r3, r3
 800236a:	8b3a      	ldrh	r2, [r7, #24]
 800236c:	4619      	mov	r1, r3
 800236e:	f7ff fc53 	bl	8001c18 <lcd_DrawPoint>
}
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b08a      	sub	sp, #40	; 0x28
 800237e:	af02      	add	r7, sp, #8
 8002380:	60f8      	str	r0, [r7, #12]
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	603b      	str	r3, [r7, #0]
 8002386:	4613      	mov	r3, r2
 8002388:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	f1c3 0303 	rsb	r3, r3, #3
 800239a:	613b      	str	r3, [r7, #16]


	if (fill)
 800239c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d04f      	beq.n	8002442 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 80023a2:	e029      	b.n	80023f8 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	617b      	str	r3, [r7, #20]
 80023a8:	e00a      	b.n	80023c0 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 80023aa:	88fb      	ldrh	r3, [r7, #6]
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	69fa      	ldr	r2, [r7, #28]
 80023b2:	68b9      	ldr	r1, [r7, #8]
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7ff ff55 	bl	8002264 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	3301      	adds	r3, #1
 80023be:	617b      	str	r3, [r7, #20]
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	ddf0      	ble.n	80023aa <lcd_DrawCircle+0x30>

			if (d < 0) {
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	da06      	bge.n	80023dc <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	009a      	lsls	r2, r3, #2
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4413      	add	r3, r2
 80023d6:	3306      	adds	r3, #6
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	e00a      	b.n	80023f2 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 80023dc:	69fa      	ldr	r2, [r7, #28]
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	009a      	lsls	r2, r3, #2
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	4413      	add	r3, r2
 80023e8:	330a      	adds	r3, #10
 80023ea:	613b      	str	r3, [r7, #16]
				y--;
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	61bb      	str	r3, [r7, #24]
			}
			x++;
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3301      	adds	r3, #1
 80023f6:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80023f8:	69fa      	ldr	r2, [r7, #28]
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	ddd1      	ble.n	80023a4 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002400:	e023      	b.n	800244a <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8002402:	88fb      	ldrh	r3, [r7, #6]
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	68b9      	ldr	r1, [r7, #8]
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	f7ff ff29 	bl	8002264 <_draw_circle_8>
			if (d < 0) {
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	2b00      	cmp	r3, #0
 8002416:	da06      	bge.n	8002426 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	009a      	lsls	r2, r3, #2
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	4413      	add	r3, r2
 8002420:	3306      	adds	r3, #6
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	e00a      	b.n	800243c <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8002426:	69fa      	ldr	r2, [r7, #28]
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	009a      	lsls	r2, r3, #2
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	4413      	add	r3, r2
 8002432:	330a      	adds	r3, #10
 8002434:	613b      	str	r3, [r7, #16]
				y--;
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	3b01      	subs	r3, #1
 800243a:	61bb      	str	r3, [r7, #24]
			x++;
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	3301      	adds	r3, #1
 8002440:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	429a      	cmp	r2, r3
 8002448:	dddb      	ble.n	8002402 <lcd_DrawCircle+0x88>
}
 800244a:	bf00      	nop
 800244c:	3720      	adds	r7, #32
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002454:	b590      	push	{r4, r7, lr}
 8002456:	b08b      	sub	sp, #44	; 0x2c
 8002458:	af04      	add	r7, sp, #16
 800245a:	60ba      	str	r2, [r7, #8]
 800245c:	461a      	mov	r2, r3
 800245e:	4603      	mov	r3, r0
 8002460:	81fb      	strh	r3, [r7, #14]
 8002462:	460b      	mov	r3, r1
 8002464:	81bb      	strh	r3, [r7, #12]
 8002466:	4613      	mov	r3, r2
 8002468:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800246a:	89fb      	ldrh	r3, [r7, #14]
 800246c:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 800246e:	2300      	movs	r3, #0
 8002470:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002472:	e048      	b.n	8002506 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002474:	7dfb      	ldrb	r3, [r7, #23]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d145      	bne.n	8002506 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800247a:	89fa      	ldrh	r2, [r7, #14]
 800247c:	4b26      	ldr	r3, [pc, #152]	; (8002518 <lcd_ShowStr+0xc4>)
 800247e:	881b      	ldrh	r3, [r3, #0]
 8002480:	4619      	mov	r1, r3
 8002482:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002486:	085b      	lsrs	r3, r3, #1
 8002488:	b2db      	uxtb	r3, r3
 800248a:	1acb      	subs	r3, r1, r3
 800248c:	429a      	cmp	r2, r3
 800248e:	dc3f      	bgt.n	8002510 <lcd_ShowStr+0xbc>
 8002490:	89ba      	ldrh	r2, [r7, #12]
 8002492:	4b21      	ldr	r3, [pc, #132]	; (8002518 <lcd_ShowStr+0xc4>)
 8002494:	885b      	ldrh	r3, [r3, #2]
 8002496:	4619      	mov	r1, r3
 8002498:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800249c:	1acb      	subs	r3, r1, r3
 800249e:	429a      	cmp	r2, r3
 80024a0:	dc36      	bgt.n	8002510 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b80      	cmp	r3, #128	; 0x80
 80024a8:	d902      	bls.n	80024b0 <lcd_ShowStr+0x5c>
 80024aa:	2301      	movs	r3, #1
 80024ac:	75fb      	strb	r3, [r7, #23]
 80024ae:	e02a      	b.n	8002506 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b0d      	cmp	r3, #13
 80024b6:	d10b      	bne.n	80024d0 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 80024b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024bc:	b29a      	uxth	r2, r3
 80024be:	89bb      	ldrh	r3, [r7, #12]
 80024c0:	4413      	add	r3, r2
 80024c2:	81bb      	strh	r3, [r7, #12]
					x=x0;
 80024c4:	8abb      	ldrh	r3, [r7, #20]
 80024c6:	81fb      	strh	r3, [r7, #14]
					str++;
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	3301      	adds	r3, #1
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	e017      	b.n	8002500 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	781a      	ldrb	r2, [r3, #0]
 80024d4:	88fc      	ldrh	r4, [r7, #6]
 80024d6:	89b9      	ldrh	r1, [r7, #12]
 80024d8:	89f8      	ldrh	r0, [r7, #14]
 80024da:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80024de:	9302      	str	r3, [sp, #8]
 80024e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024e4:	9301      	str	r3, [sp, #4]
 80024e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	4623      	mov	r3, r4
 80024ec:	f7ff fc66 	bl	8001dbc <lcd_ShowChar>
					x+=sizey/2;
 80024f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024f4:	085b      	lsrs	r3, r3, #1
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	89fb      	ldrh	r3, [r7, #14]
 80024fc:	4413      	add	r3, r2
 80024fe:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	3301      	adds	r3, #1
 8002504:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1b2      	bne.n	8002474 <lcd_ShowStr+0x20>
 800250e:	e000      	b.n	8002512 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002510:	bf00      	nop
			}
		}
	}
}
 8002512:	371c      	adds	r7, #28
 8002514:	46bd      	mov	sp, r7
 8002516:	bd90      	pop	{r4, r7, pc}
 8002518:	20000384 	.word	0x20000384

0800251c <lcd_show_picture>:
	uint16_t x1=(lcddev.width-len*8)/2;
	lcd_ShowStr(x+x1,y,str,fc,bc,sizey,mode);
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
 8002522:	4604      	mov	r4, r0
 8002524:	4608      	mov	r0, r1
 8002526:	4611      	mov	r1, r2
 8002528:	461a      	mov	r2, r3
 800252a:	4623      	mov	r3, r4
 800252c:	80fb      	strh	r3, [r7, #6]
 800252e:	4603      	mov	r3, r0
 8002530:	80bb      	strh	r3, [r7, #4]
 8002532:	460b      	mov	r3, r1
 8002534:	807b      	strh	r3, [r7, #2]
 8002536:	4613      	mov	r3, r2
 8002538:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 800253a:	2300      	movs	r3, #0
 800253c:	613b      	str	r3, [r7, #16]
	lcd_AddressSet(x, y, x + length - 1, y + width - 1);
 800253e:	88fa      	ldrh	r2, [r7, #6]
 8002540:	887b      	ldrh	r3, [r7, #2]
 8002542:	4413      	add	r3, r2
 8002544:	b29b      	uxth	r3, r3
 8002546:	3b01      	subs	r3, #1
 8002548:	b29c      	uxth	r4, r3
 800254a:	88ba      	ldrh	r2, [r7, #4]
 800254c:	883b      	ldrh	r3, [r7, #0]
 800254e:	4413      	add	r3, r2
 8002550:	b29b      	uxth	r3, r3
 8002552:	3b01      	subs	r3, #1
 8002554:	b29b      	uxth	r3, r3
 8002556:	88b9      	ldrh	r1, [r7, #4]
 8002558:	88f8      	ldrh	r0, [r7, #6]
 800255a:	4622      	mov	r2, r4
 800255c:	f7ff faa8 	bl	8001ab0 <lcd_AddressSet>
	for (i = 0; i < length; i++) {
 8002560:	2300      	movs	r3, #0
 8002562:	82fb      	strh	r3, [r7, #22]
 8002564:	e027      	b.n	80025b6 <lcd_show_picture+0x9a>
		for (j = 0; j < width; j++) {
 8002566:	2300      	movs	r3, #0
 8002568:	82bb      	strh	r3, [r7, #20]
 800256a:	e01d      	b.n	80025a8 <lcd_show_picture+0x8c>
			picH = pic[k * 2];
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002572:	4413      	add	r3, r2
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	3301      	adds	r3, #1
 800257e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002580:	4413      	add	r3, r2
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	021b      	lsls	r3, r3, #8
 800258a:	b21a      	sxth	r2, r3
 800258c:	7bbb      	ldrb	r3, [r7, #14]
 800258e:	b21b      	sxth	r3, r3
 8002590:	4313      	orrs	r3, r2
 8002592:	b21b      	sxth	r3, r3
 8002594:	b29b      	uxth	r3, r3
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff fa68 	bl	8001a6c <LCD_WR_DATA>
			k++;
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	3301      	adds	r3, #1
 80025a0:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 80025a2:	8abb      	ldrh	r3, [r7, #20]
 80025a4:	3301      	adds	r3, #1
 80025a6:	82bb      	strh	r3, [r7, #20]
 80025a8:	8aba      	ldrh	r2, [r7, #20]
 80025aa:	883b      	ldrh	r3, [r7, #0]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d3dd      	bcc.n	800256c <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 80025b0:	8afb      	ldrh	r3, [r7, #22]
 80025b2:	3301      	adds	r3, #1
 80025b4:	82fb      	strh	r3, [r7, #22]
 80025b6:	8afa      	ldrh	r2, [r7, #22]
 80025b8:	887b      	ldrh	r3, [r7, #2]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d3d3      	bcc.n	8002566 <lcd_show_picture+0x4a>
		}
	}
}
 80025be:	bf00      	nop
 80025c0:	bf00      	nop
 80025c2:	371c      	adds	r7, #28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd90      	pop	{r4, r7, pc}

080025c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025cc:	f002 fd28 	bl	8005020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025d0:	f000 f82a 	bl	8002628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025d4:	f7ff f8ae 	bl	8001734 <MX_GPIO_Init>
  MX_TIM2_Init();
 80025d8:	f001 fcf8 	bl	8003fcc <MX_TIM2_Init>
  MX_SPI1_Init();
 80025dc:	f000 f93e 	bl	800285c <MX_SPI1_Init>
  MX_FSMC_Init();
 80025e0:	f7fe ffd8 	bl	8001594 <MX_FSMC_Init>
  MX_I2C1_Init();
 80025e4:	f7ff f9bc 	bl	8001960 <MX_I2C1_Init>
  MX_TIM13_Init();
 80025e8:	f001 fd3c 	bl	8004064 <MX_TIM13_Init>
  MX_DMA_Init();
 80025ec:	f7fe ffb2 	bl	8001554 <MX_DMA_Init>
  MX_ADC1_Init();
 80025f0:	f7fe fc54 	bl	8000e9c <MX_ADC1_Init>
  MX_TIM1_Init();
 80025f4:	f001 fc9a 	bl	8003f2c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  Tetris_Init(); // Khi to LCD
 80025f8:	f001 fb72 	bl	8003ce0 <Tetris_Init>
  timer2_set(2, 10);
 80025fc:	210a      	movs	r1, #10
 80025fe:	2002      	movs	r0, #2
 8002600:	f000 f890 	bl	8002724 <timer2_set>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 while (1)
  {
	if(is_timer2flag_set(2)) {
 8002604:	2002      	movs	r0, #2
 8002606:	f000 f8d3 	bl	80027b0 <is_timer2flag_set>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d007      	beq.n	8002620 <main+0x58>
		timer2_set(2, 10);
 8002610:	210a      	movs	r1, #10
 8002612:	2002      	movs	r0, #2
 8002614:	f000 f886 	bl	8002724 <timer2_set>
		getKeyInput();
 8002618:	f7fe fece 	bl	80013b8 <getKeyInput>
		touch_Scan();
 800261c:	f002 fca2 	bl	8004f64 <touch_Scan>
	}
	 Tetris_Run();
 8002620:	f001 fb7c 	bl	8003d1c <Tetris_Run>
	if(is_timer2flag_set(2)) {
 8002624:	e7ee      	b.n	8002604 <main+0x3c>
	...

08002628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b094      	sub	sp, #80	; 0x50
 800262c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800262e:	f107 0320 	add.w	r3, r7, #32
 8002632:	2230      	movs	r2, #48	; 0x30
 8002634:	2100      	movs	r1, #0
 8002636:	4618      	mov	r0, r3
 8002638:	f007 f82a 	bl	8009690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800263c:	f107 030c 	add.w	r3, r7, #12
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
 800264a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800264c:	2300      	movs	r3, #0
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	4b28      	ldr	r3, [pc, #160]	; (80026f4 <SystemClock_Config+0xcc>)
 8002652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002654:	4a27      	ldr	r2, [pc, #156]	; (80026f4 <SystemClock_Config+0xcc>)
 8002656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800265a:	6413      	str	r3, [r2, #64]	; 0x40
 800265c:	4b25      	ldr	r3, [pc, #148]	; (80026f4 <SystemClock_Config+0xcc>)
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002668:	2300      	movs	r3, #0
 800266a:	607b      	str	r3, [r7, #4]
 800266c:	4b22      	ldr	r3, [pc, #136]	; (80026f8 <SystemClock_Config+0xd0>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a21      	ldr	r2, [pc, #132]	; (80026f8 <SystemClock_Config+0xd0>)
 8002672:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	4b1f      	ldr	r3, [pc, #124]	; (80026f8 <SystemClock_Config+0xd0>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002684:	2302      	movs	r3, #2
 8002686:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002688:	2301      	movs	r3, #1
 800268a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800268c:	2310      	movs	r3, #16
 800268e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002690:	2302      	movs	r3, #2
 8002692:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002694:	2300      	movs	r3, #0
 8002696:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002698:	2308      	movs	r3, #8
 800269a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800269c:	23a8      	movs	r3, #168	; 0xa8
 800269e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026a0:	2302      	movs	r3, #2
 80026a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026a4:	2304      	movs	r3, #4
 80026a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026a8:	f107 0320 	add.w	r3, r7, #32
 80026ac:	4618      	mov	r0, r3
 80026ae:	f004 fe0b 	bl	80072c8 <HAL_RCC_OscConfig>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80026b8:	f000 f820 	bl	80026fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026bc:	230f      	movs	r3, #15
 80026be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026c0:	2302      	movs	r3, #2
 80026c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80026c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80026cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80026ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80026d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80026d4:	f107 030c 	add.w	r3, r7, #12
 80026d8:	2105      	movs	r1, #5
 80026da:	4618      	mov	r0, r3
 80026dc:	f005 f86c 	bl	80077b8 <HAL_RCC_ClockConfig>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80026e6:	f000 f809 	bl	80026fc <Error_Handler>
  }
}
 80026ea:	bf00      	nop
 80026ec:	3750      	adds	r7, #80	; 0x50
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40023800 	.word	0x40023800
 80026f8:	40007000 	.word	0x40007000

080026fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002700:	b672      	cpsid	i
}
 8002702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002704:	e7fe      	b.n	8002704 <Error_Handler+0x8>
	...

08002708 <timer_init>:

/* Addition */
uint8_t timer2_flag[NUM_TIMER] = {0};
uint16_t timer2_counter[NUM_TIMER] = {0};

void timer_init(){
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 800270c:	4803      	ldr	r0, [pc, #12]	; (800271c <timer_init+0x14>)
 800270e:	f005 ffc7 	bl	80086a0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 8002712:	4803      	ldr	r0, [pc, #12]	; (8002720 <timer_init+0x18>)
 8002714:	f005 ff5c 	bl	80085d0 <HAL_TIM_Base_Start>
}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20000618 	.word	0x20000618
 8002720:	200005d0 	.word	0x200005d0

08002724 <timer2_set>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void timer2_set(uint8_t index, uint16_t ms) {
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	460a      	mov	r2, r1
 800272e:	71fb      	strb	r3, [r7, #7]
 8002730:	4613      	mov	r3, r2
 8002732:	80bb      	strh	r3, [r7, #4]
	timer2_counter[index] = ms / TIMER_CYCLE_2;
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	4905      	ldr	r1, [pc, #20]	; (800274c <timer2_set+0x28>)
 8002738:	88ba      	ldrh	r2, [r7, #4]
 800273a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
//	timer2_flag[index] = 0;
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20000398 	.word	0x20000398

08002750 <timer2_run>:

void timer2_run(){
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NUM_TIMER; i++)
 8002756:	2300      	movs	r3, #0
 8002758:	71fb      	strb	r3, [r7, #7]
 800275a:	e01b      	b.n	8002794 <timer2_run+0x44>
		if(timer2_counter[i] > 0) {
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <timer2_run+0x58>)
 8002760:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d012      	beq.n	800278e <timer2_run+0x3e>
			timer2_counter[i]--;
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	4a0f      	ldr	r2, [pc, #60]	; (80027a8 <timer2_run+0x58>)
 800276c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002770:	3a01      	subs	r2, #1
 8002772:	b291      	uxth	r1, r2
 8002774:	4a0c      	ldr	r2, [pc, #48]	; (80027a8 <timer2_run+0x58>)
 8002776:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if(timer2_counter[i] == 0)
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <timer2_run+0x58>)
 800277e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d103      	bne.n	800278e <timer2_run+0x3e>
				timer2_flag[i] = 1;
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	4a08      	ldr	r2, [pc, #32]	; (80027ac <timer2_run+0x5c>)
 800278a:	2101      	movs	r1, #1
 800278c:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < NUM_TIMER; i++)
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	3301      	adds	r3, #1
 8002792:	71fb      	strb	r3, [r7, #7]
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	2b09      	cmp	r3, #9
 8002798:	d9e0      	bls.n	800275c <timer2_run+0xc>
		}
}
 800279a:	bf00      	nop
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	20000398 	.word	0x20000398
 80027ac:	2000038c 	.word	0x2000038c

080027b0 <is_timer2flag_set>:

uint8_t is_timer2flag_set(uint8_t index) {
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	71fb      	strb	r3, [r7, #7]
	if(timer2_flag[index]) {
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	4a08      	ldr	r2, [pc, #32]	; (80027e0 <is_timer2flag_set+0x30>)
 80027be:	5cd3      	ldrb	r3, [r2, r3]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d005      	beq.n	80027d0 <is_timer2flag_set+0x20>
		timer2_flag[index] = 0;
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	4a06      	ldr	r2, [pc, #24]	; (80027e0 <is_timer2flag_set+0x30>)
 80027c8:	2100      	movs	r1, #0
 80027ca:	54d1      	strb	r1, [r2, r3]
		return 1;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e000      	b.n	80027d2 <is_timer2flag_set+0x22>
	}
	return 0;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	2000038c 	.word	0x2000038c

080027e4 <get_counter>:

uint16_t get_counter(uint8_t index) { return timer2_counter[index]; }
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	71fb      	strb	r3, [r7, #7]
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	4a04      	ldr	r2, [pc, #16]	; (8002804 <get_counter+0x20>)
 80027f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027f6:	4618      	mov	r0, r3
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	20000398 	.word	0x20000398

08002808 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002818:	d101      	bne.n	800281e <HAL_TIM_PeriodElapsedCallback+0x16>
		timer2_run();
 800281a:	f7ff ff99 	bl	8002750 <timer2_run>
	}
}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <delay_us>:

void delay_us (uint16_t us)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8002832:	4b09      	ldr	r3, [pc, #36]	; (8002858 <delay_us+0x30>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2200      	movs	r2, #0
 8002838:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 800283a:	bf00      	nop
 800283c:	4b06      	ldr	r3, [pc, #24]	; (8002858 <delay_us+0x30>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002842:	88fb      	ldrh	r3, [r7, #6]
 8002844:	429a      	cmp	r2, r3
 8002846:	d3f9      	bcc.n	800283c <delay_us+0x14>
}
 8002848:	bf00      	nop
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	200005d0 	.word	0x200005d0

0800285c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002860:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002862:	4a18      	ldr	r2, [pc, #96]	; (80028c4 <MX_SPI1_Init+0x68>)
 8002864:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002866:	4b16      	ldr	r3, [pc, #88]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002868:	f44f 7282 	mov.w	r2, #260	; 0x104
 800286c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800286e:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002874:	4b12      	ldr	r3, [pc, #72]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002876:	2200      	movs	r2, #0
 8002878:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800287a:	4b11      	ldr	r3, [pc, #68]	; (80028c0 <MX_SPI1_Init+0x64>)
 800287c:	2200      	movs	r2, #0
 800287e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002880:	4b0f      	ldr	r3, [pc, #60]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002882:	2200      	movs	r2, #0
 8002884:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002886:	4b0e      	ldr	r3, [pc, #56]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002888:	f44f 7200 	mov.w	r2, #512	; 0x200
 800288c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800288e:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002890:	2200      	movs	r2, #0
 8002892:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002894:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <MX_SPI1_Init+0x64>)
 8002896:	2200      	movs	r2, #0
 8002898:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800289a:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <MX_SPI1_Init+0x64>)
 800289c:	2200      	movs	r2, #0
 800289e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028a0:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <MX_SPI1_Init+0x64>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028a6:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <MX_SPI1_Init+0x64>)
 80028a8:	220a      	movs	r2, #10
 80028aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028ac:	4804      	ldr	r0, [pc, #16]	; (80028c0 <MX_SPI1_Init+0x64>)
 80028ae:	f005 f98f 	bl	8007bd0 <HAL_SPI_Init>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028b8:	f7ff ff20 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028bc:	bf00      	nop
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	200003ac 	.word	0x200003ac
 80028c4:	40013000 	.word	0x40013000

080028c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	; 0x28
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a19      	ldr	r2, [pc, #100]	; (800294c <HAL_SPI_MspInit+0x84>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d12b      	bne.n	8002942 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	4b18      	ldr	r3, [pc, #96]	; (8002950 <HAL_SPI_MspInit+0x88>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f2:	4a17      	ldr	r2, [pc, #92]	; (8002950 <HAL_SPI_MspInit+0x88>)
 80028f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028f8:	6453      	str	r3, [r2, #68]	; 0x44
 80028fa:	4b15      	ldr	r3, [pc, #84]	; (8002950 <HAL_SPI_MspInit+0x88>)
 80028fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	4b11      	ldr	r3, [pc, #68]	; (8002950 <HAL_SPI_MspInit+0x88>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	4a10      	ldr	r2, [pc, #64]	; (8002950 <HAL_SPI_MspInit+0x88>)
 8002910:	f043 0302 	orr.w	r3, r3, #2
 8002914:	6313      	str	r3, [r2, #48]	; 0x30
 8002916:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <HAL_SPI_MspInit+0x88>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002922:	2338      	movs	r3, #56	; 0x38
 8002924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002926:	2302      	movs	r3, #2
 8002928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292e:	2303      	movs	r3, #3
 8002930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002932:	2305      	movs	r3, #5
 8002934:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002936:	f107 0314 	add.w	r3, r7, #20
 800293a:	4619      	mov	r1, r3
 800293c:	4805      	ldr	r0, [pc, #20]	; (8002954 <HAL_SPI_MspInit+0x8c>)
 800293e:	f003 fb35 	bl	8005fac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002942:	bf00      	nop
 8002944:	3728      	adds	r7, #40	; 0x28
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40013000 	.word	0x40013000
 8002950:	40023800 	.word	0x40023800
 8002954:	40020400 	.word	0x40020400

08002958 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	607b      	str	r3, [r7, #4]
 8002962:	4b10      	ldr	r3, [pc, #64]	; (80029a4 <HAL_MspInit+0x4c>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002966:	4a0f      	ldr	r2, [pc, #60]	; (80029a4 <HAL_MspInit+0x4c>)
 8002968:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800296c:	6453      	str	r3, [r2, #68]	; 0x44
 800296e:	4b0d      	ldr	r3, [pc, #52]	; (80029a4 <HAL_MspInit+0x4c>)
 8002970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002972:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002976:	607b      	str	r3, [r7, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	603b      	str	r3, [r7, #0]
 800297e:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <HAL_MspInit+0x4c>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002982:	4a08      	ldr	r2, [pc, #32]	; (80029a4 <HAL_MspInit+0x4c>)
 8002984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002988:	6413      	str	r3, [r2, #64]	; 0x40
 800298a:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <HAL_MspInit+0x4c>)
 800298c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002992:	603b      	str	r3, [r7, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	40023800 	.word	0x40023800

080029a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029ac:	e7fe      	b.n	80029ac <NMI_Handler+0x4>

080029ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ae:	b480      	push	{r7}
 80029b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029b2:	e7fe      	b.n	80029b2 <HardFault_Handler+0x4>

080029b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029b8:	e7fe      	b.n	80029b8 <MemManage_Handler+0x4>

080029ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ba:	b480      	push	{r7}
 80029bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029be:	e7fe      	b.n	80029be <BusFault_Handler+0x4>

080029c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029c4:	e7fe      	b.n	80029c4 <UsageFault_Handler+0x4>

080029c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029c6:	b480      	push	{r7}
 80029c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029ca:	bf00      	nop
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029f4:	f002 fb66 	bl	80050c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	bd80      	pop	{r7, pc}

080029fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a00:	4802      	ldr	r0, [pc, #8]	; (8002a0c <TIM2_IRQHandler+0x10>)
 8002a02:	f005 ff16 	bl	8008832 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000618 	.word	0x20000618

08002a10 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a14:	4802      	ldr	r0, [pc, #8]	; (8002a20 <DMA2_Stream0_IRQHandler+0x10>)
 8002a16:	f003 f88d 	bl	8005b34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	200001e0 	.word	0x200001e0

08002a24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
	return 1;
 8002a28:	2301      	movs	r3, #1
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <_kill>:

int _kill(int pid, int sig)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a3e:	f006 fdfd 	bl	800963c <__errno>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2216      	movs	r2, #22
 8002a46:	601a      	str	r2, [r3, #0]
	return -1;
 8002a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <_exit>:

void _exit (int status)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ffe7 	bl	8002a34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a66:	e7fe      	b.n	8002a66 <_exit+0x12>

08002a68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	e00a      	b.n	8002a90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a7a:	f3af 8000 	nop.w
 8002a7e:	4601      	mov	r1, r0
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	1c5a      	adds	r2, r3, #1
 8002a84:	60ba      	str	r2, [r7, #8]
 8002a86:	b2ca      	uxtb	r2, r1
 8002a88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	dbf0      	blt.n	8002a7a <_read+0x12>
	}

return len;
 8002a98:	687b      	ldr	r3, [r7, #4]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b086      	sub	sp, #24
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	60f8      	str	r0, [r7, #12]
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	e009      	b.n	8002ac8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	60ba      	str	r2, [r7, #8]
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	dbf1      	blt.n	8002ab4 <_write+0x12>
	}
	return len;
 8002ad0:	687b      	ldr	r3, [r7, #4]
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_close>:

int _close(int file)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
	return -1;
 8002ae2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b02:	605a      	str	r2, [r3, #4]
	return 0;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <_isatty>:

int _isatty(int file)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
	return 1;
 8002b1a:	2301      	movs	r3, #1
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
	return 0;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b4c:	4a14      	ldr	r2, [pc, #80]	; (8002ba0 <_sbrk+0x5c>)
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <_sbrk+0x60>)
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b58:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <_sbrk+0x64>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d102      	bne.n	8002b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b60:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <_sbrk+0x64>)
 8002b62:	4a12      	ldr	r2, [pc, #72]	; (8002bac <_sbrk+0x68>)
 8002b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <_sbrk+0x64>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d207      	bcs.n	8002b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b74:	f006 fd62 	bl	800963c <__errno>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	220c      	movs	r2, #12
 8002b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b82:	e009      	b.n	8002b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <_sbrk+0x64>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b8a:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <_sbrk+0x64>)
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4413      	add	r3, r2
 8002b92:	4a05      	ldr	r2, [pc, #20]	; (8002ba8 <_sbrk+0x64>)
 8002b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b96:	68fb      	ldr	r3, [r7, #12]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3718      	adds	r7, #24
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	20020000 	.word	0x20020000
 8002ba4:	00000400 	.word	0x00000400
 8002ba8:	20000404 	.word	0x20000404
 8002bac:	200006c0 	.word	0x200006c0

08002bb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <SystemInit+0x20>)
 8002bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bba:	4a05      	ldr	r2, [pc, #20]	; (8002bd0 <SystemInit+0x20>)
 8002bbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <isButtonTouch>:
Button btnStart = {70, 220, 100, 30, C_BTN_GREEN, false};
Button btnResume =  {0, 0, 120, 30, C_BTN_BLUE, false};
Button btnRestart = {0, 0, 120, 30, C_BTN_RED, false};
Button btnPause = {SIDEBAR_X + 10, OFFSET_Y + 5, SIDEBAR_X + 40, OFFSET_Y + 30, C_BTN_RED, false};

uint8_t isButtonTouch(Button *btn) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
	if(!touch_IsTouched()) btn->isHovered = 0;
 8002bdc:	f002 f9cc 	bl	8004f78 <touch_IsTouched>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d103      	bne.n	8002bee <isButtonTouch+0x1a>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	729a      	strb	r2, [r3, #10]
 8002bec:	e02f      	b.n	8002c4e <isButtonTouch+0x7a>
	else {
		btn->isHovered = touch_GetX() > btn->x && touch_GetX() < (btn->x + btn->w)
 8002bee:	f002 f9d5 	bl	8004f9c <touch_GetX>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	881b      	ldrh	r3, [r3, #0]
								&& touch_GetY() > btn->y && touch_GetY() < (btn->y + btn->h);
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d921      	bls.n	8002c42 <isButtonTouch+0x6e>
		btn->isHovered = touch_GetX() > btn->x && touch_GetX() < (btn->x + btn->w)
 8002bfe:	f002 f9cd 	bl	8004f9c <touch_GetX>
 8002c02:	4603      	mov	r3, r0
 8002c04:	461a      	mov	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	881b      	ldrh	r3, [r3, #0]
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	889b      	ldrh	r3, [r3, #4]
 8002c10:	440b      	add	r3, r1
 8002c12:	429a      	cmp	r2, r3
 8002c14:	da15      	bge.n	8002c42 <isButtonTouch+0x6e>
								&& touch_GetY() > btn->y && touch_GetY() < (btn->y + btn->h);
 8002c16:	f002 f9cd 	bl	8004fb4 <touch_GetY>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	885b      	ldrh	r3, [r3, #2]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d90d      	bls.n	8002c42 <isButtonTouch+0x6e>
 8002c26:	f002 f9c5 	bl	8004fb4 <touch_GetY>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	885b      	ldrh	r3, [r3, #2]
 8002c32:	4619      	mov	r1, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	88db      	ldrh	r3, [r3, #6]
 8002c38:	440b      	add	r3, r1
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	da01      	bge.n	8002c42 <isButtonTouch+0x6e>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <isButtonTouch+0x70>
 8002c42:	2300      	movs	r3, #0
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	b2da      	uxtb	r2, r3
		btn->isHovered = touch_GetX() > btn->x && touch_GetX() < (btn->x + btn->w)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	729a      	strb	r2, [r3, #10]
	}
	return btn->isHovered;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	7a9b      	ldrb	r3, [r3, #10]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <DrawBigPixel>:

// --- HM H TR V (WRAPPER) ---
// V 1 "pixel to" (thc cht l hnh vung nh)
void DrawBigPixel(uint16_t x, uint16_t y, uint8_t size, uint16_t color) {
 8002c5a:	b590      	push	{r4, r7, lr}
 8002c5c:	b085      	sub	sp, #20
 8002c5e:	af02      	add	r7, sp, #8
 8002c60:	4604      	mov	r4, r0
 8002c62:	4608      	mov	r0, r1
 8002c64:	4611      	mov	r1, r2
 8002c66:	461a      	mov	r2, r3
 8002c68:	4623      	mov	r3, r4
 8002c6a:	80fb      	strh	r3, [r7, #6]
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	80bb      	strh	r3, [r7, #4]
 8002c70:	460b      	mov	r3, r1
 8002c72:	70fb      	strb	r3, [r7, #3]
 8002c74:	4613      	mov	r3, r2
 8002c76:	803b      	strh	r3, [r7, #0]
    lcd_Fill(x, y, x + size - 1, y + size - 1, color);
 8002c78:	78fb      	ldrb	r3, [r7, #3]
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	88fb      	ldrh	r3, [r7, #6]
 8002c7e:	4413      	add	r3, r2
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	3b01      	subs	r3, #1
 8002c84:	b29c      	uxth	r4, r3
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	88bb      	ldrh	r3, [r7, #4]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	3b01      	subs	r3, #1
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	88b9      	ldrh	r1, [r7, #4]
 8002c96:	88f8      	ldrh	r0, [r7, #6]
 8002c98:	883b      	ldrh	r3, [r7, #0]
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	4622      	mov	r2, r4
 8002ca0:	f7fe ff84 	bl	8001bac <lcd_Fill>
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd90      	pop	{r4, r7, pc}

08002cac <DrawCharBitmap>:

// V k t t Bitmask
void DrawCharBitmap(uint16_t x, uint16_t y, uint8_t size, const uint8_t pattern[5], uint16_t color) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	607b      	str	r3, [r7, #4]
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	81fb      	strh	r3, [r7, #14]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	81bb      	strh	r3, [r7, #12]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	72fb      	strb	r3, [r7, #11]
    for (int r = 0; r < 5; r++) {
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	e031      	b.n	8002d2a <DrawCharBitmap+0x7e>
        for (int c = 0; c < 5; c++) {
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	e028      	b.n	8002d1e <DrawCharBitmap+0x72>
            if ((pattern[r] >> (4 - c)) & 1) {
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	f1c3 0304 	rsb	r3, r3, #4
 8002cdc:	fa42 f303 	asr.w	r3, r2, r3
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d017      	beq.n	8002d18 <DrawCharBitmap+0x6c>
                DrawBigPixel(x + c * size, y + r * size, size, color);
 8002ce8:	7afb      	ldrb	r3, [r7, #11]
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	fb12 f303 	smulbb	r3, r2, r3
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	89fb      	ldrh	r3, [r7, #14]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	b298      	uxth	r0, r3
 8002cfc:	7afb      	ldrb	r3, [r7, #11]
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	fb12 f303 	smulbb	r3, r2, r3
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	89bb      	ldrh	r3, [r7, #12]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	b299      	uxth	r1, r3
 8002d10:	8c3b      	ldrh	r3, [r7, #32]
 8002d12:	7afa      	ldrb	r2, [r7, #11]
 8002d14:	f7ff ffa1 	bl	8002c5a <DrawBigPixel>
        for (int c = 0; c < 5; c++) {
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	613b      	str	r3, [r7, #16]
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	ddd3      	ble.n	8002ccc <DrawCharBitmap+0x20>
    for (int r = 0; r < 5; r++) {
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	3301      	adds	r3, #1
 8002d28:	617b      	str	r3, [r7, #20]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2b04      	cmp	r3, #4
 8002d2e:	ddca      	ble.n	8002cc6 <DrawCharBitmap+0x1a>
            }
        }
    }
}
 8002d30:	bf00      	nop
 8002d32:	bf00      	nop
 8002d34:	3718      	adds	r7, #24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
	...

08002d3c <DrawPixelString>:

// V chui k t Pixel
void DrawPixelString(const char *text, uint16_t x, uint16_t y, uint8_t size, uint16_t color) {
 8002d3c:	b590      	push	{r4, r7, lr}
 8002d3e:	b089      	sub	sp, #36	; 0x24
 8002d40:	af02      	add	r7, sp, #8
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	4608      	mov	r0, r1
 8002d46:	4611      	mov	r1, r2
 8002d48:	461a      	mov	r2, r3
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	817b      	strh	r3, [r7, #10]
 8002d4e:	460b      	mov	r3, r1
 8002d50:	813b      	strh	r3, [r7, #8]
 8002d52:	4613      	mov	r3, r2
 8002d54:	71fb      	strb	r3, [r7, #7]
    while (*text) {
 8002d56:	e03c      	b.n	8002dd2 <DrawPixelString+0x96>
        char c = *text;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	75fb      	strb	r3, [r7, #23]
        if (c >= 'A' && c <= 'Z') {
 8002d5e:	7dfb      	ldrb	r3, [r7, #23]
 8002d60:	2b40      	cmp	r3, #64	; 0x40
 8002d62:	d913      	bls.n	8002d8c <DrawPixelString+0x50>
 8002d64:	7dfb      	ldrb	r3, [r7, #23]
 8002d66:	2b5a      	cmp	r3, #90	; 0x5a
 8002d68:	d810      	bhi.n	8002d8c <DrawPixelString+0x50>
            DrawCharBitmap(x, y, size, FONT_ALPHA[c - 'A'], color);
 8002d6a:	7dfb      	ldrb	r3, [r7, #23]
 8002d6c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	4a1b      	ldr	r2, [pc, #108]	; (8002de4 <DrawPixelString+0xa8>)
 8002d78:	189c      	adds	r4, r3, r2
 8002d7a:	79fa      	ldrb	r2, [r7, #7]
 8002d7c:	8939      	ldrh	r1, [r7, #8]
 8002d7e:	8978      	ldrh	r0, [r7, #10]
 8002d80:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	4623      	mov	r3, r4
 8002d86:	f7ff ff91 	bl	8002cac <DrawCharBitmap>
 8002d8a:	e015      	b.n	8002db8 <DrawPixelString+0x7c>
        } else if (c >= '0' && c <= '9') {
 8002d8c:	7dfb      	ldrb	r3, [r7, #23]
 8002d8e:	2b2f      	cmp	r3, #47	; 0x2f
 8002d90:	d912      	bls.n	8002db8 <DrawPixelString+0x7c>
 8002d92:	7dfb      	ldrb	r3, [r7, #23]
 8002d94:	2b39      	cmp	r3, #57	; 0x39
 8002d96:	d80f      	bhi.n	8002db8 <DrawPixelString+0x7c>
            DrawCharBitmap(x, y, size, FONT_NUM[c - '0'], color);
 8002d98:	7dfb      	ldrb	r3, [r7, #23]
 8002d9a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8002d9e:	4613      	mov	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	4413      	add	r3, r2
 8002da4:	4a10      	ldr	r2, [pc, #64]	; (8002de8 <DrawPixelString+0xac>)
 8002da6:	189c      	adds	r4, r3, r2
 8002da8:	79fa      	ldrb	r2, [r7, #7]
 8002daa:	8939      	ldrh	r1, [r7, #8]
 8002dac:	8978      	ldrh	r0, [r7, #10]
 8002dae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	4623      	mov	r3, r4
 8002db4:	f7ff ff7a 	bl	8002cac <DrawCharBitmap>
        }
        x += size * 6; // Khong cch gia cc ch
 8002db8:	79fb      	ldrb	r3, [r7, #7]
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	0052      	lsls	r2, r2, #1
 8002dc0:	4413      	add	r3, r2
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	897b      	ldrh	r3, [r7, #10]
 8002dc8:	4413      	add	r3, r2
 8002dca:	817b      	strh	r3, [r7, #10]
        text++;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	60fb      	str	r3, [r7, #12]
    while (*text) {
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1be      	bne.n	8002d58 <DrawPixelString+0x1c>
    }
}
 8002dda:	bf00      	nop
 8002ddc:	bf00      	nop
 8002dde:	371c      	adds	r7, #28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd90      	pop	{r4, r7, pc}
 8002de4:	08011d10 	.word	0x08011d10
 8002de8:	08011d94 	.word	0x08011d94

08002dec <DrawPixelNum>:

// V chui s nguyn
void DrawPixelNum(int num, uint16_t x, uint16_t y, uint8_t size, uint16_t color) {
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b08b      	sub	sp, #44	; 0x2c
 8002df0:	af02      	add	r7, sp, #8
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	4608      	mov	r0, r1
 8002df6:	4611      	mov	r1, r2
 8002df8:	461a      	mov	r2, r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	817b      	strh	r3, [r7, #10]
 8002dfe:	460b      	mov	r3, r1
 8002e00:	813b      	strh	r3, [r7, #8]
 8002e02:	4613      	mov	r3, r2
 8002e04:	71fb      	strb	r3, [r7, #7]
    char buffer[10];
    sprintf(buffer, "%d", num); // Cn include <stdio.h>
 8002e06:	f107 0314 	add.w	r3, r7, #20
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4908      	ldr	r1, [pc, #32]	; (8002e30 <DrawPixelNum+0x44>)
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f006 fc84 	bl	800971c <siprintf>
    DrawPixelString(buffer, x, y, size, color);
 8002e14:	79fc      	ldrb	r4, [r7, #7]
 8002e16:	893a      	ldrh	r2, [r7, #8]
 8002e18:	8979      	ldrh	r1, [r7, #10]
 8002e1a:	f107 0014 	add.w	r0, r7, #20
 8002e1e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	4623      	mov	r3, r4
 8002e24:	f7ff ff8a 	bl	8002d3c <DrawPixelString>
}
 8002e28:	bf00      	nop
 8002e2a:	3724      	adds	r7, #36	; 0x24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd90      	pop	{r4, r7, pc}
 8002e30:	0800ace0 	.word	0x0800ace0

08002e34 <DrawLogo>:
// --- HM V MN HNH CHNH ---
#define DRAW_SCORE()	lcd_Fill(SIDEBAR_X + 10, OFFSET_Y + 65, 240, OFFSET_Y + 80 ,C_BG); \
						DrawPixelNum(score, SIDEBAR_X + 10, OFFSET_Y + 65, 2, C_TXT_VAL);

// V Logo TETRIS
void DrawLogo(uint16_t x, uint16_t y, uint8_t size) {
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b087      	sub	sp, #28
 8002e38:	af02      	add	r7, sp, #8
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	80fb      	strh	r3, [r7, #6]
 8002e3e:	460b      	mov	r3, r1
 8002e40:	80bb      	strh	r3, [r7, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < 6; i++) {
 8002e46:	2300      	movs	r3, #0
 8002e48:	60fb      	str	r3, [r7, #12]
 8002e4a:	e01d      	b.n	8002e88 <DrawLogo+0x54>
        DrawCharBitmap(x, y, size, LOGO_PATTERNS[i], LOGO_COLORS[i]);
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	4a10      	ldr	r2, [pc, #64]	; (8002e98 <DrawLogo+0x64>)
 8002e56:	189c      	adds	r4, r3, r2
 8002e58:	4a10      	ldr	r2, [pc, #64]	; (8002e9c <DrawLogo+0x68>)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e60:	78fa      	ldrb	r2, [r7, #3]
 8002e62:	88b9      	ldrh	r1, [r7, #4]
 8002e64:	88f8      	ldrh	r0, [r7, #6]
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	4623      	mov	r3, r4
 8002e6a:	f7ff ff1f 	bl	8002cac <DrawCharBitmap>
        x += size * 6;
 8002e6e:	78fb      	ldrb	r3, [r7, #3]
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	461a      	mov	r2, r3
 8002e74:	0052      	lsls	r2, r2, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	88fb      	ldrh	r3, [r7, #6]
 8002e7e:	4413      	add	r3, r2
 8002e80:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 6; i++) {
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	3301      	adds	r3, #1
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	ddde      	ble.n	8002e4c <DrawLogo+0x18>
    }
}
 8002e8e:	bf00      	nop
 8002e90:	bf00      	nop
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd90      	pop	{r4, r7, pc}
 8002e98:	08011dc8 	.word	0x08011dc8
 8002e9c:	08011de8 	.word	0x08011de8

08002ea0 <DrawButton>:

// V Nt bm
void DrawButton(Button btn, const char *text) {
 8002ea0:	b590      	push	{r4, r7, lr}
 8002ea2:	b089      	sub	sp, #36	; 0x24
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	1d3c      	adds	r4, r7, #4
 8002ea8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002eac:	603b      	str	r3, [r7, #0]
    // V bng 
    lcd_Fill(btn.x, btn.y + 4, btn.x + btn.w - 1, btn.y + btn.h + 4 - 1, 0x0000); // en m lm bng
 8002eae:	88b8      	ldrh	r0, [r7, #4]
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	3304      	adds	r3, #4
 8002eb4:	b299      	uxth	r1, r3
 8002eb6:	88ba      	ldrh	r2, [r7, #4]
 8002eb8:	893b      	ldrh	r3, [r7, #8]
 8002eba:	4413      	add	r3, r2
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29c      	uxth	r4, r3
 8002ec2:	88fa      	ldrh	r2, [r7, #6]
 8002ec4:	897b      	ldrh	r3, [r7, #10]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	3303      	adds	r3, #3
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	2200      	movs	r2, #0
 8002ed0:	9200      	str	r2, [sp, #0]
 8002ed2:	4622      	mov	r2, r4
 8002ed4:	f7fe fe6a 	bl	8001bac <lcd_Fill>
    // V thn nt
    lcd_Fill(btn.x, btn.y, btn.x + btn.w - 1, btn.y + btn.h - 1, btn.color);
 8002ed8:	88b8      	ldrh	r0, [r7, #4]
 8002eda:	88f9      	ldrh	r1, [r7, #6]
 8002edc:	88ba      	ldrh	r2, [r7, #4]
 8002ede:	893b      	ldrh	r3, [r7, #8]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29c      	uxth	r4, r3
 8002ee8:	88fa      	ldrh	r2, [r7, #6]
 8002eea:	897b      	ldrh	r3, [r7, #10]
 8002eec:	4413      	add	r3, r2
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	89bb      	ldrh	r3, [r7, #12]
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	4622      	mov	r2, r4
 8002efc:	f7fe fe56 	bl	8001bac <lcd_Fill>

    // Cn gia text (c lng)
    uint16_t textLen = strlen(text) * 2 * 6; // size 2
 8002f00:	6838      	ldr	r0, [r7, #0]
 8002f02:	f7fd f965 	bl	80001d0 <strlen>
 8002f06:	4603      	mov	r3, r0
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	0052      	lsls	r2, r2, #1
 8002f0e:	4413      	add	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	82fb      	strh	r3, [r7, #22]
    uint16_t textX = btn.x + (btn.w - textLen) / 2;
 8002f14:	88ba      	ldrh	r2, [r7, #4]
 8002f16:	893b      	ldrh	r3, [r7, #8]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	8afb      	ldrh	r3, [r7, #22]
 8002f1c:	1acb      	subs	r3, r1, r3
 8002f1e:	0fd9      	lsrs	r1, r3, #31
 8002f20:	440b      	add	r3, r1
 8002f22:	105b      	asrs	r3, r3, #1
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	4413      	add	r3, r2
 8002f28:	82bb      	strh	r3, [r7, #20]
    uint16_t textY = btn.y + (btn.h - 10) / 2;
 8002f2a:	88fa      	ldrh	r2, [r7, #6]
 8002f2c:	897b      	ldrh	r3, [r7, #10]
 8002f2e:	3b0a      	subs	r3, #10
 8002f30:	0fd9      	lsrs	r1, r3, #31
 8002f32:	440b      	add	r3, r1
 8002f34:	105b      	asrs	r3, r3, #1
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	4413      	add	r3, r2
 8002f3a:	827b      	strh	r3, [r7, #18]
    DrawPixelString(text, textX, textY, 2, C_TXT_VAL);
 8002f3c:	8a7a      	ldrh	r2, [r7, #18]
 8002f3e:	8ab9      	ldrh	r1, [r7, #20]
 8002f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	2302      	movs	r3, #2
 8002f48:	6838      	ldr	r0, [r7, #0]
 8002f4a:	f7ff fef7 	bl	8002d3c <DrawPixelString>
}
 8002f4e:	bf00      	nop
 8002f50:	371c      	adds	r7, #28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd90      	pop	{r4, r7, pc}

08002f56 <DrawDialogBox>:

// Hm v mt hp thoi ni (Nn ti, vin sng)
void DrawDialogBox(uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
 8002f56:	b590      	push	{r4, r7, lr}
 8002f58:	b085      	sub	sp, #20
 8002f5a:	af02      	add	r7, sp, #8
 8002f5c:	4604      	mov	r4, r0
 8002f5e:	4608      	mov	r0, r1
 8002f60:	4611      	mov	r1, r2
 8002f62:	461a      	mov	r2, r3
 8002f64:	4623      	mov	r3, r4
 8002f66:	80fb      	strh	r3, [r7, #6]
 8002f68:	4603      	mov	r3, r0
 8002f6a:	80bb      	strh	r3, [r7, #4]
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	807b      	strh	r3, [r7, #2]
 8002f70:	4613      	mov	r3, r2
 8002f72:	803b      	strh	r3, [r7, #0]
    // V nn hp
    lcd_Fill(x, y, x + w - 1, y + h - 1, C_NEXT_BG);
 8002f74:	88fa      	ldrh	r2, [r7, #6]
 8002f76:	887b      	ldrh	r3, [r7, #2]
 8002f78:	4413      	add	r3, r2
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29c      	uxth	r4, r3
 8002f80:	88ba      	ldrh	r2, [r7, #4]
 8002f82:	883b      	ldrh	r3, [r7, #0]
 8002f84:	4413      	add	r3, r2
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	88b9      	ldrh	r1, [r7, #4]
 8002f8e:	88f8      	ldrh	r0, [r7, #6]
 8002f90:	f241 1264 	movw	r2, #4452	; 0x1164
 8002f94:	9200      	str	r2, [sp, #0]
 8002f96:	4622      	mov	r2, r4
 8002f98:	f7fe fe08 	bl	8001bac <lcd_Fill>
    // V vin hp
    lcd_DrawRectangle(x, y, x + w - 1, y + h - 1, C_GRID);
 8002f9c:	88fa      	ldrh	r2, [r7, #6]
 8002f9e:	887b      	ldrh	r3, [r7, #2]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29c      	uxth	r4, r3
 8002fa8:	88ba      	ldrh	r2, [r7, #4]
 8002faa:	883b      	ldrh	r3, [r7, #0]
 8002fac:	4413      	add	r3, r2
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	88b9      	ldrh	r1, [r7, #4]
 8002fb6:	88f8      	ldrh	r0, [r7, #6]
 8002fb8:	f641 1225 	movw	r2, #6437	; 0x1925
 8002fbc:	9200      	str	r2, [sp, #0]
 8002fbe:	4622      	mov	r2, r4
 8002fc0:	f7fe fec5 	bl	8001d4e <lcd_DrawRectangle>
    // V thm 1 vin bng m bn ngoi cho p (ty chn)
    lcd_DrawRectangle(x-1, y-1, x + w, y + h, C_BG);
 8002fc4:	88fb      	ldrh	r3, [r7, #6]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b298      	uxth	r0, r3
 8002fca:	88bb      	ldrh	r3, [r7, #4]
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b299      	uxth	r1, r3
 8002fd0:	88fa      	ldrh	r2, [r7, #6]
 8002fd2:	887b      	ldrh	r3, [r7, #2]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	b29c      	uxth	r4, r3
 8002fd8:	88ba      	ldrh	r2, [r7, #4]
 8002fda:	883b      	ldrh	r3, [r7, #0]
 8002fdc:	4413      	add	r3, r2
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	f640 0262 	movw	r2, #2146	; 0x862
 8002fe4:	9200      	str	r2, [sp, #0]
 8002fe6:	4622      	mov	r2, r4
 8002fe8:	f7fe feb1 	bl	8001d4e <lcd_DrawRectangle>
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd90      	pop	{r4, r7, pc}

08002ff4 <DrawCell>:

void DrawCell(uint16_t x, uint16_t y, uint16_t color) {
 8002ff4:	b590      	push	{r4, r7, lr}
 8002ff6:	b087      	sub	sp, #28
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	80fb      	strh	r3, [r7, #6]
 8002ffe:	460b      	mov	r3, r1
 8003000:	80bb      	strh	r3, [r7, #4]
 8003002:	4613      	mov	r3, r2
 8003004:	807b      	strh	r3, [r7, #2]
	uint16_t X = x * BLOCK_SIZE + 1;
 8003006:	88fb      	ldrh	r3, [r7, #6]
 8003008:	461a      	mov	r2, r3
 800300a:	0112      	lsls	r2, r2, #4
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	b29b      	uxth	r3, r3
 8003010:	3301      	adds	r3, #1
 8003012:	81fb      	strh	r3, [r7, #14]
	uint16_t Y = OFFSET_Y + y * BLOCK_SIZE + 1;
 8003014:	88bb      	ldrh	r3, [r7, #4]
 8003016:	461a      	mov	r2, r3
 8003018:	0112      	lsls	r2, r2, #4
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	b29b      	uxth	r3, r3
 800301e:	330b      	adds	r3, #11
 8003020:	81bb      	strh	r3, [r7, #12]
	lcd_Fill(X, Y, X + BLOCK_SIZE - 2, Y + BLOCK_SIZE - 2, color);
 8003022:	89fb      	ldrh	r3, [r7, #14]
 8003024:	330d      	adds	r3, #13
 8003026:	b29a      	uxth	r2, r3
 8003028:	89bb      	ldrh	r3, [r7, #12]
 800302a:	330d      	adds	r3, #13
 800302c:	b29c      	uxth	r4, r3
 800302e:	89b9      	ldrh	r1, [r7, #12]
 8003030:	89f8      	ldrh	r0, [r7, #14]
 8003032:	887b      	ldrh	r3, [r7, #2]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	4623      	mov	r3, r4
 8003038:	f7fe fdb8 	bl	8001bac <lcd_Fill>
}
 800303c:	bf00      	nop
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	bd90      	pop	{r4, r7, pc}

08003044 <DrawBlock>:

void DrawBlock(Block *block, uint16_t color) {
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	807b      	strh	r3, [r7, #2]
	if(color == 0) color = blockColor[block->type];
 8003050:	887b      	ldrh	r3, [r7, #2]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <DrawBlock+0x20>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	4b0f      	ldr	r3, [pc, #60]	; (800309c <DrawBlock+0x58>)
 800305e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003062:	807b      	strh	r3, [r7, #2]
	for(uint8_t i = 0; i < 4; i++)
 8003064:	2300      	movs	r3, #0
 8003066:	73fb      	strb	r3, [r7, #15]
 8003068:	e010      	b.n	800308c <DrawBlock+0x48>
        DrawCell(block->part[i].x, block->part[i].y, color);
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	8858      	ldrh	r0, [r3, #2]
 8003074:	7bfb      	ldrb	r3, [r7, #15]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4413      	add	r3, r2
 800307c:	889b      	ldrh	r3, [r3, #4]
 800307e:	887a      	ldrh	r2, [r7, #2]
 8003080:	4619      	mov	r1, r3
 8003082:	f7ff ffb7 	bl	8002ff4 <DrawCell>
	for(uint8_t i = 0; i < 4; i++)
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	3301      	adds	r3, #1
 800308a:	73fb      	strb	r3, [r7, #15]
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	2b03      	cmp	r3, #3
 8003090:	d9eb      	bls.n	800306a <DrawBlock+0x26>
}
 8003092:	bf00      	nop
 8003094:	bf00      	nop
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	20000084 	.word	0x20000084

080030a0 <DrawCellMap>:

void DrawCellMap() {
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
	uint16_t color;
    for (uint16_t y = 0; y < ROWS; y++)
 80030a6:	2300      	movs	r3, #0
 80030a8:	80fb      	strh	r3, [r7, #6]
 80030aa:	e034      	b.n	8003116 <DrawCellMap+0x76>
        for (uint16_t x = 0; x < COLS; x++)
 80030ac:	2300      	movs	r3, #0
 80030ae:	80bb      	strh	r3, [r7, #4]
 80030b0:	e02b      	b.n	800310a <DrawCellMap+0x6a>
            if (field[y][x] != 0) {
 80030b2:	88fa      	ldrh	r2, [r7, #6]
 80030b4:	88b9      	ldrh	r1, [r7, #4]
 80030b6:	481c      	ldr	r0, [pc, #112]	; (8003128 <DrawCellMap+0x88>)
 80030b8:	4613      	mov	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4413      	add	r3, r2
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	440b      	add	r3, r1
 80030c2:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d015      	beq.n	80030f6 <DrawCellMap+0x56>
                color = blockColor[field[y][x] - 1];
 80030ca:	88fa      	ldrh	r2, [r7, #6]
 80030cc:	88b9      	ldrh	r1, [r7, #4]
 80030ce:	4816      	ldr	r0, [pc, #88]	; (8003128 <DrawCellMap+0x88>)
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	440b      	add	r3, r1
 80030da:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80030de:	3b01      	subs	r3, #1
 80030e0:	4a12      	ldr	r2, [pc, #72]	; (800312c <DrawCellMap+0x8c>)
 80030e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80030e6:	807b      	strh	r3, [r7, #2]
                DrawCell(x, y, color);
 80030e8:	887a      	ldrh	r2, [r7, #2]
 80030ea:	88f9      	ldrh	r1, [r7, #6]
 80030ec:	88bb      	ldrh	r3, [r7, #4]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff ff80 	bl	8002ff4 <DrawCell>
 80030f4:	e006      	b.n	8003104 <DrawCellMap+0x64>
            }
            else {
            	DrawCell(x, y, C_BG);
 80030f6:	88f9      	ldrh	r1, [r7, #6]
 80030f8:	88bb      	ldrh	r3, [r7, #4]
 80030fa:	f640 0262 	movw	r2, #2146	; 0x862
 80030fe:	4618      	mov	r0, r3
 8003100:	f7ff ff78 	bl	8002ff4 <DrawCell>
        for (uint16_t x = 0; x < COLS; x++)
 8003104:	88bb      	ldrh	r3, [r7, #4]
 8003106:	3301      	adds	r3, #1
 8003108:	80bb      	strh	r3, [r7, #4]
 800310a:	88bb      	ldrh	r3, [r7, #4]
 800310c:	2b09      	cmp	r3, #9
 800310e:	d9d0      	bls.n	80030b2 <DrawCellMap+0x12>
    for (uint16_t y = 0; y < ROWS; y++)
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	3301      	adds	r3, #1
 8003114:	80fb      	strh	r3, [r7, #6]
 8003116:	88fb      	ldrh	r3, [r7, #6]
 8003118:	2b13      	cmp	r3, #19
 800311a:	d9c7      	bls.n	80030ac <DrawCellMap+0xc>
            }
}
 800311c:	bf00      	nop
 800311e:	bf00      	nop
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	2000040c 	.word	0x2000040c
 800312c:	20000084 	.word	0x20000084

08003130 <DrawNextBlock>:

void DrawNextBlock() {
 8003130:	b590      	push	{r4, r7, lr}
 8003132:	b087      	sub	sp, #28
 8003134:	af02      	add	r7, sp, #8

    lcd_Fill(NEXTBOX_X, NEXTBOX_Y, NEXTBOX_X + NEXTBOX_W - 1, NEXTBOX_Y + NEXTBOX_H - 1, C_NEXT_BG);
 8003136:	f241 1364 	movw	r3, #4452	; 0x1164
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	f240 1335 	movw	r3, #309	; 0x135
 8003140:	22ea      	movs	r2, #234	; 0xea
 8003142:	2191      	movs	r1, #145	; 0x91
 8003144:	20a0      	movs	r0, #160	; 0xa0
 8003146:	f7fe fd31 	bl	8001bac <lcd_Fill>
    lcd_DrawRectangle(NEXTBOX_X, NEXTBOX_Y, NEXTBOX_X + NEXTBOX_W - 1, NEXTBOX_Y + NEXTBOX_H - 1, C_GRID);
 800314a:	f641 1325 	movw	r3, #6437	; 0x1925
 800314e:	9300      	str	r3, [sp, #0]
 8003150:	f240 1335 	movw	r3, #309	; 0x135
 8003154:	22ea      	movs	r2, #234	; 0xea
 8003156:	2191      	movs	r1, #145	; 0x91
 8003158:	20a0      	movs	r0, #160	; 0xa0
 800315a:	f7fe fdf8 	bl	8001d4e <lcd_DrawRectangle>

	uint16_t x = NEXTBOX_X + 25, y = NEXTBOX_Y + 15;
 800315e:	23b9      	movs	r3, #185	; 0xb9
 8003160:	813b      	strh	r3, [r7, #8]
 8003162:	23a0      	movs	r3, #160	; 0xa0
 8003164:	81fb      	strh	r3, [r7, #14]
	uint8_t count = nextBlocks.num;
 8003166:	4b30      	ldr	r3, [pc, #192]	; (8003228 <DrawNextBlock+0xf8>)
 8003168:	78db      	ldrb	r3, [r3, #3]
 800316a:	737b      	strb	r3, [r7, #13]
	uint8_t i = nextBlocks.headIndex;
 800316c:	4b2e      	ldr	r3, [pc, #184]	; (8003228 <DrawNextBlock+0xf8>)
 800316e:	789b      	ldrb	r3, [r3, #2]
 8003170:	733b      	strb	r3, [r7, #12]
	BlockType type;
	uint16_t drawX, drawY;
	while (count > 0) {
 8003172:	e050      	b.n	8003216 <DrawNextBlock+0xe6>
		type = nextBlocks.queue[i];
 8003174:	7b3b      	ldrb	r3, [r7, #12]
 8003176:	4a2c      	ldr	r2, [pc, #176]	; (8003228 <DrawNextBlock+0xf8>)
 8003178:	5cd3      	ldrb	r3, [r2, r3]
 800317a:	71fb      	strb	r3, [r7, #7]
		for(uint8_t j = 0; j < 4; j++) {
 800317c:	2300      	movs	r3, #0
 800317e:	72fb      	strb	r3, [r7, #11]
 8003180:	e038      	b.n	80031f4 <DrawNextBlock+0xc4>
			drawX = (blockSet[type].part[j].x * BLOCK_SIZE) + x;
 8003182:	79fa      	ldrb	r2, [r7, #7]
 8003184:	7afb      	ldrb	r3, [r7, #11]
 8003186:	4829      	ldr	r0, [pc, #164]	; (800322c <DrawNextBlock+0xfc>)
 8003188:	0099      	lsls	r1, r3, #2
 800318a:	4613      	mov	r3, r2
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	4413      	add	r3, r2
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	440b      	add	r3, r1
 8003194:	4403      	add	r3, r0
 8003196:	3302      	adds	r3, #2
 8003198:	881b      	ldrh	r3, [r3, #0]
 800319a:	461a      	mov	r2, r3
 800319c:	0112      	lsls	r2, r2, #4
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	893b      	ldrh	r3, [r7, #8]
 80031a4:	4413      	add	r3, r2
 80031a6:	80bb      	strh	r3, [r7, #4]
			drawY = (blockSet[type].part[j].y * BLOCK_SIZE) + y;
 80031a8:	79fa      	ldrb	r2, [r7, #7]
 80031aa:	7afb      	ldrb	r3, [r7, #11]
 80031ac:	481f      	ldr	r0, [pc, #124]	; (800322c <DrawNextBlock+0xfc>)
 80031ae:	0099      	lsls	r1, r3, #2
 80031b0:	4613      	mov	r3, r2
 80031b2:	00db      	lsls	r3, r3, #3
 80031b4:	4413      	add	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	440b      	add	r3, r1
 80031ba:	4403      	add	r3, r0
 80031bc:	3304      	adds	r3, #4
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	0112      	lsls	r2, r2, #4
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	89fb      	ldrh	r3, [r7, #14]
 80031ca:	4413      	add	r3, r2
 80031cc:	807b      	strh	r3, [r7, #2]
			lcd_Fill(drawX, drawY, drawX + BLOCK_SIZE - 2, drawY + BLOCK_SIZE - 2, blockColor[type]);
 80031ce:	88bb      	ldrh	r3, [r7, #4]
 80031d0:	330d      	adds	r3, #13
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	887b      	ldrh	r3, [r7, #2]
 80031d6:	330d      	adds	r3, #13
 80031d8:	b29c      	uxth	r4, r3
 80031da:	79fb      	ldrb	r3, [r7, #7]
 80031dc:	4914      	ldr	r1, [pc, #80]	; (8003230 <DrawNextBlock+0x100>)
 80031de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80031e2:	8879      	ldrh	r1, [r7, #2]
 80031e4:	88b8      	ldrh	r0, [r7, #4]
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	4623      	mov	r3, r4
 80031ea:	f7fe fcdf 	bl	8001bac <lcd_Fill>
		for(uint8_t j = 0; j < 4; j++) {
 80031ee:	7afb      	ldrb	r3, [r7, #11]
 80031f0:	3301      	adds	r3, #1
 80031f2:	72fb      	strb	r3, [r7, #11]
 80031f4:	7afb      	ldrb	r3, [r7, #11]
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d9c3      	bls.n	8003182 <DrawNextBlock+0x52>
		}
		if(++i == NUM_NEXTBLOCK) i = 0;
 80031fa:	7b3b      	ldrb	r3, [r7, #12]
 80031fc:	3301      	adds	r3, #1
 80031fe:	733b      	strb	r3, [r7, #12]
 8003200:	7b3b      	ldrb	r3, [r7, #12]
 8003202:	2b02      	cmp	r3, #2
 8003204:	d101      	bne.n	800320a <DrawNextBlock+0xda>
 8003206:	2300      	movs	r3, #0
 8003208:	733b      	strb	r3, [r7, #12]
		count--;
 800320a:	7b7b      	ldrb	r3, [r7, #13]
 800320c:	3b01      	subs	r3, #1
 800320e:	737b      	strb	r3, [r7, #13]
		y += 5*BLOCK_SIZE ;
 8003210:	89fb      	ldrh	r3, [r7, #14]
 8003212:	334b      	adds	r3, #75	; 0x4b
 8003214:	81fb      	strh	r3, [r7, #14]
	while (count > 0) {
 8003216:	7b7b      	ldrb	r3, [r7, #13]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ab      	bne.n	8003174 <DrawNextBlock+0x44>
	}
}
 800321c:	bf00      	nop
 800321e:	bf00      	nop
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	bd90      	pop	{r4, r7, pc}
 8003226:	bf00      	nop
 8003228:	20000094 	.word	0x20000094
 800322c:	20000004 	.word	0x20000004
 8003230:	20000084 	.word	0x20000084

08003234 <DrawSidebar>:

void DrawSidebar(void) {
 8003234:	b590      	push	{r4, r7, lr}
 8003236:	b085      	sub	sp, #20
 8003238:	af02      	add	r7, sp, #8
    // Nt Menu (3 gch)
    uint16_t mx = SIDEBAR_X + 15;
 800323a:	23a5      	movs	r3, #165	; 0xa5
 800323c:	807b      	strh	r3, [r7, #2]
    uint16_t my = OFFSET_Y + 10;
 800323e:	2314      	movs	r3, #20
 8003240:	803b      	strh	r3, [r7, #0]
    for(int i = 0; i < 3; i++) {
 8003242:	2300      	movs	r3, #0
 8003244:	607b      	str	r3, [r7, #4]
 8003246:	e022      	b.n	800328e <DrawSidebar+0x5a>
        lcd_Fill(mx, my + i*6, mx + 20, my + i*6 + 3, 0x7BEF); // Mu xm
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	b29b      	uxth	r3, r3
 800324c:	461a      	mov	r2, r3
 800324e:	0052      	lsls	r2, r2, #1
 8003250:	4413      	add	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	883b      	ldrh	r3, [r7, #0]
 8003258:	4413      	add	r3, r2
 800325a:	b299      	uxth	r1, r3
 800325c:	887b      	ldrh	r3, [r7, #2]
 800325e:	3314      	adds	r3, #20
 8003260:	b29c      	uxth	r4, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	b29b      	uxth	r3, r3
 8003266:	461a      	mov	r2, r3
 8003268:	0052      	lsls	r2, r2, #1
 800326a:	4413      	add	r3, r2
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	883b      	ldrh	r3, [r7, #0]
 8003272:	4413      	add	r3, r2
 8003274:	b29b      	uxth	r3, r3
 8003276:	3303      	adds	r3, #3
 8003278:	b29b      	uxth	r3, r3
 800327a:	8878      	ldrh	r0, [r7, #2]
 800327c:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8003280:	9200      	str	r2, [sp, #0]
 8003282:	4622      	mov	r2, r4
 8003284:	f7fe fc92 	bl	8001bac <lcd_Fill>
    for(int i = 0; i < 3; i++) {
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3301      	adds	r3, #1
 800328c:	607b      	str	r3, [r7, #4]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b02      	cmp	r3, #2
 8003292:	ddd9      	ble.n	8003248 <DrawSidebar+0x14>
    }

    // SCORE
    DrawPixelString("SCORE", SIDEBAR_X + 10, OFFSET_Y + 50, 2, C_TXT_LBL);
 8003294:	f648 4393 	movw	r3, #35987	; 0x8c93
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	2302      	movs	r3, #2
 800329c:	223c      	movs	r2, #60	; 0x3c
 800329e:	21a0      	movs	r1, #160	; 0xa0
 80032a0:	4811      	ldr	r0, [pc, #68]	; (80032e8 <DrawSidebar+0xb4>)
 80032a2:	f7ff fd4b 	bl	8002d3c <DrawPixelString>

    // NEXT BOX
    DrawPixelString("NEXT", SIDEBAR_X + 10, OFFSET_Y + 120, 2, C_TXT_LBL);
 80032a6:	f648 4393 	movw	r3, #35987	; 0x8c93
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	2302      	movs	r3, #2
 80032ae:	2282      	movs	r2, #130	; 0x82
 80032b0:	21a0      	movs	r1, #160	; 0xa0
 80032b2:	480e      	ldr	r0, [pc, #56]	; (80032ec <DrawSidebar+0xb8>)
 80032b4:	f7ff fd42 	bl	8002d3c <DrawPixelString>

    lcd_Fill(NEXTBOX_X, NEXTBOX_Y, NEXTBOX_X + NEXTBOX_W - 1, NEXTBOX_Y + NEXTBOX_H - 1, C_NEXT_BG);
 80032b8:	f241 1364 	movw	r3, #4452	; 0x1164
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	f240 1335 	movw	r3, #309	; 0x135
 80032c2:	22ea      	movs	r2, #234	; 0xea
 80032c4:	2191      	movs	r1, #145	; 0x91
 80032c6:	20a0      	movs	r0, #160	; 0xa0
 80032c8:	f7fe fc70 	bl	8001bac <lcd_Fill>
    lcd_DrawRectangle(NEXTBOX_X, NEXTBOX_Y, NEXTBOX_X + NEXTBOX_W - 1, NEXTBOX_Y + NEXTBOX_H - 1, C_GRID);
 80032cc:	f641 1325 	movw	r3, #6437	; 0x1925
 80032d0:	9300      	str	r3, [sp, #0]
 80032d2:	f240 1335 	movw	r3, #309	; 0x135
 80032d6:	22ea      	movs	r2, #234	; 0xea
 80032d8:	2191      	movs	r1, #145	; 0x91
 80032da:	20a0      	movs	r0, #160	; 0xa0
 80032dc:	f7fe fd37 	bl	8001d4e <lcd_DrawRectangle>
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd90      	pop	{r4, r7, pc}
 80032e8:	0800ace4 	.word	0x0800ace4
 80032ec:	0800acec 	.word	0x0800acec

080032f0 <DrawGrid>:

void DrawGrid(void) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af02      	add	r7, sp, #8
    // V li
    for (int i = 0; i <= COLS; i++) {
 80032f6:	2300      	movs	r3, #0
 80032f8:	607b      	str	r3, [r7, #4]
 80032fa:	e016      	b.n	800332a <DrawGrid+0x3a>
        lcd_DrawLine(i * BLOCK_SIZE, OFFSET_Y, i * BLOCK_SIZE, OFFSET_Y + ROWS * BLOCK_SIZE, C_GRID);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	b29b      	uxth	r3, r3
 8003300:	461a      	mov	r2, r3
 8003302:	0112      	lsls	r2, r2, #4
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	b298      	uxth	r0, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	b29b      	uxth	r3, r3
 800330c:	461a      	mov	r2, r3
 800330e:	0112      	lsls	r2, r2, #4
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	b29a      	uxth	r2, r3
 8003314:	f641 1325 	movw	r3, #6437	; 0x1925
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	f44f 739b 	mov.w	r3, #310	; 0x136
 800331e:	210a      	movs	r1, #10
 8003320:	f7fe fc91 	bl	8001c46 <lcd_DrawLine>
    for (int i = 0; i <= COLS; i++) {
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3301      	adds	r3, #1
 8003328:	607b      	str	r3, [r7, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b0a      	cmp	r3, #10
 800332e:	dde5      	ble.n	80032fc <DrawGrid+0xc>
    }
    for (int i = 0; i <= ROWS; i++) {
 8003330:	2300      	movs	r3, #0
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	e019      	b.n	800336a <DrawGrid+0x7a>
        lcd_DrawLine(0, OFFSET_Y + i * BLOCK_SIZE, COLS * BLOCK_SIZE, OFFSET_Y + i * BLOCK_SIZE, C_GRID);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	b29b      	uxth	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	0112      	lsls	r2, r2, #4
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	b29b      	uxth	r3, r3
 8003342:	330a      	adds	r3, #10
 8003344:	b299      	uxth	r1, r3
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	b29b      	uxth	r3, r3
 800334a:	461a      	mov	r2, r3
 800334c:	0112      	lsls	r2, r2, #4
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	b29b      	uxth	r3, r3
 8003352:	330a      	adds	r3, #10
 8003354:	b29b      	uxth	r3, r3
 8003356:	f641 1225 	movw	r2, #6437	; 0x1925
 800335a:	9200      	str	r2, [sp, #0]
 800335c:	2296      	movs	r2, #150	; 0x96
 800335e:	2000      	movs	r0, #0
 8003360:	f7fe fc71 	bl	8001c46 <lcd_DrawLine>
    for (int i = 0; i <= ROWS; i++) {
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	3301      	adds	r3, #1
 8003368:	603b      	str	r3, [r7, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b14      	cmp	r3, #20
 800336e:	dde2      	ble.n	8003336 <DrawGrid+0x46>
    }
}
 8003370:	bf00      	nop
 8003372:	bf00      	nop
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <Render_MenuState>:

// --- HM V MN HNH CHO CC TRNG THI ---
void Render_MenuState(void) {
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af02      	add	r7, sp, #8
    lcd_Clear(C_BG);
 8003382:	f640 0062 	movw	r0, #2146	; 0x862
 8003386:	f7fe fbdf 	bl	8001b48 <lcd_Clear>
    DrawLogo(MENU_GAMELOGO_X, MENU_GAMELOGO_Y, 6);
 800338a:	2206      	movs	r2, #6
 800338c:	2178      	movs	r1, #120	; 0x78
 800338e:	200f      	movs	r0, #15
 8003390:	f7ff fd50 	bl	8002e34 <DrawLogo>

    lcd_show_picture(MENU_BKLOGO_X, MENU_BKLOGO_Y, 90, 90, gImageLogo); // Logo Bach Khoa
 8003394:	4b24      	ldr	r3, [pc, #144]	; (8003428 <Render_MenuState+0xac>)
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	235a      	movs	r3, #90	; 0x5a
 800339a:	225a      	movs	r2, #90	; 0x5a
 800339c:	210a      	movs	r1, #10
 800339e:	204b      	movs	r0, #75	; 0x4b
 80033a0:	f7ff f8bc 	bl	800251c <lcd_show_picture>
//    lcd_show_picture(MENU_BKLOGO_X, MENU_BKLOGO_Y, 60, 60, gImageLogo); // Logo Bach Khoa

    DrawPixelString("HIGH SCORE", MENU_HISCORE_X, MENU_HISCORE_Y, 2, 0xFFE0); // Mu vng
 80033a4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	2302      	movs	r3, #2
 80033ac:	22aa      	movs	r2, #170	; 0xaa
 80033ae:	213c      	movs	r1, #60	; 0x3c
 80033b0:	481e      	ldr	r0, [pc, #120]	; (800342c <Render_MenuState+0xb0>)
 80033b2:	f7ff fcc3 	bl	8002d3c <DrawPixelString>
    uint16_t scoreX = (highScore > 999) ? 95 : 105;
 80033b6:	4b1e      	ldr	r3, [pc, #120]	; (8003430 <Render_MenuState+0xb4>)
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033be:	d301      	bcc.n	80033c4 <Render_MenuState+0x48>
 80033c0:	235f      	movs	r3, #95	; 0x5f
 80033c2:	e000      	b.n	80033c6 <Render_MenuState+0x4a>
 80033c4:	2369      	movs	r3, #105	; 0x69
 80033c6:	80fb      	strh	r3, [r7, #6]
    DrawPixelNum(highScore, scoreX, MENU_HISCORE_Y + 20, 3, C_TXT_VAL);
 80033c8:	4b19      	ldr	r3, [pc, #100]	; (8003430 <Render_MenuState+0xb4>)
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	4618      	mov	r0, r3
 80033ce:	88f9      	ldrh	r1, [r7, #6]
 80033d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033d4:	9300      	str	r3, [sp, #0]
 80033d6:	2303      	movs	r3, #3
 80033d8:	22be      	movs	r2, #190	; 0xbe
 80033da:	f7ff fd07 	bl	8002dec <DrawPixelNum>

    DrawButton(btnStart, "START");
 80033de:	4a15      	ldr	r2, [pc, #84]	; (8003434 <Render_MenuState+0xb8>)
 80033e0:	4b15      	ldr	r3, [pc, #84]	; (8003438 <Render_MenuState+0xbc>)
 80033e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80033e4:	f7ff fd5c 	bl	8002ea0 <DrawButton>

    uint16_t authorY = btnStart.y + btnStart.h + 20;
 80033e8:	4b12      	ldr	r3, [pc, #72]	; (8003434 <Render_MenuState+0xb8>)
 80033ea:	885a      	ldrh	r2, [r3, #2]
 80033ec:	4b11      	ldr	r3, [pc, #68]	; (8003434 <Render_MenuState+0xb8>)
 80033ee:	88db      	ldrh	r3, [r3, #6]
 80033f0:	4413      	add	r3, r2
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	3314      	adds	r3, #20
 80033f6:	80bb      	strh	r3, [r7, #4]
    DrawPixelString("DESIGNED BY", 10, authorY, 2, RED);
 80033f8:	88ba      	ldrh	r2, [r7, #4]
 80033fa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	2302      	movs	r3, #2
 8003402:	210a      	movs	r1, #10
 8003404:	480d      	ldr	r0, [pc, #52]	; (800343c <Render_MenuState+0xc0>)
 8003406:	f7ff fc99 	bl	8002d3c <DrawPixelString>
    DrawPixelString("TRAN NHAT MINH", 40, authorY + 20, 2, RED);
 800340a:	88bb      	ldrh	r3, [r7, #4]
 800340c:	3314      	adds	r3, #20
 800340e:	b29a      	uxth	r2, r3
 8003410:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	2302      	movs	r3, #2
 8003418:	2128      	movs	r1, #40	; 0x28
 800341a:	4809      	ldr	r0, [pc, #36]	; (8003440 <Render_MenuState+0xc4>)
 800341c:	f7ff fc8e 	bl	8002d3c <DrawPixelString>
}
 8003420:	bf00      	nop
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	0800ddb0 	.word	0x0800ddb0
 800342c:	0800acf4 	.word	0x0800acf4
 8003430:	2000040a 	.word	0x2000040a
 8003434:	200000a4 	.word	0x200000a4
 8003438:	0800ad00 	.word	0x0800ad00
 800343c:	0800ad08 	.word	0x0800ad08
 8003440:	0800ad14 	.word	0x0800ad14

08003444 <Render_StartState>:

void Render_StartState() {
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af02      	add	r7, sp, #8
	lcd_Clear(C_BG);
 800344a:	f640 0062 	movw	r0, #2146	; 0x862
 800344e:	f7fe fb7b 	bl	8001b48 <lcd_Clear>
	DrawGrid();
 8003452:	f7ff ff4d 	bl	80032f0 <DrawGrid>
	DrawSidebar();
 8003456:	f7ff feed 	bl	8003234 <DrawSidebar>
	DRAW_SCORE();
 800345a:	f640 0362 	movw	r3, #2146	; 0x862
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	235a      	movs	r3, #90	; 0x5a
 8003462:	22f0      	movs	r2, #240	; 0xf0
 8003464:	214b      	movs	r1, #75	; 0x4b
 8003466:	20a0      	movs	r0, #160	; 0xa0
 8003468:	f7fe fba0 	bl	8001bac <lcd_Fill>
 800346c:	4b06      	ldr	r3, [pc, #24]	; (8003488 <Render_StartState+0x44>)
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	2302      	movs	r3, #2
 800347a:	224b      	movs	r2, #75	; 0x4b
 800347c:	21a0      	movs	r1, #160	; 0xa0
 800347e:	f7ff fcb5 	bl	8002dec <DrawPixelNum>
}
 8003482:	bf00      	nop
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	20000408 	.word	0x20000408

0800348c <Render_PlayingState>:

void Render_PlayingState(void) {
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0

	Render_StartState();
 8003490:	f7ff ffd8 	bl	8003444 <Render_StartState>

    DrawNextBlock();
 8003494:	f7ff fe4c 	bl	8003130 <DrawNextBlock>
    DrawCellMap();
 8003498:	f7ff fe02 	bl	80030a0 <DrawCellMap>
    DrawBlock(&currentBlock, 0); // V Block ang ri
 800349c:	2100      	movs	r1, #0
 800349e:	4802      	ldr	r0, [pc, #8]	; (80034a8 <Render_PlayingState+0x1c>)
 80034a0:	f7ff fdd0 	bl	8003044 <DrawBlock>
}
 80034a4:	bf00      	nop
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	2000059c 	.word	0x2000059c

080034ac <Render_PausedState>:

void Render_PausedState(void) {
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af02      	add	r7, sp, #8
    // 1. V li trng thi game ang chi ( lm nn)
    // 2. Tnh ton v tr hp thoi (Cn gia mn hnh 240x320)
    // 3. V hp thoi
    DrawDialogBox(PAUSE_BOX_X, PAUSE_BOX_Y, PAUSE_BOX_W, PAUSE_BOX_H);
 80034b2:	2382      	movs	r3, #130	; 0x82
 80034b4:	22a0      	movs	r2, #160	; 0xa0
 80034b6:	215f      	movs	r1, #95	; 0x5f
 80034b8:	2028      	movs	r0, #40	; 0x28
 80034ba:	f7ff fd4c 	bl	8002f56 <DrawDialogBox>

    // 4. V tiu  "PAUSED"
    // Cn gia text: boxX + (boxW - text_width)/2. Text width "PAUSED" size 2 ~= 70px
    DrawPixelString("PAUSED", PAUSE_BOX_X + 45, PAUSE_BOX_Y + 15, 2, C_TXT_VAL);
 80034be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	2302      	movs	r3, #2
 80034c6:	226e      	movs	r2, #110	; 0x6e
 80034c8:	2155      	movs	r1, #85	; 0x55
 80034ca:	480e      	ldr	r0, [pc, #56]	; (8003504 <Render_PausedState+0x58>)
 80034cc:	f7ff fc36 	bl	8002d3c <DrawPixelString>

    // 5. Cp nht v tr v v cc nt
    // Nt Resume
    btnResume.x = PAUSE_BOX_X + 20; // Cn gia hp: 40 + (160-120)/2 = 60
 80034d0:	4b0d      	ldr	r3, [pc, #52]	; (8003508 <Render_PausedState+0x5c>)
 80034d2:	223c      	movs	r2, #60	; 0x3c
 80034d4:	801a      	strh	r2, [r3, #0]
    btnResume.y = PAUSE_BOX_Y + 50;
 80034d6:	4b0c      	ldr	r3, [pc, #48]	; (8003508 <Render_PausedState+0x5c>)
 80034d8:	2291      	movs	r2, #145	; 0x91
 80034da:	805a      	strh	r2, [r3, #2]
    DrawButton(btnResume, "RESUME");
 80034dc:	4a0a      	ldr	r2, [pc, #40]	; (8003508 <Render_PausedState+0x5c>)
 80034de:	4b0b      	ldr	r3, [pc, #44]	; (800350c <Render_PausedState+0x60>)
 80034e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80034e2:	f7ff fcdd 	bl	8002ea0 <DrawButton>

    // Nt Restart
    btnRestart.x = PAUSE_BOX_X + 20;
 80034e6:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <Render_PausedState+0x64>)
 80034e8:	223c      	movs	r2, #60	; 0x3c
 80034ea:	801a      	strh	r2, [r3, #0]
    btnRestart.y = PAUSE_BOX_Y + 90;
 80034ec:	4b08      	ldr	r3, [pc, #32]	; (8003510 <Render_PausedState+0x64>)
 80034ee:	22b9      	movs	r2, #185	; 0xb9
 80034f0:	805a      	strh	r2, [r3, #2]
    DrawButton(btnRestart, "RESTART");
 80034f2:	4a07      	ldr	r2, [pc, #28]	; (8003510 <Render_PausedState+0x64>)
 80034f4:	4b07      	ldr	r3, [pc, #28]	; (8003514 <Render_PausedState+0x68>)
 80034f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80034f8:	f7ff fcd2 	bl	8002ea0 <DrawButton>
}
 80034fc:	bf00      	nop
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	0800ad24 	.word	0x0800ad24
 8003508:	200000b0 	.word	0x200000b0
 800350c:	0800ad2c 	.word	0x0800ad2c
 8003510:	200000bc 	.word	0x200000bc
 8003514:	0800ad34 	.word	0x0800ad34

08003518 <Render_GameOverState>:

void Render_GameOverState(void) {
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af02      	add	r7, sp, #8
    // 1. V li trng thi game cui cng lm nn
    // 2. Hp thoi cao hn mt cht  cha im s
    // 3. V hp thoi
    DrawDialogBox(GO_BOX_X, GO_BOX_Y, GO_BOX_W, GO_BOX_H);
 800351e:	23a0      	movs	r3, #160	; 0xa0
 8003520:	22a0      	movs	r2, #160	; 0xa0
 8003522:	2150      	movs	r1, #80	; 0x50
 8003524:	2028      	movs	r0, #40	; 0x28
 8003526:	f7ff fd16 	bl	8002f56 <DrawDialogBox>

    // 4. Tiu  "GAME OVER" (Mu )
    DrawPixelString("GAME OVER", GO_BOX_X + 30, GO_BOX_Y + 15, 2, C_BTN_RED);
 800352a:	f24e 2367 	movw	r3, #57959	; 0xe267
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	2302      	movs	r3, #2
 8003532:	225f      	movs	r2, #95	; 0x5f
 8003534:	2146      	movs	r1, #70	; 0x46
 8003536:	4818      	ldr	r0, [pc, #96]	; (8003598 <Render_GameOverState+0x80>)
 8003538:	f7ff fc00 	bl	8002d3c <DrawPixelString>

    // 5. Hin th im s cui cng
//    DrawPixelString("SCORE", GO_BOX_X + 50, GO_BOX_Y + 35, 2, C_TXT_LBL);

    // Cn gia s im (c lng ty s ch s,  y cn cho 3-4 ch s)
    uint16_t scoreX = (score > 999) ? GO_BOX_X + 55 : GO_BOX_X + 65;
 800353c:	4b17      	ldr	r3, [pc, #92]	; (800359c <Render_GameOverState+0x84>)
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003544:	d301      	bcc.n	800354a <Render_GameOverState+0x32>
 8003546:	235f      	movs	r3, #95	; 0x5f
 8003548:	e000      	b.n	800354c <Render_GameOverState+0x34>
 800354a:	2369      	movs	r3, #105	; 0x69
 800354c:	80fb      	strh	r3, [r7, #6]
    DrawPixelNum(score, scoreX, GO_BOX_Y + 40, 2, C_TXT_VAL);
 800354e:	4b13      	ldr	r3, [pc, #76]	; (800359c <Render_GameOverState+0x84>)
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	88f9      	ldrh	r1, [r7, #6]
 8003556:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	2302      	movs	r3, #2
 800355e:	2278      	movs	r2, #120	; 0x78
 8003560:	f7ff fc44 	bl	8002dec <DrawPixelNum>

    // 6. Nt Restart (Dng li nt btnRestart)
    btnResume.x = GO_BOX_X + 20;
 8003564:	4b0e      	ldr	r3, [pc, #56]	; (80035a0 <Render_GameOverState+0x88>)
 8003566:	223c      	movs	r2, #60	; 0x3c
 8003568:	801a      	strh	r2, [r3, #0]
    btnResume.y = GO_BOX_Y + 70;
 800356a:	4b0d      	ldr	r3, [pc, #52]	; (80035a0 <Render_GameOverState+0x88>)
 800356c:	2296      	movs	r2, #150	; 0x96
 800356e:	805a      	strh	r2, [r3, #2]
    DrawButton(btnResume, "RESTART");
 8003570:	4a0b      	ldr	r2, [pc, #44]	; (80035a0 <Render_GameOverState+0x88>)
 8003572:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <Render_GameOverState+0x8c>)
 8003574:	ca07      	ldmia	r2, {r0, r1, r2}
 8003576:	f7ff fc93 	bl	8002ea0 <DrawButton>

    btnRestart.x = GO_BOX_X + 20;
 800357a:	4b0b      	ldr	r3, [pc, #44]	; (80035a8 <Render_GameOverState+0x90>)
 800357c:	223c      	movs	r2, #60	; 0x3c
 800357e:	801a      	strh	r2, [r3, #0]
    btnRestart.y = GO_BOX_Y + 110;
 8003580:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <Render_GameOverState+0x90>)
 8003582:	22be      	movs	r2, #190	; 0xbe
 8003584:	805a      	strh	r2, [r3, #2]
    DrawButton(btnRestart, "QUIT");
 8003586:	4a08      	ldr	r2, [pc, #32]	; (80035a8 <Render_GameOverState+0x90>)
 8003588:	4b08      	ldr	r3, [pc, #32]	; (80035ac <Render_GameOverState+0x94>)
 800358a:	ca07      	ldmia	r2, {r0, r1, r2}
 800358c:	f7ff fc88 	bl	8002ea0 <DrawButton>
}
 8003590:	bf00      	nop
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	0800ad3c 	.word	0x0800ad3c
 800359c:	20000408 	.word	0x20000408
 80035a0:	200000b0 	.word	0x200000b0
 80035a4:	0800ad34 	.word	0x0800ad34
 80035a8:	200000bc 	.word	0x200000bc
 80035ac:	0800ad48 	.word	0x0800ad48

080035b0 <pop_front>:

// ------------- HM PH TR ------------------
int pop_front(NextQueue* this) {
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
	if(this->num == 0) return -1;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	78db      	ldrb	r3, [r3, #3]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d102      	bne.n	80035c6 <pop_front+0x16>
 80035c0:	f04f 33ff 	mov.w	r3, #4294967295
 80035c4:	e019      	b.n	80035fa <pop_front+0x4a>
	BlockType ret = this->queue[this->headIndex];
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	789b      	ldrb	r3, [r3, #2]
 80035ca:	461a      	mov	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	5c9b      	ldrb	r3, [r3, r2]
 80035d0:	73fb      	strb	r3, [r7, #15]
	if(++this->headIndex >= NUM_NEXTBLOCK) this->headIndex = 0;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	789b      	ldrb	r3, [r3, #2]
 80035d6:	3301      	adds	r3, #1
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	709a      	strb	r2, [r3, #2]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	789b      	ldrb	r3, [r3, #2]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d902      	bls.n	80035ec <pop_front+0x3c>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	709a      	strb	r2, [r3, #2]
	this->num--;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	78db      	ldrb	r3, [r3, #3]
 80035f0:	3b01      	subs	r3, #1
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	70da      	strb	r2, [r3, #3]
	return ret;
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <push_back>:

int push_back(NextQueue* this, BlockType type) {
 8003606:	b480      	push	{r7}
 8003608:	b085      	sub	sp, #20
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	460b      	mov	r3, r1
 8003610:	70fb      	strb	r3, [r7, #3]
	if(this->num == NUM_NEXTBLOCK) return -1;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	78db      	ldrb	r3, [r3, #3]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d102      	bne.n	8003620 <push_back+0x1a>
 800361a:	f04f 33ff 	mov.w	r3, #4294967295
 800361e:	e016      	b.n	800364e <push_back+0x48>
	uint8_t nextSlot = this->headIndex + this->num;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	789a      	ldrb	r2, [r3, #2]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	78db      	ldrb	r3, [r3, #3]
 8003628:	4413      	add	r3, r2
 800362a:	73fb      	strb	r3, [r7, #15]
	if(nextSlot >= NUM_NEXTBLOCK) nextSlot -= NUM_NEXTBLOCK;
 800362c:	7bfb      	ldrb	r3, [r7, #15]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d902      	bls.n	8003638 <push_back+0x32>
 8003632:	7bfb      	ldrb	r3, [r7, #15]
 8003634:	3b02      	subs	r3, #2
 8003636:	73fb      	strb	r3, [r7, #15]
	this->queue[nextSlot] = type;
 8003638:	7bfb      	ldrb	r3, [r7, #15]
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	78f9      	ldrb	r1, [r7, #3]
 800363e:	54d1      	strb	r1, [r2, r3]
	this->num++;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	78db      	ldrb	r3, [r3, #3]
 8003644:	3301      	adds	r3, #1
 8003646:	b2da      	uxtb	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	70da      	strb	r2, [r3, #3]
	return 0;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3714      	adds	r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr

0800365a <Get_Random_Range>:

    // 4. Ci t ht ging cho b sinh s ngu nhin
    srand(seed_value);
}

int Get_Random_Range(int min, int max) {
 800365a:	b580      	push	{r7, lr}
 800365c:	b082      	sub	sp, #8
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
 8003662:	6039      	str	r1, [r7, #0]
    return min + rand() % (max - min + 1);
 8003664:	f006 f81c 	bl	80096a0 <rand>
 8003668:	4602      	mov	r2, r0
 800366a:	6839      	ldr	r1, [r7, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	1acb      	subs	r3, r1, r3
 8003670:	3301      	adds	r3, #1
 8003672:	fb92 f1f3 	sdiv	r1, r2, r3
 8003676:	fb01 f303 	mul.w	r3, r1, r3
 800367a:	1ad2      	subs	r2, r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4413      	add	r3, r2
}
 8003680:	4618      	mov	r0, r3
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <resetButton>:

static void resetButton() {
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 5; i++) {
 800368e:	2300      	movs	r3, #0
 8003690:	71fb      	strb	r3, [r7, #7]
 8003692:	e00a      	b.n	80036aa <resetButton+0x22>
		isButtonPressed(i);
 8003694:	79fb      	ldrb	r3, [r7, #7]
 8003696:	4618      	mov	r0, r3
 8003698:	f7fd fe5a 	bl	8001350 <isButtonPressed>
		isButtonLongPressed(i);
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fd fe70 	bl	8001384 <isButtonLongPressed>
	for(uint8_t i = 0; i < 5; i++) {
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	3301      	adds	r3, #1
 80036a8:	71fb      	strb	r3, [r7, #7]
 80036aa:	79fb      	ldrb	r3, [r7, #7]
 80036ac:	2b04      	cmp	r3, #4
 80036ae:	d9f1      	bls.n	8003694 <resetButton+0xc>
	}
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
	...

080036bc <clearBitField>:

static void clearBitField() {
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < ROWS; i++)
 80036c2:	2300      	movs	r3, #0
 80036c4:	71fb      	strb	r3, [r7, #7]
 80036c6:	e016      	b.n	80036f6 <clearBitField+0x3a>
		for(uint8_t j = 0; j < COLS; j++)
 80036c8:	2300      	movs	r3, #0
 80036ca:	71bb      	strb	r3, [r7, #6]
 80036cc:	e00d      	b.n	80036ea <clearBitField+0x2e>
			field[i][j] = 0;
 80036ce:	79fa      	ldrb	r2, [r7, #7]
 80036d0:	79b9      	ldrb	r1, [r7, #6]
 80036d2:	480e      	ldr	r0, [pc, #56]	; (800370c <clearBitField+0x50>)
 80036d4:	4613      	mov	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4413      	add	r3, r2
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	440b      	add	r3, r1
 80036de:	2200      	movs	r2, #0
 80036e0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		for(uint8_t j = 0; j < COLS; j++)
 80036e4:	79bb      	ldrb	r3, [r7, #6]
 80036e6:	3301      	adds	r3, #1
 80036e8:	71bb      	strb	r3, [r7, #6]
 80036ea:	79bb      	ldrb	r3, [r7, #6]
 80036ec:	2b09      	cmp	r3, #9
 80036ee:	d9ee      	bls.n	80036ce <clearBitField+0x12>
	for(uint8_t i = 0; i < ROWS; i++)
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	3301      	adds	r3, #1
 80036f4:	71fb      	strb	r3, [r7, #7]
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	2b13      	cmp	r3, #19
 80036fa:	d9e5      	bls.n	80036c8 <clearBitField+0xc>
}
 80036fc:	bf00      	nop
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	2000040c 	.word	0x2000040c

08003710 <spawnBlock>:

static void spawnBlock() {
 8003710:	b5b0      	push	{r4, r5, r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
	 int temp = nextBlocks.pop_front(&nextBlocks);
 8003716:	4b20      	ldr	r3, [pc, #128]	; (8003798 <spawnBlock+0x88>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	481f      	ldr	r0, [pc, #124]	; (8003798 <spawnBlock+0x88>)
 800371c:	4798      	blx	r3
 800371e:	6038      	str	r0, [r7, #0]
	 if(temp != -1) currentBlock = blockSet[temp];
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003726:	d010      	beq.n	800374a <spawnBlock+0x3a>
 8003728:	481c      	ldr	r0, [pc, #112]	; (800379c <spawnBlock+0x8c>)
 800372a:	491d      	ldr	r1, [pc, #116]	; (80037a0 <spawnBlock+0x90>)
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4413      	add	r3, r2
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	440b      	add	r3, r1
 8003738:	4604      	mov	r4, r0
 800373a:	461d      	mov	r5, r3
 800373c:	6828      	ldr	r0, [r5, #0]
 800373e:	6869      	ldr	r1, [r5, #4]
 8003740:	68aa      	ldr	r2, [r5, #8]
 8003742:	68eb      	ldr	r3, [r5, #12]
 8003744:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003746:	8a2b      	ldrh	r3, [r5, #16]
 8003748:	8023      	strh	r3, [r4, #0]

	 nextBlocks.push_back(&nextBlocks, rnd);
 800374a:	4b13      	ldr	r3, [pc, #76]	; (8003798 <spawnBlock+0x88>)
 800374c:	689c      	ldr	r4, [r3, #8]
 800374e:	2106      	movs	r1, #6
 8003750:	2000      	movs	r0, #0
 8003752:	f7ff ff82 	bl	800365a <Get_Random_Range>
 8003756:	4603      	mov	r3, r0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	4619      	mov	r1, r3
 800375c:	480e      	ldr	r0, [pc, #56]	; (8003798 <spawnBlock+0x88>)
 800375e:	47a0      	blx	r4

	 for(uint8_t i = 0; i < 4; i++) currentBlock.part[i].x += 3;
 8003760:	2300      	movs	r3, #0
 8003762:	71fb      	strb	r3, [r7, #7]
 8003764:	e00f      	b.n	8003786 <spawnBlock+0x76>
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	4a0c      	ldr	r2, [pc, #48]	; (800379c <spawnBlock+0x8c>)
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4413      	add	r3, r2
 800376e:	885a      	ldrh	r2, [r3, #2]
 8003770:	79fb      	ldrb	r3, [r7, #7]
 8003772:	3203      	adds	r2, #3
 8003774:	b291      	uxth	r1, r2
 8003776:	4a09      	ldr	r2, [pc, #36]	; (800379c <spawnBlock+0x8c>)
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4413      	add	r3, r2
 800377c:	460a      	mov	r2, r1
 800377e:	805a      	strh	r2, [r3, #2]
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	3301      	adds	r3, #1
 8003784:	71fb      	strb	r3, [r7, #7]
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d9ec      	bls.n	8003766 <spawnBlock+0x56>
}
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bdb0      	pop	{r4, r5, r7, pc}
 8003796:	bf00      	nop
 8003798:	20000094 	.word	0x20000094
 800379c:	2000059c 	.word	0x2000059c
 80037a0:	20000004 	.word	0x20000004

080037a4 <check_and_update_newPos>:

static uint8_t check_and_update_newPos() {
 80037a4:	b480      	push	{r7}
 80037a6:	b089      	sub	sp, #36	; 0x24
 80037a8:	af00      	add	r7, sp, #0
	Point pointSet[4];
// Check
	if(!rotate) {
 80037aa:	4b82      	ldr	r3, [pc, #520]	; (80039b4 <check_and_update_newPos+0x210>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d163      	bne.n	800387a <check_and_update_newPos+0xd6>
		for(uint8_t i = 0; i < 4; i++) {
 80037b2:	2300      	movs	r3, #0
 80037b4:	77fb      	strb	r3, [r7, #31]
 80037b6:	e05c      	b.n	8003872 <check_and_update_newPos+0xce>
			pointSet[i] = currentBlock.part[i];
 80037b8:	7ffb      	ldrb	r3, [r7, #31]
 80037ba:	7ffa      	ldrb	r2, [r7, #31]
 80037bc:	0092      	lsls	r2, r2, #2
 80037be:	3220      	adds	r2, #32
 80037c0:	443a      	add	r2, r7
 80037c2:	497d      	ldr	r1, [pc, #500]	; (80039b8 <check_and_update_newPos+0x214>)
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	440b      	add	r3, r1
 80037c8:	3a1c      	subs	r2, #28
 80037ca:	3302      	adds	r3, #2
 80037cc:	6818      	ldr	r0, [r3, #0]
 80037ce:	6010      	str	r0, [r2, #0]
			pointSet[i].x += dx;
 80037d0:	7ffb      	ldrb	r3, [r7, #31]
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	3320      	adds	r3, #32
 80037d6:	443b      	add	r3, r7
 80037d8:	f833 1c1c 	ldrh.w	r1, [r3, #-28]
 80037dc:	4b77      	ldr	r3, [pc, #476]	; (80039bc <check_and_update_newPos+0x218>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	7ffb      	ldrb	r3, [r7, #31]
 80037e4:	440a      	add	r2, r1
 80037e6:	b292      	uxth	r2, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	3320      	adds	r3, #32
 80037ec:	443b      	add	r3, r7
 80037ee:	f823 2c1c 	strh.w	r2, [r3, #-28]
			pointSet[i].y += dy;
 80037f2:	7ffb      	ldrb	r3, [r7, #31]
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	3320      	adds	r3, #32
 80037f8:	443b      	add	r3, r7
 80037fa:	f833 1c1a 	ldrh.w	r1, [r3, #-26]
 80037fe:	4b70      	ldr	r3, [pc, #448]	; (80039c0 <check_and_update_newPos+0x21c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	b29a      	uxth	r2, r3
 8003804:	7ffb      	ldrb	r3, [r7, #31]
 8003806:	440a      	add	r2, r1
 8003808:	b292      	uxth	r2, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	3320      	adds	r3, #32
 800380e:	443b      	add	r3, r7
 8003810:	f823 2c1a 	strh.w	r2, [r3, #-26]
			if (pointSet[i].x < 0 || pointSet[i].x >= COLS || pointSet[i].y >= ROWS) return 0;
 8003814:	7ffb      	ldrb	r3, [r7, #31]
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	3320      	adds	r3, #32
 800381a:	443b      	add	r3, r7
 800381c:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8003820:	2b09      	cmp	r3, #9
 8003822:	d807      	bhi.n	8003834 <check_and_update_newPos+0x90>
 8003824:	7ffb      	ldrb	r3, [r7, #31]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	3320      	adds	r3, #32
 800382a:	443b      	add	r3, r7
 800382c:	f833 3c1a 	ldrh.w	r3, [r3, #-26]
 8003830:	2b13      	cmp	r3, #19
 8003832:	d901      	bls.n	8003838 <check_and_update_newPos+0x94>
 8003834:	2300      	movs	r3, #0
 8003836:	e0b6      	b.n	80039a6 <check_and_update_newPos+0x202>
			if (field[pointSet[i].y][pointSet[i].x] != 0) return 0;
 8003838:	7ffb      	ldrb	r3, [r7, #31]
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	3320      	adds	r3, #32
 800383e:	443b      	add	r3, r7
 8003840:	f833 3c1a 	ldrh.w	r3, [r3, #-26]
 8003844:	4619      	mov	r1, r3
 8003846:	7ffb      	ldrb	r3, [r7, #31]
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	3320      	adds	r3, #32
 800384c:	443b      	add	r3, r7
 800384e:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8003852:	4618      	mov	r0, r3
 8003854:	4a5b      	ldr	r2, [pc, #364]	; (80039c4 <check_and_update_newPos+0x220>)
 8003856:	460b      	mov	r3, r1
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	440b      	add	r3, r1
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	4403      	add	r3, r0
 8003860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <check_and_update_newPos+0xc8>
 8003868:	2300      	movs	r3, #0
 800386a:	e09c      	b.n	80039a6 <check_and_update_newPos+0x202>
		for(uint8_t i = 0; i < 4; i++) {
 800386c:	7ffb      	ldrb	r3, [r7, #31]
 800386e:	3301      	adds	r3, #1
 8003870:	77fb      	strb	r3, [r7, #31]
 8003872:	7ffb      	ldrb	r3, [r7, #31]
 8003874:	2b03      	cmp	r3, #3
 8003876:	d99f      	bls.n	80037b8 <check_and_update_newPos+0x14>
 8003878:	e073      	b.n	8003962 <check_and_update_newPos+0x1be>
		}
	}
	else {
        Point pivot = currentBlock.part[1];
 800387a:	4a4f      	ldr	r2, [pc, #316]	; (80039b8 <check_and_update_newPos+0x214>)
 800387c:	463b      	mov	r3, r7
 800387e:	3206      	adds	r2, #6
 8003880:	6810      	ldr	r0, [r2, #0]
 8003882:	6018      	str	r0, [r3, #0]
        int x, y;
        for(uint8_t i = 0; i < 4; i++) {
 8003884:	2300      	movs	r3, #0
 8003886:	77bb      	strb	r3, [r7, #30]
 8003888:	e068      	b.n	800395c <check_and_update_newPos+0x1b8>
        	pointSet[i] = currentBlock.part[i];
 800388a:	7fbb      	ldrb	r3, [r7, #30]
 800388c:	7fba      	ldrb	r2, [r7, #30]
 800388e:	0092      	lsls	r2, r2, #2
 8003890:	3220      	adds	r2, #32
 8003892:	443a      	add	r2, r7
 8003894:	4948      	ldr	r1, [pc, #288]	; (80039b8 <check_and_update_newPos+0x214>)
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	440b      	add	r3, r1
 800389a:	3a1c      	subs	r2, #28
 800389c:	3302      	adds	r3, #2
 800389e:	6818      	ldr	r0, [r3, #0]
 80038a0:	6010      	str	r0, [r2, #0]
        	if (i == 1) continue;
 80038a2:	7fbb      	ldrb	r3, [r7, #30]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d055      	beq.n	8003954 <check_and_update_newPos+0x1b0>
            x = pointSet[i].y - pivot.y;
 80038a8:	7fbb      	ldrb	r3, [r7, #30]
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	3320      	adds	r3, #32
 80038ae:	443b      	add	r3, r7
 80038b0:	f833 3c1a 	ldrh.w	r3, [r3, #-26]
 80038b4:	461a      	mov	r2, r3
 80038b6:	887b      	ldrh	r3, [r7, #2]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	61bb      	str	r3, [r7, #24]
            y = pointSet[i].x - pivot.x;
 80038bc:	7fbb      	ldrb	r3, [r7, #30]
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	3320      	adds	r3, #32
 80038c2:	443b      	add	r3, r7
 80038c4:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80038c8:	461a      	mov	r2, r3
 80038ca:	883b      	ldrh	r3, [r7, #0]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	617b      	str	r3, [r7, #20]
            pointSet[i].x = pivot.x - x;
 80038d0:	8839      	ldrh	r1, [r7, #0]
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	7fbb      	ldrb	r3, [r7, #30]
 80038d8:	1a8a      	subs	r2, r1, r2
 80038da:	b292      	uxth	r2, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	3320      	adds	r3, #32
 80038e0:	443b      	add	r3, r7
 80038e2:	f823 2c1c 	strh.w	r2, [r3, #-28]
            pointSet[i].y = pivot.y + y;
 80038e6:	8879      	ldrh	r1, [r7, #2]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	7fbb      	ldrb	r3, [r7, #30]
 80038ee:	440a      	add	r2, r1
 80038f0:	b292      	uxth	r2, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	3320      	adds	r3, #32
 80038f6:	443b      	add	r3, r7
 80038f8:	f823 2c1a 	strh.w	r2, [r3, #-26]
			if (pointSet[i].x < 0 || pointSet[i].x >= COLS || pointSet[i].y >= ROWS) return 0;
 80038fc:	7fbb      	ldrb	r3, [r7, #30]
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	3320      	adds	r3, #32
 8003902:	443b      	add	r3, r7
 8003904:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8003908:	2b09      	cmp	r3, #9
 800390a:	d807      	bhi.n	800391c <check_and_update_newPos+0x178>
 800390c:	7fbb      	ldrb	r3, [r7, #30]
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	3320      	adds	r3, #32
 8003912:	443b      	add	r3, r7
 8003914:	f833 3c1a 	ldrh.w	r3, [r3, #-26]
 8003918:	2b13      	cmp	r3, #19
 800391a:	d901      	bls.n	8003920 <check_and_update_newPos+0x17c>
 800391c:	2300      	movs	r3, #0
 800391e:	e042      	b.n	80039a6 <check_and_update_newPos+0x202>
			if (field[pointSet[i].y][pointSet[i].x] != 0) return 0;
 8003920:	7fbb      	ldrb	r3, [r7, #30]
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	3320      	adds	r3, #32
 8003926:	443b      	add	r3, r7
 8003928:	f833 3c1a 	ldrh.w	r3, [r3, #-26]
 800392c:	4619      	mov	r1, r3
 800392e:	7fbb      	ldrb	r3, [r7, #30]
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	3320      	adds	r3, #32
 8003934:	443b      	add	r3, r7
 8003936:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 800393a:	4618      	mov	r0, r3
 800393c:	4a21      	ldr	r2, [pc, #132]	; (80039c4 <check_and_update_newPos+0x220>)
 800393e:	460b      	mov	r3, r1
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	440b      	add	r3, r1
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	4403      	add	r3, r0
 8003948:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d002      	beq.n	8003956 <check_and_update_newPos+0x1b2>
 8003950:	2300      	movs	r3, #0
 8003952:	e028      	b.n	80039a6 <check_and_update_newPos+0x202>
        	if (i == 1) continue;
 8003954:	bf00      	nop
        for(uint8_t i = 0; i < 4; i++) {
 8003956:	7fbb      	ldrb	r3, [r7, #30]
 8003958:	3301      	adds	r3, #1
 800395a:	77bb      	strb	r3, [r7, #30]
 800395c:	7fbb      	ldrb	r3, [r7, #30]
 800395e:	2b03      	cmp	r3, #3
 8003960:	d993      	bls.n	800388a <check_and_update_newPos+0xe6>
        }
	}
// Update if position is valid
	for(uint8_t i = 0; i < 4; i++) {
 8003962:	2300      	movs	r3, #0
 8003964:	777b      	strb	r3, [r7, #29]
 8003966:	e01a      	b.n	800399e <check_and_update_newPos+0x1fa>
		preBlock.part[i] = currentBlock.part[i];
 8003968:	7f7b      	ldrb	r3, [r7, #29]
 800396a:	7f7a      	ldrb	r2, [r7, #29]
 800396c:	4916      	ldr	r1, [pc, #88]	; (80039c8 <check_and_update_newPos+0x224>)
 800396e:	0092      	lsls	r2, r2, #2
 8003970:	440a      	add	r2, r1
 8003972:	4911      	ldr	r1, [pc, #68]	; (80039b8 <check_and_update_newPos+0x214>)
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	440b      	add	r3, r1
 8003978:	3202      	adds	r2, #2
 800397a:	3302      	adds	r3, #2
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6013      	str	r3, [r2, #0]
		currentBlock.part[i] = pointSet[i];
 8003980:	7f7b      	ldrb	r3, [r7, #29]
 8003982:	7f7a      	ldrb	r2, [r7, #29]
 8003984:	490c      	ldr	r1, [pc, #48]	; (80039b8 <check_and_update_newPos+0x214>)
 8003986:	0092      	lsls	r2, r2, #2
 8003988:	440a      	add	r2, r1
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	3320      	adds	r3, #32
 800398e:	443b      	add	r3, r7
 8003990:	3202      	adds	r2, #2
 8003992:	3b1c      	subs	r3, #28
 8003994:	6818      	ldr	r0, [r3, #0]
 8003996:	6010      	str	r0, [r2, #0]
	for(uint8_t i = 0; i < 4; i++) {
 8003998:	7f7b      	ldrb	r3, [r7, #29]
 800399a:	3301      	adds	r3, #1
 800399c:	777b      	strb	r3, [r7, #29]
 800399e:	7f7b      	ldrb	r3, [r7, #29]
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d9e1      	bls.n	8003968 <check_and_update_newPos+0x1c4>
	}

    return 1;
 80039a4:	2301      	movs	r3, #1
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3724      	adds	r7, #36	; 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	200005cc 	.word	0x200005cc
 80039b8:	2000059c 	.word	0x2000059c
 80039bc:	200005c4 	.word	0x200005c4
 80039c0:	200005c8 	.word	0x200005c8
 80039c4:	2000040c 	.word	0x2000040c
 80039c8:	200005b0 	.word	0x200005b0

080039cc <Playing>:

void Playing()
{
 80039cc:	b590      	push	{r4, r7, lr}
 80039ce:	b08b      	sub	sp, #44	; 0x2c
 80039d0:	af02      	add	r7, sp, #8
	switch(playingState) {
 80039d2:	4b86      	ldr	r3, [pc, #536]	; (8003bec <Playing+0x220>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	3b0a      	subs	r3, #10
 80039d8:	2b03      	cmp	r3, #3
 80039da:	f200 8173 	bhi.w	8003cc4 <Playing+0x2f8>
 80039de:	a201      	add	r2, pc, #4	; (adr r2, 80039e4 <Playing+0x18>)
 80039e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e4:	080039f5 	.word	0x080039f5
 80039e8:	08003a23 	.word	0x08003a23
 80039ec:	08003b4f 	.word	0x08003b4f
 80039f0:	08003cc5 	.word	0x08003cc5
		case STATE_SPAWN:
			spawnBlock();
 80039f4:	f7ff fe8c 	bl	8003710 <spawnBlock>
		    DrawNextBlock();
 80039f8:	f7ff fb9a 	bl	8003130 <DrawNextBlock>
			DrawBlock(&currentBlock, 0);
 80039fc:	2100      	movs	r1, #0
 80039fe:	487c      	ldr	r0, [pc, #496]	; (8003bf0 <Playing+0x224>)
 8003a00:	f7ff fb20 	bl	8003044 <DrawBlock>
			if(!check_and_update_newPos()) {
 8003a04:	f7ff fece 	bl	80037a4 <check_and_update_newPos>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d105      	bne.n	8003a1a <Playing+0x4e>
				Render_GameOverState();
 8003a0e:	f7ff fd83 	bl	8003518 <Render_GameOverState>
				playingState = STATE_STOP_PLAYING;
 8003a12:	4b76      	ldr	r3, [pc, #472]	; (8003bec <Playing+0x220>)
 8003a14:	220d      	movs	r2, #13
 8003a16:	701a      	strb	r2, [r3, #0]
				return;
 8003a18:	e157      	b.n	8003cca <Playing+0x2fe>
			}
//			resetButton();
			playingState = STATE_DROP;
 8003a1a:	4b74      	ldr	r3, [pc, #464]	; (8003bec <Playing+0x220>)
 8003a1c:	220b      	movs	r2, #11
 8003a1e:	701a      	strb	r2, [r3, #0]
			break;
 8003a20:	e153      	b.n	8003cca <Playing+0x2fe>
		case STATE_DROP:
			if(is_timer2flag_set(1)) {
 8003a22:	2001      	movs	r0, #1
 8003a24:	f7fe fec4 	bl	80027b0 <is_timer2flag_set>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00c      	beq.n	8003a48 <Playing+0x7c>
				timer2_set(1, DEF_TIME_DROP);
 8003a2e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003a32:	2001      	movs	r0, #1
 8003a34:	f7fe fe76 	bl	8002724 <timer2_set>
				dy += 1;
 8003a38:	4b6e      	ldr	r3, [pc, #440]	; (8003bf4 <Playing+0x228>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	4a6d      	ldr	r2, [pc, #436]	; (8003bf4 <Playing+0x228>)
 8003a40:	6013      	str	r3, [r2, #0]
				move = 1;
 8003a42:	4b6d      	ldr	r3, [pc, #436]	; (8003bf8 <Playing+0x22c>)
 8003a44:	2201      	movs	r2, #1
 8003a46:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(0) || isButtonLongPressed(0)) { dx -= 1; move = 1; }
 8003a48:	2000      	movs	r0, #0
 8003a4a:	f7fd fc81 	bl	8001350 <isButtonPressed>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d105      	bne.n	8003a60 <Playing+0x94>
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7fd fc95 	bl	8001384 <isButtonLongPressed>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d007      	beq.n	8003a70 <Playing+0xa4>
 8003a60:	4b66      	ldr	r3, [pc, #408]	; (8003bfc <Playing+0x230>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	4a65      	ldr	r2, [pc, #404]	; (8003bfc <Playing+0x230>)
 8003a68:	6013      	str	r3, [r2, #0]
 8003a6a:	4b63      	ldr	r3, [pc, #396]	; (8003bf8 <Playing+0x22c>)
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(1) || isButtonLongPressed(1)) { dx += 1; move = 1; }
 8003a70:	2001      	movs	r0, #1
 8003a72:	f7fd fc6d 	bl	8001350 <isButtonPressed>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d105      	bne.n	8003a88 <Playing+0xbc>
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	f7fd fc81 	bl	8001384 <isButtonLongPressed>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d007      	beq.n	8003a98 <Playing+0xcc>
 8003a88:	4b5c      	ldr	r3, [pc, #368]	; (8003bfc <Playing+0x230>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	4a5b      	ldr	r2, [pc, #364]	; (8003bfc <Playing+0x230>)
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	4b59      	ldr	r3, [pc, #356]	; (8003bf8 <Playing+0x22c>)
 8003a94:	2201      	movs	r2, #1
 8003a96:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(2) || isButtonLongPressed(2)) {
 8003a98:	2002      	movs	r0, #2
 8003a9a:	f7fd fc59 	bl	8001350 <isButtonPressed>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d105      	bne.n	8003ab0 <Playing+0xe4>
 8003aa4:	2002      	movs	r0, #2
 8003aa6:	f7fd fc6d 	bl	8001384 <isButtonLongPressed>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d009      	beq.n	8003ac4 <Playing+0xf8>
				if(get_counter(1) > MIN_TIME) timer2_set(1, MIN_TIME);
 8003ab0:	2001      	movs	r0, #1
 8003ab2:	f7fe fe97 	bl	80027e4 <get_counter>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b0a      	cmp	r3, #10
 8003aba:	d903      	bls.n	8003ac4 <Playing+0xf8>
 8003abc:	210a      	movs	r1, #10
 8003abe:	2001      	movs	r0, #1
 8003ac0:	f7fe fe30 	bl	8002724 <timer2_set>
			}

			if(isButtonPressed(3) || isButtonLongPressed(3)) { rotate += 1; move = 1; }
 8003ac4:	2003      	movs	r0, #3
 8003ac6:	f7fd fc43 	bl	8001350 <isButtonPressed>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d105      	bne.n	8003adc <Playing+0x110>
 8003ad0:	2003      	movs	r0, #3
 8003ad2:	f7fd fc57 	bl	8001384 <isButtonLongPressed>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d008      	beq.n	8003aee <Playing+0x122>
 8003adc:	4b48      	ldr	r3, [pc, #288]	; (8003c00 <Playing+0x234>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	b2da      	uxtb	r2, r3
 8003ae4:	4b46      	ldr	r3, [pc, #280]	; (8003c00 <Playing+0x234>)
 8003ae6:	701a      	strb	r2, [r3, #0]
 8003ae8:	4b43      	ldr	r3, [pc, #268]	; (8003bf8 <Playing+0x22c>)
 8003aea:	2201      	movs	r2, #1
 8003aec:	701a      	strb	r2, [r3, #0]

			if(move) {
 8003aee:	4b42      	ldr	r3, [pc, #264]	; (8003bf8 <Playing+0x22c>)
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 80e8 	beq.w	8003cc8 <Playing+0x2fc>
				uint8_t check = check_and_update_newPos();
 8003af8:	f7ff fe54 	bl	80037a4 <check_and_update_newPos>
 8003afc:	4603      	mov	r3, r0
 8003afe:	71fb      	strb	r3, [r7, #7]
				if(check) {
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d009      	beq.n	8003b1a <Playing+0x14e>
					DrawBlock(&preBlock, C_BG);
 8003b06:	f640 0162 	movw	r1, #2146	; 0x862
 8003b0a:	483e      	ldr	r0, [pc, #248]	; (8003c04 <Playing+0x238>)
 8003b0c:	f7ff fa9a 	bl	8003044 <DrawBlock>
					DrawBlock(&currentBlock, 0);
 8003b10:	2100      	movs	r1, #0
 8003b12:	4837      	ldr	r0, [pc, #220]	; (8003bf0 <Playing+0x224>)
 8003b14:	f7ff fa96 	bl	8003044 <DrawBlock>
 8003b18:	e009      	b.n	8003b2e <Playing+0x162>
				}
				else if(!check && dy > 0) playingState = STATE_SCORE;
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d106      	bne.n	8003b2e <Playing+0x162>
 8003b20:	4b34      	ldr	r3, [pc, #208]	; (8003bf4 <Playing+0x228>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	dd02      	ble.n	8003b2e <Playing+0x162>
 8003b28:	4b30      	ldr	r3, [pc, #192]	; (8003bec <Playing+0x220>)
 8003b2a:	220c      	movs	r2, #12
 8003b2c:	701a      	strb	r2, [r3, #0]

				move = 0;
 8003b2e:	4b32      	ldr	r3, [pc, #200]	; (8003bf8 <Playing+0x22c>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	701a      	strb	r2, [r3, #0]
				rotate = dx = dy = 0;
 8003b34:	4b2f      	ldr	r3, [pc, #188]	; (8003bf4 <Playing+0x228>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	4b2e      	ldr	r3, [pc, #184]	; (8003bf4 <Playing+0x228>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a2f      	ldr	r2, [pc, #188]	; (8003bfc <Playing+0x230>)
 8003b40:	6013      	str	r3, [r2, #0]
 8003b42:	4b2e      	ldr	r3, [pc, #184]	; (8003bfc <Playing+0x230>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	b2da      	uxtb	r2, r3
 8003b48:	4b2d      	ldr	r3, [pc, #180]	; (8003c00 <Playing+0x234>)
 8003b4a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003b4c:	e0bc      	b.n	8003cc8 <Playing+0x2fc>
		case STATE_SCORE:

			for(uint8_t i = 0; i < 4; i++) field[currentBlock.part[i].y][currentBlock.part[i].x] = currentBlock.type + 1;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	77fb      	strb	r3, [r7, #31]
 8003b52:	e01b      	b.n	8003b8c <Playing+0x1c0>
 8003b54:	4b26      	ldr	r3, [pc, #152]	; (8003bf0 <Playing+0x224>)
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	7ffb      	ldrb	r3, [r7, #31]
 8003b5c:	4924      	ldr	r1, [pc, #144]	; (8003bf0 <Playing+0x224>)
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	440b      	add	r3, r1
 8003b62:	889b      	ldrh	r3, [r3, #4]
 8003b64:	4618      	mov	r0, r3
 8003b66:	7ffb      	ldrb	r3, [r7, #31]
 8003b68:	4921      	ldr	r1, [pc, #132]	; (8003bf0 <Playing+0x224>)
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	885b      	ldrh	r3, [r3, #2]
 8003b70:	461c      	mov	r4, r3
 8003b72:	1c53      	adds	r3, r2, #1
 8003b74:	b299      	uxth	r1, r3
 8003b76:	4a24      	ldr	r2, [pc, #144]	; (8003c08 <Playing+0x23c>)
 8003b78:	4603      	mov	r3, r0
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4403      	add	r3, r0
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	4423      	add	r3, r4
 8003b82:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003b86:	7ffb      	ldrb	r3, [r7, #31]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	77fb      	strb	r3, [r7, #31]
 8003b8c:	7ffb      	ldrb	r3, [r7, #31]
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	d9e0      	bls.n	8003b54 <Playing+0x188>

			// Check if player SCORE
			int k = ROWS - 1;
 8003b92:	2313      	movs	r3, #19
 8003b94:	61bb      	str	r3, [r7, #24]
			for(int i = ROWS-1; i > 0; i--) {
 8003b96:	2313      	movs	r3, #19
 8003b98:	617b      	str	r3, [r7, #20]
 8003b9a:	e078      	b.n	8003c8e <Playing+0x2c2>
				int c = 0;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	613b      	str	r3, [r7, #16]
				for(int j = 0; j < COLS; j++) if(field[i][j]) c++;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	e011      	b.n	8003bca <Playing+0x1fe>
 8003ba6:	4918      	ldr	r1, [pc, #96]	; (8003c08 <Playing+0x23c>)
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	4613      	mov	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d002      	beq.n	8003bc4 <Playing+0x1f8>
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	613b      	str	r3, [r7, #16]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2b09      	cmp	r3, #9
 8003bce:	ddea      	ble.n	8003ba6 <Playing+0x1da>
				if(c == COLS) {
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	2b0a      	cmp	r3, #10
 8003bd4:	d106      	bne.n	8003be4 <Playing+0x218>
					score += 10;
 8003bd6:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <Playing+0x240>)
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	330a      	adds	r3, #10
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <Playing+0x240>)
 8003be0:	801a      	strh	r2, [r3, #0]
 8003be2:	e051      	b.n	8003c88 <Playing+0x2bc>
				}
				else {
					for(int j = 0; j < COLS; j++) {
 8003be4:	2300      	movs	r3, #0
 8003be6:	60bb      	str	r3, [r7, #8]
 8003be8:	e048      	b.n	8003c7c <Playing+0x2b0>
 8003bea:	bf00      	nop
 8003bec:	200000a0 	.word	0x200000a0
 8003bf0:	2000059c 	.word	0x2000059c
 8003bf4:	200005c8 	.word	0x200005c8
 8003bf8:	200005cd 	.word	0x200005cd
 8003bfc:	200005c4 	.word	0x200005c4
 8003c00:	200005cc 	.word	0x200005cc
 8003c04:	200005b0 	.word	0x200005b0
 8003c08:	2000040c 	.word	0x2000040c
 8003c0c:	20000408 	.word	0x20000408
						DrawCell(j, i, C_BG);
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	b291      	uxth	r1, r2
 8003c18:	f640 0262 	movw	r2, #2146	; 0x862
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff f9e9 	bl	8002ff4 <DrawCell>
						DrawCell(j, k, blockColor[field[i][j] - 1]);
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	b298      	uxth	r0, r3
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	b299      	uxth	r1, r3
 8003c2a:	4c29      	ldr	r4, [pc, #164]	; (8003cd0 <Playing+0x304>)
 8003c2c:	697a      	ldr	r2, [r7, #20]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	4a24      	ldr	r2, [pc, #144]	; (8003cd4 <Playing+0x308>)
 8003c42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c46:	461a      	mov	r2, r3
 8003c48:	f7ff f9d4 	bl	8002ff4 <DrawCell>
						field[k][j] = field[i][j];
 8003c4c:	4920      	ldr	r1, [pc, #128]	; (8003cd0 <Playing+0x304>)
 8003c4e:	697a      	ldr	r2, [r7, #20]
 8003c50:	4613      	mov	r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	4413      	add	r3, r2
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 8003c60:	491b      	ldr	r1, [pc, #108]	; (8003cd0 <Playing+0x304>)
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	4413      	add	r3, r2
 8003c70:	4602      	mov	r2, r0
 8003c72:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					for(int j = 0; j < COLS; j++) {
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	60bb      	str	r3, [r7, #8]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2b09      	cmp	r3, #9
 8003c80:	ddc6      	ble.n	8003c10 <Playing+0x244>
					}
					k--;
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	3b01      	subs	r3, #1
 8003c86:	61bb      	str	r3, [r7, #24]
			for(int i = ROWS-1; i > 0; i--) {
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	dc83      	bgt.n	8003b9c <Playing+0x1d0>
				}
			}
			DRAW_SCORE();
 8003c94:	f640 0362 	movw	r3, #2146	; 0x862
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	235a      	movs	r3, #90	; 0x5a
 8003c9c:	22f0      	movs	r2, #240	; 0xf0
 8003c9e:	214b      	movs	r1, #75	; 0x4b
 8003ca0:	20a0      	movs	r0, #160	; 0xa0
 8003ca2:	f7fd ff83 	bl	8001bac <lcd_Fill>
 8003ca6:	4b0c      	ldr	r3, [pc, #48]	; (8003cd8 <Playing+0x30c>)
 8003ca8:	881b      	ldrh	r3, [r3, #0]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	224b      	movs	r2, #75	; 0x4b
 8003cb6:	21a0      	movs	r1, #160	; 0xa0
 8003cb8:	f7ff f898 	bl	8002dec <DrawPixelNum>
			playingState = STATE_SPAWN;
 8003cbc:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <Playing+0x310>)
 8003cbe:	220a      	movs	r2, #10
 8003cc0:	701a      	strb	r2, [r3, #0]
			break;
 8003cc2:	e002      	b.n	8003cca <Playing+0x2fe>
		case STATE_STOP_PLAYING:
			break;
		default:
			break;
 8003cc4:	bf00      	nop
 8003cc6:	e000      	b.n	8003cca <Playing+0x2fe>
			break;
 8003cc8:	bf00      	nop
	}

}
 8003cca:	3724      	adds	r7, #36	; 0x24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd90      	pop	{r4, r7, pc}
 8003cd0:	2000040c 	.word	0x2000040c
 8003cd4:	20000084 	.word	0x20000084
 8003cd8:	20000408 	.word	0x20000408
 8003cdc:	200000a0 	.word	0x200000a0

08003ce0 <Tetris_Init>:

// --- HM PUBLIC ---
void Tetris_Init(void) {
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
    lcd_init();
 8003ce4:	f7fe f95e 	bl	8001fa4 <lcd_init>
    timer_init();
 8003ce8:	f7fe fd0e 	bl	8002708 <timer_init>
    button_init();
 8003cec:	f7fd fa96 	bl	800121c <button_init>
	touch_init(); // Phi khi to sau LCD
 8003cf0:	f001 f928 	bl	8004f44 <touch_init>
	HAL_ADC_Start(&hadc1);
 8003cf4:	4807      	ldr	r0, [pc, #28]	; (8003d14 <Tetris_Init+0x34>)
 8003cf6:	f001 fa6d 	bl	80051d4 <HAL_ADC_Start>
    lcd_Clear(C_BG); // Xa mn hnh bng mu nn xanh en
 8003cfa:	f640 0062 	movw	r0, #2146	; 0x862
 8003cfe:	f7fd ff23 	bl	8001b48 <lcd_Clear>
	at24c_Read(BASE_ADD, (uint8_t*)(&highScore), 2);
 8003d02:	2202      	movs	r2, #2
 8003d04:	4904      	ldr	r1, [pc, #16]	; (8003d18 <Tetris_Init+0x38>)
 8003d06:	f240 3015 	movw	r0, #789	; 0x315
 8003d0a:	f7fd fa48 	bl	800119e <at24c_Read>
}
 8003d0e:	bf00      	nop
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000198 	.word	0x20000198
 8003d18:	2000040a 	.word	0x2000040a

08003d1c <Tetris_Run>:

void Tetris_Run(void) {
 8003d1c:	b598      	push	{r3, r4, r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
    static uint8_t oneShot = 1;

    switch(state)
 8003d20:	4b74      	ldr	r3, [pc, #464]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	2b04      	cmp	r3, #4
 8003d26:	f200 80da 	bhi.w	8003ede <Tetris_Run+0x1c2>
 8003d2a:	a201      	add	r2, pc, #4	; (adr r2, 8003d30 <Tetris_Run+0x14>)
 8003d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d30:	08003d45 	.word	0x08003d45
 8003d34:	08003d7f 	.word	0x08003d7f
 8003d38:	08003de5 	.word	0x08003de5
 8003d3c:	08003e55 	.word	0x08003e55
 8003d40:	08003e99 	.word	0x08003e99
    {
    	case STATE_MENU:
    	    if(oneShot) {
 8003d44:	4b6c      	ldr	r3, [pc, #432]	; (8003ef8 <Tetris_Run+0x1dc>)
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d004      	beq.n	8003d56 <Tetris_Run+0x3a>
    	        Render_MenuState();
 8003d4c:	f7ff fb16 	bl	800337c <Render_MenuState>
    	        oneShot = 0;
 8003d50:	4b69      	ldr	r3, [pc, #420]	; (8003ef8 <Tetris_Run+0x1dc>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	701a      	strb	r2, [r3, #0]
    	    }
    		if(isButtonPressed(4)) state = STATE_START;
 8003d56:	2004      	movs	r0, #4
 8003d58:	f7fd fafa 	bl	8001350 <isButtonPressed>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <Tetris_Run+0x4c>
 8003d62:	4b64      	ldr	r3, [pc, #400]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003d64:	2201      	movs	r2, #1
 8003d66:	701a      	strb	r2, [r3, #0]
    		if(isButtonTouch(&btnStart)) state = STATE_START;
 8003d68:	4864      	ldr	r0, [pc, #400]	; (8003efc <Tetris_Run+0x1e0>)
 8003d6a:	f7fe ff33 	bl	8002bd4 <isButtonTouch>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80b6 	beq.w	8003ee2 <Tetris_Run+0x1c6>
 8003d76:	4b5f      	ldr	r3, [pc, #380]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003d78:	2201      	movs	r2, #1
 8003d7a:	701a      	strb	r2, [r3, #0]
    		break;
 8003d7c:	e0b1      	b.n	8003ee2 <Tetris_Run+0x1c6>
    	case STATE_START:
    	    Render_StartState();
 8003d7e:	f7ff fb61 	bl	8003444 <Render_StartState>

			score = 0;
 8003d82:	4b5f      	ldr	r3, [pc, #380]	; (8003f00 <Tetris_Run+0x1e4>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	801a      	strh	r2, [r3, #0]
    	    clearBitField();
 8003d88:	f7ff fc98 	bl	80036bc <clearBitField>
    		while(nextBlocks.num < NUM_NEXTBLOCK) nextBlocks.push_back(&nextBlocks, rnd);
 8003d8c:	e00a      	b.n	8003da4 <Tetris_Run+0x88>
 8003d8e:	4b5d      	ldr	r3, [pc, #372]	; (8003f04 <Tetris_Run+0x1e8>)
 8003d90:	689c      	ldr	r4, [r3, #8]
 8003d92:	2106      	movs	r1, #6
 8003d94:	2000      	movs	r0, #0
 8003d96:	f7ff fc60 	bl	800365a <Get_Random_Range>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4858      	ldr	r0, [pc, #352]	; (8003f04 <Tetris_Run+0x1e8>)
 8003da2:	47a0      	blx	r4
 8003da4:	4b57      	ldr	r3, [pc, #348]	; (8003f04 <Tetris_Run+0x1e8>)
 8003da6:	78db      	ldrb	r3, [r3, #3]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d9f0      	bls.n	8003d8e <Tetris_Run+0x72>
    		dx = dy = 0;
 8003dac:	4b56      	ldr	r3, [pc, #344]	; (8003f08 <Tetris_Run+0x1ec>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]
 8003db2:	4b55      	ldr	r3, [pc, #340]	; (8003f08 <Tetris_Run+0x1ec>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a55      	ldr	r2, [pc, #340]	; (8003f0c <Tetris_Run+0x1f0>)
 8003db8:	6013      	str	r3, [r2, #0]
    		rotate = move = 0;
 8003dba:	4b55      	ldr	r3, [pc, #340]	; (8003f10 <Tetris_Run+0x1f4>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	701a      	strb	r2, [r3, #0]
 8003dc0:	4b53      	ldr	r3, [pc, #332]	; (8003f10 <Tetris_Run+0x1f4>)
 8003dc2:	781a      	ldrb	r2, [r3, #0]
 8003dc4:	4b53      	ldr	r3, [pc, #332]	; (8003f14 <Tetris_Run+0x1f8>)
 8003dc6:	701a      	strb	r2, [r3, #0]

    		state = STATE_PLAYING; playingState = STATE_SPAWN;
 8003dc8:	4b4a      	ldr	r3, [pc, #296]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003dca:	2202      	movs	r2, #2
 8003dcc:	701a      	strb	r2, [r3, #0]
 8003dce:	4b52      	ldr	r3, [pc, #328]	; (8003f18 <Tetris_Run+0x1fc>)
 8003dd0:	220a      	movs	r2, #10
 8003dd2:	701a      	strb	r2, [r3, #0]

    		timer2_set(1, DEF_TIME_DROP);
 8003dd4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003dd8:	2001      	movs	r0, #1
 8003dda:	f7fe fca3 	bl	8002724 <timer2_set>
    		resetButton();
 8003dde:	f7ff fc53 	bl	8003688 <resetButton>

    		break;
 8003de2:	e085      	b.n	8003ef0 <Tetris_Run+0x1d4>
    	case STATE_PLAYING:
    		if(isButtonPressed(4) || isButtonTouch(&btnPause)) {
 8003de4:	2004      	movs	r0, #4
 8003de6:	f7fd fab3 	bl	8001350 <isButtonPressed>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d105      	bne.n	8003dfc <Tetris_Run+0xe0>
 8003df0:	484a      	ldr	r0, [pc, #296]	; (8003f1c <Tetris_Run+0x200>)
 8003df2:	f7fe feef 	bl	8002bd4 <isButtonTouch>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d005      	beq.n	8003e08 <Tetris_Run+0xec>
    			Render_PausedState();
 8003dfc:	f7ff fb56 	bl	80034ac <Render_PausedState>
    			state = STATE_PAUSED;
 8003e00:	4b3c      	ldr	r3, [pc, #240]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003e02:	2203      	movs	r2, #3
 8003e04:	701a      	strb	r2, [r3, #0]
    			break;
 8003e06:	e073      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		}
    		if(isButtonPressed(5)) {
 8003e08:	2005      	movs	r0, #5
 8003e0a:	f7fd faa1 	bl	8001350 <isButtonPressed>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d003      	beq.n	8003e1c <Tetris_Run+0x100>
    			state = STATE_START;
 8003e14:	4b37      	ldr	r3, [pc, #220]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003e16:	2201      	movs	r2, #1
 8003e18:	701a      	strb	r2, [r3, #0]
    			break;
 8003e1a:	e069      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		}

    		Playing();
 8003e1c:	f7ff fdd6 	bl	80039cc <Playing>

			if(playingState == STATE_STOP_PLAYING) {
 8003e20:	4b3d      	ldr	r3, [pc, #244]	; (8003f18 <Tetris_Run+0x1fc>)
 8003e22:	781b      	ldrb	r3, [r3, #0]
 8003e24:	2b0d      	cmp	r3, #13
 8003e26:	d15e      	bne.n	8003ee6 <Tetris_Run+0x1ca>
				if(score > highScore) {
 8003e28:	4b35      	ldr	r3, [pc, #212]	; (8003f00 <Tetris_Run+0x1e4>)
 8003e2a:	881a      	ldrh	r2, [r3, #0]
 8003e2c:	4b3c      	ldr	r3, [pc, #240]	; (8003f20 <Tetris_Run+0x204>)
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d909      	bls.n	8003e48 <Tetris_Run+0x12c>
					highScore = score;
 8003e34:	4b32      	ldr	r3, [pc, #200]	; (8003f00 <Tetris_Run+0x1e4>)
 8003e36:	881a      	ldrh	r2, [r3, #0]
 8003e38:	4b39      	ldr	r3, [pc, #228]	; (8003f20 <Tetris_Run+0x204>)
 8003e3a:	801a      	strh	r2, [r3, #0]
					at24c_Write(BASE_ADD, (uint8_t*)(&highScore), 2);
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	4938      	ldr	r1, [pc, #224]	; (8003f20 <Tetris_Run+0x204>)
 8003e40:	f240 3015 	movw	r0, #789	; 0x315
 8003e44:	f7fd f9ca 	bl	80011dc <at24c_Write>
				}
				Render_GameOverState();
 8003e48:	f7ff fb66 	bl	8003518 <Render_GameOverState>
				state = STATE_GAMEOVER;
 8003e4c:	4b29      	ldr	r3, [pc, #164]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003e4e:	2204      	movs	r2, #4
 8003e50:	701a      	strb	r2, [r3, #0]
			}

    		break;
 8003e52:	e048      	b.n	8003ee6 <Tetris_Run+0x1ca>
    	case STATE_PAUSED:
    		if(isButtonPressed(4) || isButtonTouch(&btnResume)) {
 8003e54:	2004      	movs	r0, #4
 8003e56:	f7fd fa7b 	bl	8001350 <isButtonPressed>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d105      	bne.n	8003e6c <Tetris_Run+0x150>
 8003e60:	4830      	ldr	r0, [pc, #192]	; (8003f24 <Tetris_Run+0x208>)
 8003e62:	f7fe feb7 	bl	8002bd4 <isButtonTouch>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d005      	beq.n	8003e78 <Tetris_Run+0x15c>
    			Render_PlayingState();
 8003e6c:	f7ff fb0e 	bl	800348c <Render_PlayingState>
    			state = STATE_PLAYING;
 8003e70:	4b20      	ldr	r3, [pc, #128]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003e72:	2202      	movs	r2, #2
 8003e74:	701a      	strb	r2, [r3, #0]
    			break;
 8003e76:	e03b      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		}
    		if(isButtonPressed(5) || isButtonTouch(&btnRestart)) state = STATE_START;
 8003e78:	2005      	movs	r0, #5
 8003e7a:	f7fd fa69 	bl	8001350 <isButtonPressed>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d105      	bne.n	8003e90 <Tetris_Run+0x174>
 8003e84:	4828      	ldr	r0, [pc, #160]	; (8003f28 <Tetris_Run+0x20c>)
 8003e86:	f7fe fea5 	bl	8002bd4 <isButtonTouch>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d02c      	beq.n	8003eea <Tetris_Run+0x1ce>
 8003e90:	4b18      	ldr	r3, [pc, #96]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003e92:	2201      	movs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]
    		break;
 8003e96:	e028      	b.n	8003eea <Tetris_Run+0x1ce>
    	case STATE_GAMEOVER:
    		if(isButtonPressed(4) || isButtonTouch(&btnRestart)) {
 8003e98:	2004      	movs	r0, #4
 8003e9a:	f7fd fa59 	bl	8001350 <isButtonPressed>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d105      	bne.n	8003eb0 <Tetris_Run+0x194>
 8003ea4:	4820      	ldr	r0, [pc, #128]	; (8003f28 <Tetris_Run+0x20c>)
 8003ea6:	f7fe fe95 	bl	8002bd4 <isButtonTouch>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d006      	beq.n	8003ebe <Tetris_Run+0x1a2>
    			state = STATE_MENU;
 8003eb0:	4b10      	ldr	r3, [pc, #64]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	701a      	strb	r2, [r3, #0]
    			oneShot = 1;
 8003eb6:	4b10      	ldr	r3, [pc, #64]	; (8003ef8 <Tetris_Run+0x1dc>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	701a      	strb	r2, [r3, #0]
    			break;
 8003ebc:	e018      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		}
    		if(isButtonPressed(5) || isButtonTouch(&btnResume)) state = STATE_START;
 8003ebe:	2005      	movs	r0, #5
 8003ec0:	f7fd fa46 	bl	8001350 <isButtonPressed>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d105      	bne.n	8003ed6 <Tetris_Run+0x1ba>
 8003eca:	4816      	ldr	r0, [pc, #88]	; (8003f24 <Tetris_Run+0x208>)
 8003ecc:	f7fe fe82 	bl	8002bd4 <isButtonTouch>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00b      	beq.n	8003eee <Tetris_Run+0x1d2>
 8003ed6:	4b07      	ldr	r3, [pc, #28]	; (8003ef4 <Tetris_Run+0x1d8>)
 8003ed8:	2201      	movs	r2, #1
 8003eda:	701a      	strb	r2, [r3, #0]
    		break;
 8003edc:	e007      	b.n	8003eee <Tetris_Run+0x1d2>
    	default:
    		break;
 8003ede:	bf00      	nop
 8003ee0:	e006      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		break;
 8003ee2:	bf00      	nop
 8003ee4:	e004      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		break;
 8003ee6:	bf00      	nop
 8003ee8:	e002      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		break;
 8003eea:	bf00      	nop
 8003eec:	e000      	b.n	8003ef0 <Tetris_Run+0x1d4>
    		break;
 8003eee:	bf00      	nop
    }
}
 8003ef0:	bf00      	nop
 8003ef2:	bd98      	pop	{r3, r4, r7, pc}
 8003ef4:	200005ce 	.word	0x200005ce
 8003ef8:	200000d4 	.word	0x200000d4
 8003efc:	200000a4 	.word	0x200000a4
 8003f00:	20000408 	.word	0x20000408
 8003f04:	20000094 	.word	0x20000094
 8003f08:	200005c8 	.word	0x200005c8
 8003f0c:	200005c4 	.word	0x200005c4
 8003f10:	200005cd 	.word	0x200005cd
 8003f14:	200005cc 	.word	0x200005cc
 8003f18:	200000a0 	.word	0x200000a0
 8003f1c:	200000c8 	.word	0x200000c8
 8003f20:	2000040a 	.word	0x2000040a
 8003f24:	200000b0 	.word	0x200000b0
 8003f28:	200000bc 	.word	0x200000bc

08003f2c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f32:	f107 0308 	add.w	r3, r7, #8
 8003f36:	2200      	movs	r2, #0
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	605a      	str	r2, [r3, #4]
 8003f3c:	609a      	str	r2, [r3, #8]
 8003f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f40:	463b      	mov	r3, r7
 8003f42:	2200      	movs	r2, #0
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003f48:	4b1e      	ldr	r3, [pc, #120]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f4a:	4a1f      	ldr	r2, [pc, #124]	; (8003fc8 <MX_TIM1_Init+0x9c>)
 8003f4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8003f4e:	4b1d      	ldr	r3, [pc, #116]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f50:	2253      	movs	r2, #83	; 0x53
 8003f52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f54:	4b1b      	ldr	r3, [pc, #108]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003f5a:	4b1a      	ldr	r3, [pc, #104]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f62:	4b18      	ldr	r3, [pc, #96]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f68:	4b16      	ldr	r3, [pc, #88]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f6e:	4b15      	ldr	r3, [pc, #84]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003f74:	4813      	ldr	r0, [pc, #76]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f76:	f004 fadb 	bl	8008530 <HAL_TIM_Base_Init>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003f80:	f7fe fbbc 	bl	80026fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003f8a:	f107 0308 	add.w	r3, r7, #8
 8003f8e:	4619      	mov	r1, r3
 8003f90:	480c      	ldr	r0, [pc, #48]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003f92:	f004 fe19 	bl	8008bc8 <HAL_TIM_ConfigClockSource>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003f9c:	f7fe fbae 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003fa8:	463b      	mov	r3, r7
 8003faa:	4619      	mov	r1, r3
 8003fac:	4805      	ldr	r0, [pc, #20]	; (8003fc4 <MX_TIM1_Init+0x98>)
 8003fae:	f005 f9e5 	bl	800937c <HAL_TIMEx_MasterConfigSynchronization>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003fb8:	f7fe fba0 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003fbc:	bf00      	nop
 8003fbe:	3718      	adds	r7, #24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	200005d0 	.word	0x200005d0
 8003fc8:	40010000 	.word	0x40010000

08003fcc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fd2:	f107 0308 	add.w	r3, r7, #8
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	605a      	str	r2, [r3, #4]
 8003fdc:	609a      	str	r2, [r3, #8]
 8003fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fe0:	463b      	mov	r3, r7
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003fe8:	4b1d      	ldr	r3, [pc, #116]	; (8004060 <MX_TIM2_Init+0x94>)
 8003fea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003fee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8003ff0:	4b1b      	ldr	r3, [pc, #108]	; (8004060 <MX_TIM2_Init+0x94>)
 8003ff2:	f240 3247 	movw	r2, #839	; 0x347
 8003ff6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ff8:	4b19      	ldr	r3, [pc, #100]	; (8004060 <MX_TIM2_Init+0x94>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003ffe:	4b18      	ldr	r3, [pc, #96]	; (8004060 <MX_TIM2_Init+0x94>)
 8004000:	2263      	movs	r2, #99	; 0x63
 8004002:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004004:	4b16      	ldr	r3, [pc, #88]	; (8004060 <MX_TIM2_Init+0x94>)
 8004006:	2200      	movs	r2, #0
 8004008:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800400a:	4b15      	ldr	r3, [pc, #84]	; (8004060 <MX_TIM2_Init+0x94>)
 800400c:	2200      	movs	r2, #0
 800400e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004010:	4813      	ldr	r0, [pc, #76]	; (8004060 <MX_TIM2_Init+0x94>)
 8004012:	f004 fa8d 	bl	8008530 <HAL_TIM_Base_Init>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800401c:	f7fe fb6e 	bl	80026fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004024:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004026:	f107 0308 	add.w	r3, r7, #8
 800402a:	4619      	mov	r1, r3
 800402c:	480c      	ldr	r0, [pc, #48]	; (8004060 <MX_TIM2_Init+0x94>)
 800402e:	f004 fdcb 	bl	8008bc8 <HAL_TIM_ConfigClockSource>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004038:	f7fe fb60 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800403c:	2300      	movs	r3, #0
 800403e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004040:	2300      	movs	r3, #0
 8004042:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004044:	463b      	mov	r3, r7
 8004046:	4619      	mov	r1, r3
 8004048:	4805      	ldr	r0, [pc, #20]	; (8004060 <MX_TIM2_Init+0x94>)
 800404a:	f005 f997 	bl	800937c <HAL_TIMEx_MasterConfigSynchronization>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004054:	f7fe fb52 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004058:	bf00      	nop
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	20000618 	.word	0x20000618

08004064 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b088      	sub	sp, #32
 8004068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800406a:	1d3b      	adds	r3, r7, #4
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	609a      	str	r2, [r3, #8]
 8004074:	60da      	str	r2, [r3, #12]
 8004076:	611a      	str	r2, [r3, #16]
 8004078:	615a      	str	r2, [r3, #20]
 800407a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800407c:	4b1e      	ldr	r3, [pc, #120]	; (80040f8 <MX_TIM13_Init+0x94>)
 800407e:	4a1f      	ldr	r2, [pc, #124]	; (80040fc <MX_TIM13_Init+0x98>)
 8004080:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8004082:	4b1d      	ldr	r3, [pc, #116]	; (80040f8 <MX_TIM13_Init+0x94>)
 8004084:	f240 3247 	movw	r2, #839	; 0x347
 8004088:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800408a:	4b1b      	ldr	r3, [pc, #108]	; (80040f8 <MX_TIM13_Init+0x94>)
 800408c:	2200      	movs	r2, #0
 800408e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8004090:	4b19      	ldr	r3, [pc, #100]	; (80040f8 <MX_TIM13_Init+0x94>)
 8004092:	2263      	movs	r2, #99	; 0x63
 8004094:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004096:	4b18      	ldr	r3, [pc, #96]	; (80040f8 <MX_TIM13_Init+0x94>)
 8004098:	2200      	movs	r2, #0
 800409a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800409c:	4b16      	ldr	r3, [pc, #88]	; (80040f8 <MX_TIM13_Init+0x94>)
 800409e:	2200      	movs	r2, #0
 80040a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80040a2:	4815      	ldr	r0, [pc, #84]	; (80040f8 <MX_TIM13_Init+0x94>)
 80040a4:	f004 fa44 	bl	8008530 <HAL_TIM_Base_Init>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80040ae:	f7fe fb25 	bl	80026fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80040b2:	4811      	ldr	r0, [pc, #68]	; (80040f8 <MX_TIM13_Init+0x94>)
 80040b4:	f004 fb64 	bl	8008780 <HAL_TIM_PWM_Init>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d001      	beq.n	80040c2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80040be:	f7fe fb1d 	bl	80026fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040c2:	2360      	movs	r3, #96	; 0x60
 80040c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80040c6:	2300      	movs	r3, #0
 80040c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040ce:	2300      	movs	r3, #0
 80040d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040d2:	1d3b      	adds	r3, r7, #4
 80040d4:	2200      	movs	r2, #0
 80040d6:	4619      	mov	r1, r3
 80040d8:	4807      	ldr	r0, [pc, #28]	; (80040f8 <MX_TIM13_Init+0x94>)
 80040da:	f004 fcb3 	bl	8008a44 <HAL_TIM_PWM_ConfigChannel>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80040e4:	f7fe fb0a 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80040e8:	4803      	ldr	r0, [pc, #12]	; (80040f8 <MX_TIM13_Init+0x94>)
 80040ea:	f000 f85b 	bl	80041a4 <HAL_TIM_MspPostInit>

}
 80040ee:	bf00      	nop
 80040f0:	3720      	adds	r7, #32
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	20000660 	.word	0x20000660
 80040fc:	40001c00 	.word	0x40001c00

08004100 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a22      	ldr	r2, [pc, #136]	; (8004198 <HAL_TIM_Base_MspInit+0x98>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d10e      	bne.n	8004130 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004112:	2300      	movs	r3, #0
 8004114:	617b      	str	r3, [r7, #20]
 8004116:	4b21      	ldr	r3, [pc, #132]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 8004118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800411a:	4a20      	ldr	r2, [pc, #128]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 800411c:	f043 0301 	orr.w	r3, r3, #1
 8004120:	6453      	str	r3, [r2, #68]	; 0x44
 8004122:	4b1e      	ldr	r3, [pc, #120]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 8004124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 800412e:	e02e      	b.n	800418e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004138:	d116      	bne.n	8004168 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	613b      	str	r3, [r7, #16]
 800413e:	4b17      	ldr	r3, [pc, #92]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	4a16      	ldr	r2, [pc, #88]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 8004144:	f043 0301 	orr.w	r3, r3, #1
 8004148:	6413      	str	r3, [r2, #64]	; 0x40
 800414a:	4b14      	ldr	r3, [pc, #80]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 800414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	613b      	str	r3, [r7, #16]
 8004154:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004156:	2200      	movs	r2, #0
 8004158:	2100      	movs	r1, #0
 800415a:	201c      	movs	r0, #28
 800415c:	f001 fc05 	bl	800596a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004160:	201c      	movs	r0, #28
 8004162:	f001 fc1e 	bl	80059a2 <HAL_NVIC_EnableIRQ>
}
 8004166:	e012      	b.n	800418e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a0c      	ldr	r2, [pc, #48]	; (80041a0 <HAL_TIM_Base_MspInit+0xa0>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d10d      	bne.n	800418e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	4b09      	ldr	r3, [pc, #36]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	4a08      	ldr	r2, [pc, #32]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 800417c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004180:	6413      	str	r3, [r2, #64]	; 0x40
 8004182:	4b06      	ldr	r3, [pc, #24]	; (800419c <HAL_TIM_Base_MspInit+0x9c>)
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	68fb      	ldr	r3, [r7, #12]
}
 800418e:	bf00      	nop
 8004190:	3718      	adds	r7, #24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40010000 	.word	0x40010000
 800419c:	40023800 	.word	0x40023800
 80041a0:	40001c00 	.word	0x40001c00

080041a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b088      	sub	sp, #32
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ac:	f107 030c 	add.w	r3, r7, #12
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	605a      	str	r2, [r3, #4]
 80041b6:	609a      	str	r2, [r3, #8]
 80041b8:	60da      	str	r2, [r3, #12]
 80041ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a12      	ldr	r2, [pc, #72]	; (800420c <HAL_TIM_MspPostInit+0x68>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d11e      	bne.n	8004204 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041c6:	2300      	movs	r3, #0
 80041c8:	60bb      	str	r3, [r7, #8]
 80041ca:	4b11      	ldr	r3, [pc, #68]	; (8004210 <HAL_TIM_MspPostInit+0x6c>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	4a10      	ldr	r2, [pc, #64]	; (8004210 <HAL_TIM_MspPostInit+0x6c>)
 80041d0:	f043 0320 	orr.w	r3, r3, #32
 80041d4:	6313      	str	r3, [r2, #48]	; 0x30
 80041d6:	4b0e      	ldr	r3, [pc, #56]	; (8004210 <HAL_TIM_MspPostInit+0x6c>)
 80041d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80041e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e8:	2302      	movs	r3, #2
 80041ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ec:	2300      	movs	r3, #0
 80041ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041f0:	2300      	movs	r3, #0
 80041f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80041f4:	2309      	movs	r3, #9
 80041f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041f8:	f107 030c 	add.w	r3, r7, #12
 80041fc:	4619      	mov	r1, r3
 80041fe:	4805      	ldr	r0, [pc, #20]	; (8004214 <HAL_TIM_MspPostInit+0x70>)
 8004200:	f001 fed4 	bl	8005fac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8004204:	bf00      	nop
 8004206:	3720      	adds	r7, #32
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	40001c00 	.word	0x40001c00
 8004210:	40023800 	.word	0x40023800
 8004214:	40021400 	.word	0x40021400

08004218 <TP_Write_Byte>:
uint8_t CMD_RDX=0XD0;
uint8_t CMD_RDY=0X90;
#endif

static void TP_Write_Byte(uint8_t num)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	4603      	mov	r3, r0
 8004220:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8004222:	2300      	movs	r3, #0
 8004224:	73fb      	strb	r3, [r7, #15]
	for(count=0;count<8;count++)
 8004226:	2300      	movs	r3, #0
 8004228:	73fb      	strb	r3, [r7, #15]
 800422a:	e025      	b.n	8004278 <TP_Write_Byte+0x60>
	{
		if(num&0x80) HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 1);
 800422c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004230:	2b00      	cmp	r3, #0
 8004232:	da06      	bge.n	8004242 <TP_Write_Byte+0x2a>
 8004234:	2201      	movs	r2, #1
 8004236:	f44f 7100 	mov.w	r1, #512	; 0x200
 800423a:	4813      	ldr	r0, [pc, #76]	; (8004288 <TP_Write_Byte+0x70>)
 800423c:	f002 f86a 	bl	8006314 <HAL_GPIO_WritePin>
 8004240:	e005      	b.n	800424e <TP_Write_Byte+0x36>
		else HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 8004242:	2200      	movs	r2, #0
 8004244:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004248:	480f      	ldr	r0, [pc, #60]	; (8004288 <TP_Write_Byte+0x70>)
 800424a:	f002 f863 	bl	8006314 <HAL_GPIO_WritePin>
		num<<=1;
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8004254:	2200      	movs	r2, #0
 8004256:	f44f 7180 	mov.w	r1, #256	; 0x100
 800425a:	480c      	ldr	r0, [pc, #48]	; (800428c <TP_Write_Byte+0x74>)
 800425c:	f002 f85a 	bl	8006314 <HAL_GPIO_WritePin>
		delay_us(1);
 8004260:	2001      	movs	r0, #1
 8004262:	f7fe fae1 	bl	8002828 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8004266:	2201      	movs	r2, #1
 8004268:	f44f 7180 	mov.w	r1, #256	; 0x100
 800426c:	4807      	ldr	r0, [pc, #28]	; (800428c <TP_Write_Byte+0x74>)
 800426e:	f002 f851 	bl	8006314 <HAL_GPIO_WritePin>
	for(count=0;count<8;count++)
 8004272:	7bfb      	ldrb	r3, [r7, #15]
 8004274:	3301      	adds	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
 8004278:	7bfb      	ldrb	r3, [r7, #15]
 800427a:	2b07      	cmp	r3, #7
 800427c:	d9d6      	bls.n	800422c <TP_Write_Byte+0x14>
	}
}
 800427e:	bf00      	nop
 8004280:	bf00      	nop
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40020800 	.word	0x40020800
 800428c:	40021800 	.word	0x40021800

08004290 <TP_Read_AD>:

static uint16_t TP_Read_AD(uint8_t CMD)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 800429a:	2300      	movs	r3, #0
 800429c:	73fb      	strb	r3, [r7, #15]
	uint16_t Num=0;
 800429e:	2300      	movs	r3, #0
 80042a0:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80042a2:	2200      	movs	r2, #0
 80042a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042a8:	482f      	ldr	r0, [pc, #188]	; (8004368 <TP_Read_AD+0xd8>)
 80042aa:	f002 f833 	bl	8006314 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 80042ae:	2200      	movs	r2, #0
 80042b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042b4:	482d      	ldr	r0, [pc, #180]	; (800436c <TP_Read_AD+0xdc>)
 80042b6:	f002 f82d 	bl	8006314 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 0);
 80042ba:	2200      	movs	r2, #0
 80042bc:	2180      	movs	r1, #128	; 0x80
 80042be:	482a      	ldr	r0, [pc, #168]	; (8004368 <TP_Read_AD+0xd8>)
 80042c0:	f002 f828 	bl	8006314 <HAL_GPIO_WritePin>
	TP_Write_Byte(CMD);
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff ffa6 	bl	8004218 <TP_Write_Byte>
	delay_us(6);
 80042cc:	2006      	movs	r0, #6
 80042ce:	f7fe faab 	bl	8002828 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80042d2:	2200      	movs	r2, #0
 80042d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042d8:	4823      	ldr	r0, [pc, #140]	; (8004368 <TP_Read_AD+0xd8>)
 80042da:	f002 f81b 	bl	8006314 <HAL_GPIO_WritePin>
	delay_us(1);
 80042de:	2001      	movs	r0, #1
 80042e0:	f7fe faa2 	bl	8002828 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 80042e4:	2201      	movs	r2, #1
 80042e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042ea:	481f      	ldr	r0, [pc, #124]	; (8004368 <TP_Read_AD+0xd8>)
 80042ec:	f002 f812 	bl	8006314 <HAL_GPIO_WritePin>
	delay_us(1);
 80042f0:	2001      	movs	r0, #1
 80042f2:	f7fe fa99 	bl	8002828 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80042f6:	2200      	movs	r2, #0
 80042f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042fc:	481a      	ldr	r0, [pc, #104]	; (8004368 <TP_Read_AD+0xd8>)
 80042fe:	f002 f809 	bl	8006314 <HAL_GPIO_WritePin>
	for(count=0;count<16;count++)
 8004302:	2300      	movs	r3, #0
 8004304:	73fb      	strb	r3, [r7, #15]
 8004306:	e01f      	b.n	8004348 <TP_Read_AD+0xb8>
	{
		Num<<=1;
 8004308:	89bb      	ldrh	r3, [r7, #12]
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	81bb      	strh	r3, [r7, #12]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 800430e:	2200      	movs	r2, #0
 8004310:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004314:	4814      	ldr	r0, [pc, #80]	; (8004368 <TP_Read_AD+0xd8>)
 8004316:	f001 fffd 	bl	8006314 <HAL_GPIO_WritePin>
		delay_us(1);
 800431a:	2001      	movs	r0, #1
 800431c:	f7fe fa84 	bl	8002828 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8004320:	2201      	movs	r2, #1
 8004322:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004326:	4810      	ldr	r0, [pc, #64]	; (8004368 <TP_Read_AD+0xd8>)
 8004328:	f001 fff4 	bl	8006314 <HAL_GPIO_WritePin>
 		if(HAL_GPIO_ReadPin(T_MISO_GPIO_Port, T_MISO_Pin) != 0)Num++;
 800432c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004330:	480e      	ldr	r0, [pc, #56]	; (800436c <TP_Read_AD+0xdc>)
 8004332:	f001 ffd7 	bl	80062e4 <HAL_GPIO_ReadPin>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d002      	beq.n	8004342 <TP_Read_AD+0xb2>
 800433c:	89bb      	ldrh	r3, [r7, #12]
 800433e:	3301      	adds	r3, #1
 8004340:	81bb      	strh	r3, [r7, #12]
	for(count=0;count<16;count++)
 8004342:	7bfb      	ldrb	r3, [r7, #15]
 8004344:	3301      	adds	r3, #1
 8004346:	73fb      	strb	r3, [r7, #15]
 8004348:	7bfb      	ldrb	r3, [r7, #15]
 800434a:	2b0f      	cmp	r3, #15
 800434c:	d9dc      	bls.n	8004308 <TP_Read_AD+0x78>
	}
	Num>>=4;
 800434e:	89bb      	ldrh	r3, [r7, #12]
 8004350:	091b      	lsrs	r3, r3, #4
 8004352:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 1);
 8004354:	2201      	movs	r2, #1
 8004356:	2180      	movs	r1, #128	; 0x80
 8004358:	4803      	ldr	r0, [pc, #12]	; (8004368 <TP_Read_AD+0xd8>)
 800435a:	f001 ffdb 	bl	8006314 <HAL_GPIO_WritePin>
	return(Num);
 800435e:	89bb      	ldrh	r3, [r7, #12]
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40021800 	.word	0x40021800
 800436c:	40020800 	.word	0x40020800

08004370 <TP_Read_XOY>:

#define READ_TIMES 5
#define LOST_VAL 1
static uint16_t TP_Read_XOY(uint8_t xy)
{
 8004370:	b590      	push	{r4, r7, lr}
 8004372:	b089      	sub	sp, #36	; 0x24
 8004374:	af00      	add	r7, sp, #0
 8004376:	4603      	mov	r3, r0
 8004378:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j;
	uint16_t buf[READ_TIMES];
	uint16_t sum=0;
 800437a:	2300      	movs	r3, #0
 800437c:	837b      	strh	r3, [r7, #26]
	uint16_t temp;
	for(i=0;i<READ_TIMES;i++)buf[i]=TP_Read_AD(xy);
 800437e:	2300      	movs	r3, #0
 8004380:	83fb      	strh	r3, [r7, #30]
 8004382:	e00e      	b.n	80043a2 <TP_Read_XOY+0x32>
 8004384:	8bfc      	ldrh	r4, [r7, #30]
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	4618      	mov	r0, r3
 800438a:	f7ff ff81 	bl	8004290 <TP_Read_AD>
 800438e:	4603      	mov	r3, r0
 8004390:	461a      	mov	r2, r3
 8004392:	0063      	lsls	r3, r4, #1
 8004394:	3320      	adds	r3, #32
 8004396:	443b      	add	r3, r7
 8004398:	f823 2c14 	strh.w	r2, [r3, #-20]
 800439c:	8bfb      	ldrh	r3, [r7, #30]
 800439e:	3301      	adds	r3, #1
 80043a0:	83fb      	strh	r3, [r7, #30]
 80043a2:	8bfb      	ldrh	r3, [r7, #30]
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d9ed      	bls.n	8004384 <TP_Read_XOY+0x14>
	for(i=0;i<READ_TIMES-1; i++)
 80043a8:	2300      	movs	r3, #0
 80043aa:	83fb      	strh	r3, [r7, #30]
 80043ac:	e035      	b.n	800441a <TP_Read_XOY+0xaa>
	{
		for(j=i+1;j<READ_TIMES;j++)
 80043ae:	8bfb      	ldrh	r3, [r7, #30]
 80043b0:	3301      	adds	r3, #1
 80043b2:	83bb      	strh	r3, [r7, #28]
 80043b4:	e02b      	b.n	800440e <TP_Read_XOY+0x9e>
		{
			if(buf[i]>buf[j])
 80043b6:	8bfb      	ldrh	r3, [r7, #30]
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	3320      	adds	r3, #32
 80043bc:	443b      	add	r3, r7
 80043be:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80043c2:	8bbb      	ldrh	r3, [r7, #28]
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	3320      	adds	r3, #32
 80043c8:	443b      	add	r3, r7
 80043ca:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d91a      	bls.n	8004408 <TP_Read_XOY+0x98>
			{
				temp=buf[i];
 80043d2:	8bfb      	ldrh	r3, [r7, #30]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	3320      	adds	r3, #32
 80043d8:	443b      	add	r3, r7
 80043da:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80043de:	833b      	strh	r3, [r7, #24]
				buf[i]=buf[j];
 80043e0:	8bbb      	ldrh	r3, [r7, #28]
 80043e2:	8bfa      	ldrh	r2, [r7, #30]
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	3320      	adds	r3, #32
 80043e8:	443b      	add	r3, r7
 80043ea:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 80043ee:	0053      	lsls	r3, r2, #1
 80043f0:	3320      	adds	r3, #32
 80043f2:	443b      	add	r3, r7
 80043f4:	460a      	mov	r2, r1
 80043f6:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j]=temp;
 80043fa:	8bbb      	ldrh	r3, [r7, #28]
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	3320      	adds	r3, #32
 8004400:	443b      	add	r3, r7
 8004402:	8b3a      	ldrh	r2, [r7, #24]
 8004404:	f823 2c14 	strh.w	r2, [r3, #-20]
		for(j=i+1;j<READ_TIMES;j++)
 8004408:	8bbb      	ldrh	r3, [r7, #28]
 800440a:	3301      	adds	r3, #1
 800440c:	83bb      	strh	r3, [r7, #28]
 800440e:	8bbb      	ldrh	r3, [r7, #28]
 8004410:	2b04      	cmp	r3, #4
 8004412:	d9d0      	bls.n	80043b6 <TP_Read_XOY+0x46>
	for(i=0;i<READ_TIMES-1; i++)
 8004414:	8bfb      	ldrh	r3, [r7, #30]
 8004416:	3301      	adds	r3, #1
 8004418:	83fb      	strh	r3, [r7, #30]
 800441a:	8bfb      	ldrh	r3, [r7, #30]
 800441c:	2b03      	cmp	r3, #3
 800441e:	d9c6      	bls.n	80043ae <TP_Read_XOY+0x3e>
			}
		}
	}
	sum=0;
 8004420:	2300      	movs	r3, #0
 8004422:	837b      	strh	r3, [r7, #26]
	for(i=LOST_VAL;i<READ_TIMES-LOST_VAL;i++)sum+=buf[i];
 8004424:	2301      	movs	r3, #1
 8004426:	83fb      	strh	r3, [r7, #30]
 8004428:	e00b      	b.n	8004442 <TP_Read_XOY+0xd2>
 800442a:	8bfb      	ldrh	r3, [r7, #30]
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	3320      	adds	r3, #32
 8004430:	443b      	add	r3, r7
 8004432:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8004436:	8b7b      	ldrh	r3, [r7, #26]
 8004438:	4413      	add	r3, r2
 800443a:	837b      	strh	r3, [r7, #26]
 800443c:	8bfb      	ldrh	r3, [r7, #30]
 800443e:	3301      	adds	r3, #1
 8004440:	83fb      	strh	r3, [r7, #30]
 8004442:	8bfb      	ldrh	r3, [r7, #30]
 8004444:	2b03      	cmp	r3, #3
 8004446:	d9f0      	bls.n	800442a <TP_Read_XOY+0xba>
	temp=sum/(READ_TIMES-2*LOST_VAL);
 8004448:	8b7b      	ldrh	r3, [r7, #26]
 800444a:	4a05      	ldr	r2, [pc, #20]	; (8004460 <TP_Read_XOY+0xf0>)
 800444c:	fba2 2303 	umull	r2, r3, r2, r3
 8004450:	085b      	lsrs	r3, r3, #1
 8004452:	833b      	strh	r3, [r7, #24]
	return temp;
 8004454:	8b3b      	ldrh	r3, [r7, #24]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3724      	adds	r7, #36	; 0x24
 800445a:	46bd      	mov	sp, r7
 800445c:	bd90      	pop	{r4, r7, pc}
 800445e:	bf00      	nop
 8004460:	aaaaaaab 	.word	0xaaaaaaab

08004464 <TP_Read_XY>:

static uint8_t TP_Read_XY(uint16_t *x,uint16_t *y)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
	uint16_t xtemp,ytemp;
	xtemp=TP_Read_XOY(CMD_RDX);
 800446e:	4b0c      	ldr	r3, [pc, #48]	; (80044a0 <TP_Read_XY+0x3c>)
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	4618      	mov	r0, r3
 8004474:	f7ff ff7c 	bl	8004370 <TP_Read_XOY>
 8004478:	4603      	mov	r3, r0
 800447a:	81fb      	strh	r3, [r7, #14]
	ytemp=TP_Read_XOY(CMD_RDY);
 800447c:	4b09      	ldr	r3, [pc, #36]	; (80044a4 <TP_Read_XY+0x40>)
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	4618      	mov	r0, r3
 8004482:	f7ff ff75 	bl	8004370 <TP_Read_XOY>
 8004486:	4603      	mov	r3, r0
 8004488:	81bb      	strh	r3, [r7, #12]
	*x=xtemp;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	89fa      	ldrh	r2, [r7, #14]
 800448e:	801a      	strh	r2, [r3, #0]
	*y=ytemp;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	89ba      	ldrh	r2, [r7, #12]
 8004494:	801a      	strh	r2, [r3, #0]
	return 1;
 8004496:	2301      	movs	r3, #1
}
 8004498:	4618      	mov	r0, r3
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	2000010c 	.word	0x2000010c
 80044a4:	2000010d 	.word	0x2000010d

080044a8 <TP_Read_XY2>:

#define ERR_RANGE 100
static uint8_t TP_Read_XY2(uint16_t *x,uint16_t *y)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
	uint16_t x1,y1;
 	uint16_t x2,y2;
 	uint8_t flag;
	flag=TP_Read_XY(&x1,&y1);
 80044b2:	f107 0212 	add.w	r2, r7, #18
 80044b6:	f107 0314 	add.w	r3, r7, #20
 80044ba:	4611      	mov	r1, r2
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff ffd1 	bl	8004464 <TP_Read_XY>
 80044c2:	4603      	mov	r3, r0
 80044c4:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80044c6:	7dfb      	ldrb	r3, [r7, #23]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <TP_Read_XY2+0x28>
 80044cc:	2300      	movs	r3, #0
 80044ce:	e049      	b.n	8004564 <TP_Read_XY2+0xbc>
	flag=TP_Read_XY(&x2,&y2);
 80044d0:	f107 020e 	add.w	r2, r7, #14
 80044d4:	f107 0310 	add.w	r3, r7, #16
 80044d8:	4611      	mov	r1, r2
 80044da:	4618      	mov	r0, r3
 80044dc:	f7ff ffc2 	bl	8004464 <TP_Read_XY>
 80044e0:	4603      	mov	r3, r0
 80044e2:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80044e4:	7dfb      	ldrb	r3, [r7, #23]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <TP_Read_XY2+0x46>
 80044ea:	2300      	movs	r3, #0
 80044ec:	e03a      	b.n	8004564 <TP_Read_XY2+0xbc>
	if(((x2<=x1&&x1<x2+ERR_RANGE)||(x1<=x2&&x2<x1+ERR_RANGE))//+-50
 80044ee:	8a3a      	ldrh	r2, [r7, #16]
 80044f0:	8abb      	ldrh	r3, [r7, #20]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d804      	bhi.n	8004500 <TP_Read_XY2+0x58>
 80044f6:	8a3b      	ldrh	r3, [r7, #16]
 80044f8:	3363      	adds	r3, #99	; 0x63
 80044fa:	8aba      	ldrh	r2, [r7, #20]
 80044fc:	4293      	cmp	r3, r2
 80044fe:	da08      	bge.n	8004512 <TP_Read_XY2+0x6a>
 8004500:	8aba      	ldrh	r2, [r7, #20]
 8004502:	8a3b      	ldrh	r3, [r7, #16]
 8004504:	429a      	cmp	r2, r3
 8004506:	d82c      	bhi.n	8004562 <TP_Read_XY2+0xba>
 8004508:	8abb      	ldrh	r3, [r7, #20]
 800450a:	3363      	adds	r3, #99	; 0x63
 800450c:	8a3a      	ldrh	r2, [r7, #16]
 800450e:	4293      	cmp	r3, r2
 8004510:	db27      	blt.n	8004562 <TP_Read_XY2+0xba>
	&&((y2<=y1&&y1<y2+ERR_RANGE)||(y1<=y2&&y2<y1+ERR_RANGE)))
 8004512:	89fa      	ldrh	r2, [r7, #14]
 8004514:	8a7b      	ldrh	r3, [r7, #18]
 8004516:	429a      	cmp	r2, r3
 8004518:	d804      	bhi.n	8004524 <TP_Read_XY2+0x7c>
 800451a:	89fb      	ldrh	r3, [r7, #14]
 800451c:	3363      	adds	r3, #99	; 0x63
 800451e:	8a7a      	ldrh	r2, [r7, #18]
 8004520:	4293      	cmp	r3, r2
 8004522:	da08      	bge.n	8004536 <TP_Read_XY2+0x8e>
 8004524:	8a7a      	ldrh	r2, [r7, #18]
 8004526:	89fb      	ldrh	r3, [r7, #14]
 8004528:	429a      	cmp	r2, r3
 800452a:	d81a      	bhi.n	8004562 <TP_Read_XY2+0xba>
 800452c:	8a7b      	ldrh	r3, [r7, #18]
 800452e:	3363      	adds	r3, #99	; 0x63
 8004530:	89fa      	ldrh	r2, [r7, #14]
 8004532:	4293      	cmp	r3, r2
 8004534:	db15      	blt.n	8004562 <TP_Read_XY2+0xba>
	{
		*x=(x1+x2)/2;
 8004536:	8abb      	ldrh	r3, [r7, #20]
 8004538:	461a      	mov	r2, r3
 800453a:	8a3b      	ldrh	r3, [r7, #16]
 800453c:	4413      	add	r3, r2
 800453e:	0fda      	lsrs	r2, r3, #31
 8004540:	4413      	add	r3, r2
 8004542:	105b      	asrs	r3, r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	801a      	strh	r2, [r3, #0]
		*y=(y1+y2)/2;
 800454a:	8a7b      	ldrh	r3, [r7, #18]
 800454c:	461a      	mov	r2, r3
 800454e:	89fb      	ldrh	r3, [r7, #14]
 8004550:	4413      	add	r3, r2
 8004552:	0fda      	lsrs	r2, r3, #31
 8004554:	4413      	add	r3, r2
 8004556:	105b      	asrs	r3, r3, #1
 8004558:	b29a      	uxth	r2, r3
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	801a      	strh	r2, [r3, #0]
		return 1;
 800455e:	2301      	movs	r3, #1
 8004560:	e000      	b.n	8004564 <TP_Read_XY2+0xbc>
	}else return 0;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3718      	adds	r7, #24
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <TP_Drow_Touch_Point>:

static void TP_Drow_Touch_Point(uint16_t x,uint16_t y,uint16_t color)
{
 800456c:	b590      	push	{r4, r7, lr}
 800456e:	b085      	sub	sp, #20
 8004570:	af02      	add	r7, sp, #8
 8004572:	4603      	mov	r3, r0
 8004574:	80fb      	strh	r3, [r7, #6]
 8004576:	460b      	mov	r3, r1
 8004578:	80bb      	strh	r3, [r7, #4]
 800457a:	4613      	mov	r3, r2
 800457c:	807b      	strh	r3, [r7, #2]
	lcd_DrawLine(x-12,y,x+13,y,color);
 800457e:	88fb      	ldrh	r3, [r7, #6]
 8004580:	3b0c      	subs	r3, #12
 8004582:	b298      	uxth	r0, r3
 8004584:	88fb      	ldrh	r3, [r7, #6]
 8004586:	330d      	adds	r3, #13
 8004588:	b29a      	uxth	r2, r3
 800458a:	88bc      	ldrh	r4, [r7, #4]
 800458c:	88b9      	ldrh	r1, [r7, #4]
 800458e:	887b      	ldrh	r3, [r7, #2]
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	4623      	mov	r3, r4
 8004594:	f7fd fb57 	bl	8001c46 <lcd_DrawLine>
	lcd_DrawLine(x,y-12,x,y+13,color);
 8004598:	88bb      	ldrh	r3, [r7, #4]
 800459a:	3b0c      	subs	r3, #12
 800459c:	b299      	uxth	r1, r3
 800459e:	88bb      	ldrh	r3, [r7, #4]
 80045a0:	330d      	adds	r3, #13
 80045a2:	b29c      	uxth	r4, r3
 80045a4:	88fa      	ldrh	r2, [r7, #6]
 80045a6:	88f8      	ldrh	r0, [r7, #6]
 80045a8:	887b      	ldrh	r3, [r7, #2]
 80045aa:	9300      	str	r3, [sp, #0]
 80045ac:	4623      	mov	r3, r4
 80045ae:	f7fd fb4a 	bl	8001c46 <lcd_DrawLine>
	lcd_DrawPoint(x+1,y+1,color);
 80045b2:	88fb      	ldrh	r3, [r7, #6]
 80045b4:	3301      	adds	r3, #1
 80045b6:	b298      	uxth	r0, r3
 80045b8:	88bb      	ldrh	r3, [r7, #4]
 80045ba:	3301      	adds	r3, #1
 80045bc:	b29b      	uxth	r3, r3
 80045be:	887a      	ldrh	r2, [r7, #2]
 80045c0:	4619      	mov	r1, r3
 80045c2:	f7fd fb29 	bl	8001c18 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y+1,color);
 80045c6:	88fb      	ldrh	r3, [r7, #6]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	b298      	uxth	r0, r3
 80045cc:	88bb      	ldrh	r3, [r7, #4]
 80045ce:	3301      	adds	r3, #1
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	887a      	ldrh	r2, [r7, #2]
 80045d4:	4619      	mov	r1, r3
 80045d6:	f7fd fb1f 	bl	8001c18 <lcd_DrawPoint>
	lcd_DrawPoint(x+1,y-1,color);
 80045da:	88fb      	ldrh	r3, [r7, #6]
 80045dc:	3301      	adds	r3, #1
 80045de:	b298      	uxth	r0, r3
 80045e0:	88bb      	ldrh	r3, [r7, #4]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	887a      	ldrh	r2, [r7, #2]
 80045e8:	4619      	mov	r1, r3
 80045ea:	f7fd fb15 	bl	8001c18 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y-1,color);
 80045ee:	88fb      	ldrh	r3, [r7, #6]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b298      	uxth	r0, r3
 80045f4:	88bb      	ldrh	r3, [r7, #4]
 80045f6:	3b01      	subs	r3, #1
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	887a      	ldrh	r2, [r7, #2]
 80045fc:	4619      	mov	r1, r3
 80045fe:	f7fd fb0b 	bl	8001c18 <lcd_DrawPoint>
	lcd_DrawCircle(x,y,color,6, 0);
 8004602:	88f8      	ldrh	r0, [r7, #6]
 8004604:	88b9      	ldrh	r1, [r7, #4]
 8004606:	887a      	ldrh	r2, [r7, #2]
 8004608:	2300      	movs	r3, #0
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	2306      	movs	r3, #6
 800460e:	f7fd feb4 	bl	800237a <lcd_DrawCircle>
}
 8004612:	bf00      	nop
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	bd90      	pop	{r4, r7, pc}
	...

0800461c <TP_Scan>:
		}
	}
}

static uint8_t TP_Scan(uint8_t tp)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == GPIO_PIN_RESET)
 8004626:	f44f 7180 	mov.w	r1, #256	; 0x100
 800462a:	4843      	ldr	r0, [pc, #268]	; (8004738 <TP_Scan+0x11c>)
 800462c:	f001 fe5a 	bl	80062e4 <HAL_GPIO_ReadPin>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d157      	bne.n	80046e6 <TP_Scan+0xca>
	{
		if(tp)TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]);
 8004636:	79fb      	ldrb	r3, [r7, #7]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <TP_Scan+0x2a>
 800463c:	493f      	ldr	r1, [pc, #252]	; (800473c <TP_Scan+0x120>)
 800463e:	4840      	ldr	r0, [pc, #256]	; (8004740 <TP_Scan+0x124>)
 8004640:	f7ff ff32 	bl	80044a8 <TP_Read_XY2>
 8004644:	e03c      	b.n	80046c0 <TP_Scan+0xa4>
		else if(TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]))
 8004646:	493d      	ldr	r1, [pc, #244]	; (800473c <TP_Scan+0x120>)
 8004648:	483d      	ldr	r0, [pc, #244]	; (8004740 <TP_Scan+0x124>)
 800464a:	f7ff ff2d 	bl	80044a8 <TP_Read_XY2>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d035      	beq.n	80046c0 <TP_Scan+0xa4>
		{
	 		tp_dev.x[0]=tp_dev.xfac*tp_dev.x[0]+tp_dev.xoff;
 8004654:	4b3b      	ldr	r3, [pc, #236]	; (8004744 <TP_Scan+0x128>)
 8004656:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800465a:	4b3a      	ldr	r3, [pc, #232]	; (8004744 <TP_Scan+0x128>)
 800465c:	899b      	ldrh	r3, [r3, #12]
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004666:	ee27 7a27 	vmul.f32	s14, s14, s15
 800466a:	4b36      	ldr	r3, [pc, #216]	; (8004744 <TP_Scan+0x128>)
 800466c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8004670:	ee07 3a90 	vmov	s15, r3
 8004674:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004678:	ee77 7a27 	vadd.f32	s15, s14, s15
 800467c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004680:	ee17 3a90 	vmov	r3, s15
 8004684:	b29a      	uxth	r2, r3
 8004686:	4b2f      	ldr	r3, [pc, #188]	; (8004744 <TP_Scan+0x128>)
 8004688:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=tp_dev.yfac*tp_dev.y[0]+tp_dev.yoff;
 800468a:	4b2e      	ldr	r3, [pc, #184]	; (8004744 <TP_Scan+0x128>)
 800468c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004690:	4b2c      	ldr	r3, [pc, #176]	; (8004744 <TP_Scan+0x128>)
 8004692:	8adb      	ldrh	r3, [r3, #22]
 8004694:	ee07 3a90 	vmov	s15, r3
 8004698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800469c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80046a0:	4b28      	ldr	r3, [pc, #160]	; (8004744 <TP_Scan+0x128>)
 80046a2:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80046a6:	ee07 3a90 	vmov	s15, r3
 80046aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046b6:	ee17 3a90 	vmov	r3, s15
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	4b21      	ldr	r3, [pc, #132]	; (8004744 <TP_Scan+0x128>)
 80046be:	82da      	strh	r2, [r3, #22]
	 	}
		if((tp_dev.sta&TP_PRES_DOWN)==0)
 80046c0:	4b20      	ldr	r3, [pc, #128]	; (8004744 <TP_Scan+0x128>)
 80046c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046c6:	b25b      	sxtb	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	db2a      	blt.n	8004722 <TP_Scan+0x106>
		{
			tp_dev.sta=TP_PRES_DOWN|TP_CATH_PRES;
 80046cc:	4b1d      	ldr	r3, [pc, #116]	; (8004744 <TP_Scan+0x128>)
 80046ce:	22c0      	movs	r2, #192	; 0xc0
 80046d0:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4]=tp_dev.x[0];
 80046d4:	4b1b      	ldr	r3, [pc, #108]	; (8004744 <TP_Scan+0x128>)
 80046d6:	899a      	ldrh	r2, [r3, #12]
 80046d8:	4b1a      	ldr	r3, [pc, #104]	; (8004744 <TP_Scan+0x128>)
 80046da:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=tp_dev.y[0];
 80046dc:	4b19      	ldr	r3, [pc, #100]	; (8004744 <TP_Scan+0x128>)
 80046de:	8ada      	ldrh	r2, [r3, #22]
 80046e0:	4b18      	ldr	r3, [pc, #96]	; (8004744 <TP_Scan+0x128>)
 80046e2:	83da      	strh	r2, [r3, #30]
 80046e4:	e01d      	b.n	8004722 <TP_Scan+0x106>
		}
	}else
	{
		if(tp_dev.sta&TP_PRES_DOWN)
 80046e6:	4b17      	ldr	r3, [pc, #92]	; (8004744 <TP_Scan+0x128>)
 80046e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046ec:	b25b      	sxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	da09      	bge.n	8004706 <TP_Scan+0xea>
		{
			tp_dev.sta&=~(1<<7);
 80046f2:	4b14      	ldr	r3, [pc, #80]	; (8004744 <TP_Scan+0x128>)
 80046f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	4b11      	ldr	r3, [pc, #68]	; (8004744 <TP_Scan+0x128>)
 8004700:	f883 2020 	strb.w	r2, [r3, #32]
 8004704:	e00d      	b.n	8004722 <TP_Scan+0x106>
		}else
		{
			tp_dev.x[4]=0;
 8004706:	4b0f      	ldr	r3, [pc, #60]	; (8004744 <TP_Scan+0x128>)
 8004708:	2200      	movs	r2, #0
 800470a:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=0;
 800470c:	4b0d      	ldr	r3, [pc, #52]	; (8004744 <TP_Scan+0x128>)
 800470e:	2200      	movs	r2, #0
 8004710:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0]=0xffff;
 8004712:	4b0c      	ldr	r3, [pc, #48]	; (8004744 <TP_Scan+0x128>)
 8004714:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004718:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=0xffff;
 800471a:	4b0a      	ldr	r3, [pc, #40]	; (8004744 <TP_Scan+0x128>)
 800471c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004720:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta&TP_PRES_DOWN;
 8004722:	4b08      	ldr	r3, [pc, #32]	; (8004744 <TP_Scan+0x128>)
 8004724:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004728:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800472c:	b2db      	uxtb	r3, r3
}
 800472e:	4618      	mov	r0, r3
 8004730:	3708      	adds	r7, #8
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	40020800 	.word	0x40020800
 800473c:	200000ee 	.word	0x200000ee
 8004740:	200000e4 	.word	0x200000e4
 8004744:	200000d8 	.word	0x200000d8

08004748 <TP_Save_Adjdata>:


#define SAVE_ADDR_BASE 0

static void TP_Save_Adjdata(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
	at24c_Write(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 800474c:	220e      	movs	r2, #14
 800474e:	4905      	ldr	r1, [pc, #20]	; (8004764 <TP_Save_Adjdata+0x1c>)
 8004750:	2000      	movs	r0, #0
 8004752:	f7fc fd43 	bl	80011dc <at24c_Write>
	at24c_WriteOneByte(SAVE_ADDR_BASE+14,DFT_SCAN_DIR);
 8004756:	2100      	movs	r1, #0
 8004758:	200e      	movs	r0, #14
 800475a:	f7fc fcdf 	bl	800111c <at24c_WriteOneByte>
}
 800475e:	bf00      	nop
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	200000fc 	.word	0x200000fc

08004768 <TP_Get_Adjdata>:

static uint8_t TP_Get_Adjdata(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 800476e:	2300      	movs	r3, #0
 8004770:	71fb      	strb	r3, [r7, #7]
	temp=at24c_ReadOneByte(SAVE_ADDR_BASE+14);
 8004772:	200e      	movs	r0, #14
 8004774:	f7fc fcb6 	bl	80010e4 <at24c_ReadOneByte>
 8004778:	4603      	mov	r3, r0
 800477a:	71fb      	strb	r3, [r7, #7]

	if(temp==DFT_SCAN_DIR)
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d106      	bne.n	8004790 <TP_Get_Adjdata+0x28>
 	{
		at24c_Read(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 8004782:	220e      	movs	r2, #14
 8004784:	4905      	ldr	r1, [pc, #20]	; (800479c <TP_Get_Adjdata+0x34>)
 8004786:	2000      	movs	r0, #0
 8004788:	f7fc fd09 	bl	800119e <at24c_Read>
		return 1;
 800478c:	2301      	movs	r3, #1
 800478e:	e000      	b.n	8004792 <TP_Get_Adjdata+0x2a>
	}
	return 0;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	200000fc 	.word	0x200000fc

080047a0 <touch_Adjust>:


void touch_Adjust(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08e      	sub	sp, #56	; 0x38
 80047a4:	af04      	add	r7, sp, #16
	uint16_t pos_temp[4][2];
	uint8_t  cnt=0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t d1,d2;
	uint32_t tem1,tem2;
	double fac;
 	cnt=0;
 80047ac:	2300      	movs	r3, #0
 80047ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 	lcd_Fill(0,0,lcddev.width,lcddev.height,WHITE);
 80047b2:	4b60      	ldr	r3, [pc, #384]	; (8004934 <touch_Adjust+0x194>)
 80047b4:	881a      	ldrh	r2, [r3, #0]
 80047b6:	4b5f      	ldr	r3, [pc, #380]	; (8004934 <touch_Adjust+0x194>)
 80047b8:	885b      	ldrh	r3, [r3, #2]
 80047ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80047be:	9100      	str	r1, [sp, #0]
 80047c0:	2100      	movs	r1, #0
 80047c2:	2000      	movs	r0, #0
 80047c4:	f7fd f9f2 	bl	8001bac <lcd_Fill>
 	lcd_ShowStr(5,40,"Please adjust the screen",RED,WHITE,16,0);
 80047c8:	2300      	movs	r3, #0
 80047ca:	9302      	str	r3, [sp, #8]
 80047cc:	2310      	movs	r3, #16
 80047ce:	9301      	str	r3, [sp, #4]
 80047d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80047da:	4a57      	ldr	r2, [pc, #348]	; (8004938 <touch_Adjust+0x198>)
 80047dc:	2128      	movs	r1, #40	; 0x28
 80047de:	2005      	movs	r0, #5
 80047e0:	f7fd fe38 	bl	8002454 <lcd_ShowStr>
 	lcd_ShowStr(5,65,"by touching the marked",RED,WHITE,16,0);
 80047e4:	2300      	movs	r3, #0
 80047e6:	9302      	str	r3, [sp, #8]
 80047e8:	2310      	movs	r3, #16
 80047ea:	9301      	str	r3, [sp, #4]
 80047ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80047f6:	4a51      	ldr	r2, [pc, #324]	; (800493c <touch_Adjust+0x19c>)
 80047f8:	2141      	movs	r1, #65	; 0x41
 80047fa:	2005      	movs	r0, #5
 80047fc:	f7fd fe2a 	bl	8002454 <lcd_ShowStr>
 	lcd_ShowStr(5,90,"points one by one",RED,WHITE,16,0);
 8004800:	2300      	movs	r3, #0
 8004802:	9302      	str	r3, [sp, #8]
 8004804:	2310      	movs	r3, #16
 8004806:	9301      	str	r3, [sp, #4]
 8004808:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004812:	4a4b      	ldr	r2, [pc, #300]	; (8004940 <touch_Adjust+0x1a0>)
 8004814:	215a      	movs	r1, #90	; 0x5a
 8004816:	2005      	movs	r0, #5
 8004818:	f7fd fe1c 	bl	8002454 <lcd_ShowStr>
	TP_Drow_Touch_Point(20,20,RED);
 800481c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004820:	2114      	movs	r1, #20
 8004822:	2014      	movs	r0, #20
 8004824:	f7ff fea2 	bl	800456c <TP_Drow_Touch_Point>
	tp_dev.sta=0;
 8004828:	4b46      	ldr	r3, [pc, #280]	; (8004944 <touch_Adjust+0x1a4>)
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac=0;
 8004830:	4b44      	ldr	r3, [pc, #272]	; (8004944 <touch_Adjust+0x1a4>)
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	625a      	str	r2, [r3, #36]	; 0x24
	while(1)
	{
		HAL_Delay(50);
 8004838:	2032      	movs	r0, #50	; 0x32
 800483a:	f000 fc63 	bl	8005104 <HAL_Delay>
		tp_dev.scan(1);
 800483e:	4b41      	ldr	r3, [pc, #260]	; (8004944 <touch_Adjust+0x1a4>)
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	2001      	movs	r0, #1
 8004844:	4798      	blx	r3
		if((tp_dev.sta&0xc0)==TP_CATH_PRES)
 8004846:	4b3f      	ldr	r3, [pc, #252]	; (8004944 <touch_Adjust+0x1a4>)
 8004848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800484c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004850:	2b40      	cmp	r3, #64	; 0x40
 8004852:	f040 835a 	bne.w	8004f0a <touch_Adjust+0x76a>
		{
			tp_dev.sta&=~(1<<6);
 8004856:	4b3b      	ldr	r3, [pc, #236]	; (8004944 <touch_Adjust+0x1a4>)
 8004858:	f893 3020 	ldrb.w	r3, [r3, #32]
 800485c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004860:	b2da      	uxtb	r2, r3
 8004862:	4b38      	ldr	r3, [pc, #224]	; (8004944 <touch_Adjust+0x1a4>)
 8004864:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0]=tp_dev.x[0];
 8004868:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800486c:	4a35      	ldr	r2, [pc, #212]	; (8004944 <touch_Adjust+0x1a4>)
 800486e:	8992      	ldrh	r2, [r2, #12]
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	3328      	adds	r3, #40	; 0x28
 8004874:	443b      	add	r3, r7
 8004876:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1]=tp_dev.y[0];
 800487a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800487e:	4a31      	ldr	r2, [pc, #196]	; (8004944 <touch_Adjust+0x1a4>)
 8004880:	8ad2      	ldrh	r2, [r2, #22]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	3328      	adds	r3, #40	; 0x28
 8004886:	443b      	add	r3, r7
 8004888:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 800488c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004890:	3301      	adds	r3, #1
 8004892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			switch(cnt)
 8004896:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800489a:	3b01      	subs	r3, #1
 800489c:	2b03      	cmp	r3, #3
 800489e:	d8cb      	bhi.n	8004838 <touch_Adjust+0x98>
 80048a0:	a201      	add	r2, pc, #4	; (adr r2, 80048a8 <touch_Adjust+0x108>)
 80048a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a6:	bf00      	nop
 80048a8:	080048b9 	.word	0x080048b9
 80048ac:	080048db 	.word	0x080048db
 80048b0:	08004905 	.word	0x08004905
 80048b4:	08004949 	.word	0x08004949
			{
				case 1:
					TP_Drow_Touch_Point(20,20,WHITE);
 80048b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048bc:	2114      	movs	r1, #20
 80048be:	2014      	movs	r0, #20
 80048c0:	f7ff fe54 	bl	800456c <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(lcddev.width-20,20,RED);
 80048c4:	4b1b      	ldr	r3, [pc, #108]	; (8004934 <touch_Adjust+0x194>)
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	3b14      	subs	r3, #20
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80048d0:	2114      	movs	r1, #20
 80048d2:	4618      	mov	r0, r3
 80048d4:	f7ff fe4a 	bl	800456c <TP_Drow_Touch_Point>
					break;
 80048d8:	e318      	b.n	8004f0c <touch_Adjust+0x76c>
				case 2:
 					TP_Drow_Touch_Point(lcddev.width-20,20,WHITE);
 80048da:	4b16      	ldr	r3, [pc, #88]	; (8004934 <touch_Adjust+0x194>)
 80048dc:	881b      	ldrh	r3, [r3, #0]
 80048de:	3b14      	subs	r3, #20
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048e6:	2114      	movs	r1, #20
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7ff fe3f 	bl	800456c <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20,lcddev.height-20,RED);
 80048ee:	4b11      	ldr	r3, [pc, #68]	; (8004934 <touch_Adjust+0x194>)
 80048f0:	885b      	ldrh	r3, [r3, #2]
 80048f2:	3b14      	subs	r3, #20
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80048fa:	4619      	mov	r1, r3
 80048fc:	2014      	movs	r0, #20
 80048fe:	f7ff fe35 	bl	800456c <TP_Drow_Touch_Point>
					break;
 8004902:	e303      	b.n	8004f0c <touch_Adjust+0x76c>
				case 3:
 					TP_Drow_Touch_Point(20,lcddev.height-20,WHITE);
 8004904:	4b0b      	ldr	r3, [pc, #44]	; (8004934 <touch_Adjust+0x194>)
 8004906:	885b      	ldrh	r3, [r3, #2]
 8004908:	3b14      	subs	r3, #20
 800490a:	b29b      	uxth	r3, r3
 800490c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004910:	4619      	mov	r1, r3
 8004912:	2014      	movs	r0, #20
 8004914:	f7ff fe2a 	bl	800456c <TP_Drow_Touch_Point>
 					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,RED);
 8004918:	4b06      	ldr	r3, [pc, #24]	; (8004934 <touch_Adjust+0x194>)
 800491a:	881b      	ldrh	r3, [r3, #0]
 800491c:	3b14      	subs	r3, #20
 800491e:	b298      	uxth	r0, r3
 8004920:	4b04      	ldr	r3, [pc, #16]	; (8004934 <touch_Adjust+0x194>)
 8004922:	885b      	ldrh	r3, [r3, #2]
 8004924:	3b14      	subs	r3, #20
 8004926:	b29b      	uxth	r3, r3
 8004928:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800492c:	4619      	mov	r1, r3
 800492e:	f7ff fe1d 	bl	800456c <TP_Drow_Touch_Point>
					break;
 8004932:	e2eb      	b.n	8004f0c <touch_Adjust+0x76c>
 8004934:	20000384 	.word	0x20000384
 8004938:	0800ad50 	.word	0x0800ad50
 800493c:	0800ad6c 	.word	0x0800ad6c
 8004940:	0800ad84 	.word	0x0800ad84
 8004944:	200000d8 	.word	0x200000d8
				case 4:
					tem1=abs(pos_temp[0][0]-pos_temp[1][0]);
 8004948:	883b      	ldrh	r3, [r7, #0]
 800494a:	461a      	mov	r2, r3
 800494c:	88bb      	ldrh	r3, [r7, #4]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b00      	cmp	r3, #0
 8004952:	bfb8      	it	lt
 8004954:	425b      	neglt	r3, r3
 8004956:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[1][1]);
 8004958:	887b      	ldrh	r3, [r7, #2]
 800495a:	461a      	mov	r2, r3
 800495c:	88fb      	ldrh	r3, [r7, #6]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	bfb8      	it	lt
 8004964:	425b      	neglt	r3, r3
 8004966:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8004968:	6a3b      	ldr	r3, [r7, #32]
 800496a:	fb03 f303 	mul.w	r3, r3, r3
 800496e:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	fb03 f303 	mul.w	r3, r3, r3
 8004976:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8004978:	6a3a      	ldr	r2, [r7, #32]
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	4413      	add	r3, r2
 800497e:	4618      	mov	r0, r3
 8004980:	f7fb fdc0 	bl	8000504 <__aeabi_ui2d>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	ec43 2b10 	vmov	d0, r2, r3
 800498c:	f006 f89c 	bl	800aac8 <sqrt>
 8004990:	ec53 2b10 	vmov	r2, r3, d0
 8004994:	4610      	mov	r0, r2
 8004996:	4619      	mov	r1, r3
 8004998:	f7fc f8de 	bl	8000b58 <__aeabi_d2uiz>
 800499c:	4603      	mov	r3, r0
 800499e:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[2][0]-pos_temp[3][0]);
 80049a0:	893b      	ldrh	r3, [r7, #8]
 80049a2:	461a      	mov	r2, r3
 80049a4:	89bb      	ldrh	r3, [r7, #12]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	bfb8      	it	lt
 80049ac:	425b      	neglt	r3, r3
 80049ae:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[2][1]-pos_temp[3][1]);
 80049b0:	897b      	ldrh	r3, [r7, #10]
 80049b2:	461a      	mov	r2, r3
 80049b4:	89fb      	ldrh	r3, [r7, #14]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	bfb8      	it	lt
 80049bc:	425b      	neglt	r3, r3
 80049be:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	fb03 f303 	mul.w	r3, r3, r3
 80049c6:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	fb03 f303 	mul.w	r3, r3, r3
 80049ce:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 80049d0:	6a3a      	ldr	r2, [r7, #32]
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	4413      	add	r3, r2
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7fb fd94 	bl	8000504 <__aeabi_ui2d>
 80049dc:	4602      	mov	r2, r0
 80049de:	460b      	mov	r3, r1
 80049e0:	ec43 2b10 	vmov	d0, r2, r3
 80049e4:	f006 f870 	bl	800aac8 <sqrt>
 80049e8:	ec53 2b10 	vmov	r2, r3, d0
 80049ec:	4610      	mov	r0, r2
 80049ee:	4619      	mov	r1, r3
 80049f0:	f7fc f8b2 	bl	8000b58 <__aeabi_d2uiz>
 80049f4:	4603      	mov	r3, r0
 80049f6:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 80049f8:	8b7b      	ldrh	r3, [r7, #26]
 80049fa:	ee07 3a90 	vmov	s15, r3
 80049fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a02:	8b3b      	ldrh	r3, [r7, #24]
 8004a04:	ee07 3a90 	vmov	s15, r3
 8004a08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a0c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004a10:	ee16 0a90 	vmov	r0, s13
 8004a14:	f7fb fd98 	bl	8000548 <__aeabi_f2d>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05||d1==0||d2==0)
 8004a20:	a383      	add	r3, pc, #524	; (adr r3, 8004c30 <touch_Adjust+0x490>)
 8004a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004a2a:	f7fc f857 	bl	8000adc <__aeabi_dcmplt>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d10f      	bne.n	8004a54 <touch_Adjust+0x2b4>
 8004a34:	a380      	add	r3, pc, #512	; (adr r3, 8004c38 <touch_Adjust+0x498>)
 8004a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004a3e:	f7fc f86b 	bl	8000b18 <__aeabi_dcmpgt>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d105      	bne.n	8004a54 <touch_Adjust+0x2b4>
 8004a48:	8b7b      	ldrh	r3, [r7, #26]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <touch_Adjust+0x2b4>
 8004a4e:	8b3b      	ldrh	r3, [r7, #24]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d136      	bne.n	8004ac2 <touch_Adjust+0x322>
					{
						cnt=0;
 8004a54:	2300      	movs	r3, #0
 8004a56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8004a5a:	4b79      	ldr	r3, [pc, #484]	; (8004c40 <touch_Adjust+0x4a0>)
 8004a5c:	881b      	ldrh	r3, [r3, #0]
 8004a5e:	3b14      	subs	r3, #20
 8004a60:	b298      	uxth	r0, r3
 8004a62:	4b77      	ldr	r3, [pc, #476]	; (8004c40 <touch_Adjust+0x4a0>)
 8004a64:	885b      	ldrh	r3, [r3, #2]
 8004a66:	3b14      	subs	r3, #20
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a6e:	4619      	mov	r1, r3
 8004a70:	f7ff fd7c 	bl	800456c <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8004a74:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004a78:	2114      	movs	r1, #20
 8004a7a:	2014      	movs	r0, #20
 8004a7c:	f7ff fd76 	bl	800456c <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8004a80:	2300      	movs	r3, #0
 8004a82:	9302      	str	r3, [sp, #8]
 8004a84:	2310      	movs	r3, #16
 8004a86:	9301      	str	r3, [sp, #4]
 8004a88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004a92:	4a6c      	ldr	r2, [pc, #432]	; (8004c44 <touch_Adjust+0x4a4>)
 8004a94:	2128      	movs	r1, #40	; 0x28
 8004a96:	2005      	movs	r0, #5
 8004a98:	f7fd fcdc 	bl	8002454 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	9302      	str	r3, [sp, #8]
 8004aa0:	2310      	movs	r3, #16
 8004aa2:	9301      	str	r3, [sp, #4]
 8004aa4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004aae:	4a66      	ldr	r2, [pc, #408]	; (8004c48 <touch_Adjust+0x4a8>)
 8004ab0:	213c      	movs	r1, #60	; 0x3c
 8004ab2:	2005      	movs	r0, #5
 8004ab4:	f7fd fcce 	bl	8002454 <lcd_ShowStr>
						HAL_Delay(1000);
 8004ab8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004abc:	f000 fb22 	bl	8005104 <HAL_Delay>
 						continue;
 8004ac0:	e224      	b.n	8004f0c <touch_Adjust+0x76c>
					}
					tem1=abs(pos_temp[0][0]-pos_temp[2][0]);
 8004ac2:	883b      	ldrh	r3, [r7, #0]
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	893b      	ldrh	r3, [r7, #8]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	bfb8      	it	lt
 8004ace:	425b      	neglt	r3, r3
 8004ad0:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[2][1]);
 8004ad2:	887b      	ldrh	r3, [r7, #2]
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	897b      	ldrh	r3, [r7, #10]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	bfb8      	it	lt
 8004ade:	425b      	neglt	r3, r3
 8004ae0:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	fb03 f303 	mul.w	r3, r3, r3
 8004ae8:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	fb03 f303 	mul.w	r3, r3, r3
 8004af0:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8004af2:	6a3a      	ldr	r2, [r7, #32]
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	4413      	add	r3, r2
 8004af8:	4618      	mov	r0, r3
 8004afa:	f7fb fd03 	bl	8000504 <__aeabi_ui2d>
 8004afe:	4602      	mov	r2, r0
 8004b00:	460b      	mov	r3, r1
 8004b02:	ec43 2b10 	vmov	d0, r2, r3
 8004b06:	f005 ffdf 	bl	800aac8 <sqrt>
 8004b0a:	ec53 2b10 	vmov	r2, r3, d0
 8004b0e:	4610      	mov	r0, r2
 8004b10:	4619      	mov	r1, r3
 8004b12:	f7fc f821 	bl	8000b58 <__aeabi_d2uiz>
 8004b16:	4603      	mov	r3, r0
 8004b18:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[1][0]-pos_temp[3][0]);
 8004b1a:	88bb      	ldrh	r3, [r7, #4]
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	89bb      	ldrh	r3, [r7, #12]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	bfb8      	it	lt
 8004b26:	425b      	neglt	r3, r3
 8004b28:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[3][1]);
 8004b2a:	88fb      	ldrh	r3, [r7, #6]
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	89fb      	ldrh	r3, [r7, #14]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	bfb8      	it	lt
 8004b36:	425b      	neglt	r3, r3
 8004b38:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	fb03 f303 	mul.w	r3, r3, r3
 8004b40:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	fb03 f303 	mul.w	r3, r3, r3
 8004b48:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8004b4a:	6a3a      	ldr	r2, [r7, #32]
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	4413      	add	r3, r2
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7fb fcd7 	bl	8000504 <__aeabi_ui2d>
 8004b56:	4602      	mov	r2, r0
 8004b58:	460b      	mov	r3, r1
 8004b5a:	ec43 2b10 	vmov	d0, r2, r3
 8004b5e:	f005 ffb3 	bl	800aac8 <sqrt>
 8004b62:	ec53 2b10 	vmov	r2, r3, d0
 8004b66:	4610      	mov	r0, r2
 8004b68:	4619      	mov	r1, r3
 8004b6a:	f7fb fff5 	bl	8000b58 <__aeabi_d2uiz>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8004b72:	8b7b      	ldrh	r3, [r7, #26]
 8004b74:	ee07 3a90 	vmov	s15, r3
 8004b78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b7c:	8b3b      	ldrh	r3, [r7, #24]
 8004b7e:	ee07 3a90 	vmov	s15, r3
 8004b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b86:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b8a:	ee16 0a90 	vmov	r0, s13
 8004b8e:	f7fb fcdb 	bl	8000548 <__aeabi_f2d>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8004b9a:	a325      	add	r3, pc, #148	; (adr r3, 8004c30 <touch_Adjust+0x490>)
 8004b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004ba4:	f7fb ff9a 	bl	8000adc <__aeabi_dcmplt>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d109      	bne.n	8004bc2 <touch_Adjust+0x422>
 8004bae:	a322      	add	r3, pc, #136	; (adr r3, 8004c38 <touch_Adjust+0x498>)
 8004bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004bb8:	f7fb ffae 	bl	8000b18 <__aeabi_dcmpgt>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d044      	beq.n	8004c4c <touch_Adjust+0x4ac>
					{
						cnt=0;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8004bc8:	4b1d      	ldr	r3, [pc, #116]	; (8004c40 <touch_Adjust+0x4a0>)
 8004bca:	881b      	ldrh	r3, [r3, #0]
 8004bcc:	3b14      	subs	r3, #20
 8004bce:	b298      	uxth	r0, r3
 8004bd0:	4b1b      	ldr	r3, [pc, #108]	; (8004c40 <touch_Adjust+0x4a0>)
 8004bd2:	885b      	ldrh	r3, [r3, #2]
 8004bd4:	3b14      	subs	r3, #20
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bdc:	4619      	mov	r1, r3
 8004bde:	f7ff fcc5 	bl	800456c <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8004be2:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004be6:	2114      	movs	r1, #20
 8004be8:	2014      	movs	r0, #20
 8004bea:	f7ff fcbf 	bl	800456c <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8004bee:	2300      	movs	r3, #0
 8004bf0:	9302      	str	r3, [sp, #8]
 8004bf2:	2310      	movs	r3, #16
 8004bf4:	9301      	str	r3, [sp, #4]
 8004bf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bfa:	9300      	str	r3, [sp, #0]
 8004bfc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004c00:	4a10      	ldr	r2, [pc, #64]	; (8004c44 <touch_Adjust+0x4a4>)
 8004c02:	2128      	movs	r1, #40	; 0x28
 8004c04:	2005      	movs	r0, #5
 8004c06:	f7fd fc25 	bl	8002454 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	9302      	str	r3, [sp, #8]
 8004c0e:	2310      	movs	r3, #16
 8004c10:	9301      	str	r3, [sp, #4]
 8004c12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004c1c:	4a0a      	ldr	r2, [pc, #40]	; (8004c48 <touch_Adjust+0x4a8>)
 8004c1e:	213c      	movs	r1, #60	; 0x3c
 8004c20:	2005      	movs	r0, #5
 8004c22:	f7fd fc17 	bl	8002454 <lcd_ShowStr>
						HAL_Delay(1000);
 8004c26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c2a:	f000 fa6b 	bl	8005104 <HAL_Delay>
						continue;
 8004c2e:	e16d      	b.n	8004f0c <touch_Adjust+0x76c>
 8004c30:	66666666 	.word	0x66666666
 8004c34:	3fee6666 	.word	0x3fee6666
 8004c38:	cccccccd 	.word	0xcccccccd
 8004c3c:	3ff0cccc 	.word	0x3ff0cccc
 8004c40:	20000384 	.word	0x20000384
 8004c44:	0800ad98 	.word	0x0800ad98
 8004c48:	0800adb8 	.word	0x0800adb8
					}

					tem1=abs(pos_temp[1][0]-pos_temp[2][0]);
 8004c4c:	88bb      	ldrh	r3, [r7, #4]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	893b      	ldrh	r3, [r7, #8]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bfb8      	it	lt
 8004c58:	425b      	neglt	r3, r3
 8004c5a:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[2][1]);
 8004c5c:	88fb      	ldrh	r3, [r7, #6]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	897b      	ldrh	r3, [r7, #10]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	bfb8      	it	lt
 8004c68:	425b      	neglt	r3, r3
 8004c6a:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	fb03 f303 	mul.w	r3, r3, r3
 8004c72:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	fb03 f303 	mul.w	r3, r3, r3
 8004c7a:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8004c7c:	6a3a      	ldr	r2, [r7, #32]
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	4413      	add	r3, r2
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7fb fc3e 	bl	8000504 <__aeabi_ui2d>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	ec43 2b10 	vmov	d0, r2, r3
 8004c90:	f005 ff1a 	bl	800aac8 <sqrt>
 8004c94:	ec53 2b10 	vmov	r2, r3, d0
 8004c98:	4610      	mov	r0, r2
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	f7fb ff5c 	bl	8000b58 <__aeabi_d2uiz>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[0][0]-pos_temp[3][0]);
 8004ca4:	883b      	ldrh	r3, [r7, #0]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	89bb      	ldrh	r3, [r7, #12]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	bfb8      	it	lt
 8004cb0:	425b      	neglt	r3, r3
 8004cb2:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[3][1]);
 8004cb4:	887b      	ldrh	r3, [r7, #2]
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	89fb      	ldrh	r3, [r7, #14]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	bfb8      	it	lt
 8004cc0:	425b      	neglt	r3, r3
 8004cc2:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	fb03 f303 	mul.w	r3, r3, r3
 8004cca:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	fb03 f303 	mul.w	r3, r3, r3
 8004cd2:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8004cd4:	6a3a      	ldr	r2, [r7, #32]
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	4413      	add	r3, r2
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fb fc12 	bl	8000504 <__aeabi_ui2d>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	ec43 2b10 	vmov	d0, r2, r3
 8004ce8:	f005 feee 	bl	800aac8 <sqrt>
 8004cec:	ec53 2b10 	vmov	r2, r3, d0
 8004cf0:	4610      	mov	r0, r2
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	f7fb ff30 	bl	8000b58 <__aeabi_d2uiz>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8004cfc:	8b7b      	ldrh	r3, [r7, #26]
 8004cfe:	ee07 3a90 	vmov	s15, r3
 8004d02:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d06:	8b3b      	ldrh	r3, [r7, #24]
 8004d08:	ee07 3a90 	vmov	s15, r3
 8004d0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d10:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004d14:	ee16 0a90 	vmov	r0, s13
 8004d18:	f7fb fc16 	bl	8000548 <__aeabi_f2d>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	460b      	mov	r3, r1
 8004d20:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8004d24:	a383      	add	r3, pc, #524	; (adr r3, 8004f34 <touch_Adjust+0x794>)
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004d2e:	f7fb fed5 	bl	8000adc <__aeabi_dcmplt>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d109      	bne.n	8004d4c <touch_Adjust+0x5ac>
 8004d38:	a380      	add	r3, pc, #512	; (adr r3, 8004f3c <touch_Adjust+0x79c>)
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004d42:	f7fb fee9 	bl	8000b18 <__aeabi_dcmpgt>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d036      	beq.n	8004dba <touch_Adjust+0x61a>
					{
						cnt=0;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8004d52:	4b71      	ldr	r3, [pc, #452]	; (8004f18 <touch_Adjust+0x778>)
 8004d54:	881b      	ldrh	r3, [r3, #0]
 8004d56:	3b14      	subs	r3, #20
 8004d58:	b298      	uxth	r0, r3
 8004d5a:	4b6f      	ldr	r3, [pc, #444]	; (8004f18 <touch_Adjust+0x778>)
 8004d5c:	885b      	ldrh	r3, [r3, #2]
 8004d5e:	3b14      	subs	r3, #20
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d66:	4619      	mov	r1, r3
 8004d68:	f7ff fc00 	bl	800456c <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8004d6c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004d70:	2114      	movs	r1, #20
 8004d72:	2014      	movs	r0, #20
 8004d74:	f7ff fbfa 	bl	800456c <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8004d78:	2300      	movs	r3, #0
 8004d7a:	9302      	str	r3, [sp, #8]
 8004d7c:	2310      	movs	r3, #16
 8004d7e:	9301      	str	r3, [sp, #4]
 8004d80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004d8a:	4a64      	ldr	r2, [pc, #400]	; (8004f1c <touch_Adjust+0x77c>)
 8004d8c:	2128      	movs	r1, #40	; 0x28
 8004d8e:	2005      	movs	r0, #5
 8004d90:	f7fd fb60 	bl	8002454 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8004d94:	2300      	movs	r3, #0
 8004d96:	9302      	str	r3, [sp, #8]
 8004d98:	2310      	movs	r3, #16
 8004d9a:	9301      	str	r3, [sp, #4]
 8004d9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004da6:	4a5e      	ldr	r2, [pc, #376]	; (8004f20 <touch_Adjust+0x780>)
 8004da8:	213c      	movs	r1, #60	; 0x3c
 8004daa:	2005      	movs	r0, #5
 8004dac:	f7fd fb52 	bl	8002454 <lcd_ShowStr>

						HAL_Delay(1000);
 8004db0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004db4:	f000 f9a6 	bl	8005104 <HAL_Delay>
 							continue;
 8004db8:	e0a8      	b.n	8004f0c <touch_Adjust+0x76c>
					}
					tp_dev.xfac=(float)(lcddev.width-40)/(pos_temp[1][0]-pos_temp[0][0]);
 8004dba:	4b57      	ldr	r3, [pc, #348]	; (8004f18 <touch_Adjust+0x778>)
 8004dbc:	881b      	ldrh	r3, [r3, #0]
 8004dbe:	3b28      	subs	r3, #40	; 0x28
 8004dc0:	ee07 3a90 	vmov	s15, r3
 8004dc4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004dc8:	88bb      	ldrh	r3, [r7, #4]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	883b      	ldrh	r3, [r7, #0]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	ee07 3a90 	vmov	s15, r3
 8004dd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004dd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ddc:	4b51      	ldr	r3, [pc, #324]	; (8004f24 <touch_Adjust+0x784>)
 8004dde:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					tp_dev.xoff=(lcddev.width-tp_dev.xfac*(pos_temp[1][0]+pos_temp[0][0]))/2;
 8004de2:	4b4d      	ldr	r3, [pc, #308]	; (8004f18 <touch_Adjust+0x778>)
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	ee07 3a90 	vmov	s15, r3
 8004dea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004dee:	4b4d      	ldr	r3, [pc, #308]	; (8004f24 <touch_Adjust+0x784>)
 8004df0:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8004df4:	88bb      	ldrh	r3, [r7, #4]
 8004df6:	461a      	mov	r2, r3
 8004df8:	883b      	ldrh	r3, [r7, #0]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	ee07 3a90 	vmov	s15, r3
 8004e00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e0c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004e10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e18:	ee17 3a90 	vmov	r3, s15
 8004e1c:	b21a      	sxth	r2, r3
 8004e1e:	4b41      	ldr	r3, [pc, #260]	; (8004f24 <touch_Adjust+0x784>)
 8004e20:	859a      	strh	r2, [r3, #44]	; 0x2c

					tp_dev.yfac=(float)(lcddev.height-40)/(pos_temp[2][1]-pos_temp[0][1]);
 8004e22:	4b3d      	ldr	r3, [pc, #244]	; (8004f18 <touch_Adjust+0x778>)
 8004e24:	885b      	ldrh	r3, [r3, #2]
 8004e26:	3b28      	subs	r3, #40	; 0x28
 8004e28:	ee07 3a90 	vmov	s15, r3
 8004e2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e30:	897b      	ldrh	r3, [r7, #10]
 8004e32:	461a      	mov	r2, r3
 8004e34:	887b      	ldrh	r3, [r7, #2]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	ee07 3a90 	vmov	s15, r3
 8004e3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e44:	4b37      	ldr	r3, [pc, #220]	; (8004f24 <touch_Adjust+0x784>)
 8004e46:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
					tp_dev.yoff=(lcddev.height-tp_dev.yfac*(pos_temp[2][1]+pos_temp[0][1]))/2;
 8004e4a:	4b33      	ldr	r3, [pc, #204]	; (8004f18 <touch_Adjust+0x778>)
 8004e4c:	885b      	ldrh	r3, [r3, #2]
 8004e4e:	ee07 3a90 	vmov	s15, r3
 8004e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e56:	4b33      	ldr	r3, [pc, #204]	; (8004f24 <touch_Adjust+0x784>)
 8004e58:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8004e5c:	897b      	ldrh	r3, [r7, #10]
 8004e5e:	461a      	mov	r2, r3
 8004e60:	887b      	ldrh	r3, [r7, #2]
 8004e62:	4413      	add	r3, r2
 8004e64:	ee07 3a90 	vmov	s15, r3
 8004e68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e74:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004e78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e80:	ee17 3a90 	vmov	r3, s15
 8004e84:	b21a      	sxth	r2, r3
 8004e86:	4b27      	ldr	r3, [pc, #156]	; (8004f24 <touch_Adjust+0x784>)
 8004e88:	85da      	strh	r2, [r3, #46]	; 0x2e

					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8004e8a:	4b23      	ldr	r3, [pc, #140]	; (8004f18 <touch_Adjust+0x778>)
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	3b14      	subs	r3, #20
 8004e90:	b298      	uxth	r0, r3
 8004e92:	4b21      	ldr	r3, [pc, #132]	; (8004f18 <touch_Adjust+0x778>)
 8004e94:	885b      	ldrh	r3, [r3, #2]
 8004e96:	3b14      	subs	r3, #20
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	f7ff fb64 	bl	800456c <TP_Drow_Touch_Point>
					lcd_ShowStr(5,40,"Touch Screen Adjust OK!      ",RED,WHITE,16,0);
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	9302      	str	r3, [sp, #8]
 8004ea8:	2310      	movs	r3, #16
 8004eaa:	9301      	str	r3, [sp, #4]
 8004eac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004eb6:	4a1c      	ldr	r2, [pc, #112]	; (8004f28 <touch_Adjust+0x788>)
 8004eb8:	2128      	movs	r1, #40	; 0x28
 8004eba:	2005      	movs	r0, #5
 8004ebc:	f7fd faca 	bl	8002454 <lcd_ShowStr>
					lcd_ShowStr(5,60,"                             ",RED,WHITE,16,0);
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	9302      	str	r3, [sp, #8]
 8004ec4:	2310      	movs	r3, #16
 8004ec6:	9301      	str	r3, [sp, #4]
 8004ec8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004ed2:	4a16      	ldr	r2, [pc, #88]	; (8004f2c <touch_Adjust+0x78c>)
 8004ed4:	213c      	movs	r1, #60	; 0x3c
 8004ed6:	2005      	movs	r0, #5
 8004ed8:	f7fd fabc 	bl	8002454 <lcd_ShowStr>
					HAL_Delay(1000);
 8004edc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ee0:	f000 f910 	bl	8005104 <HAL_Delay>
 					lcd_ShowStr(5,40,"                       ",RED,WHITE,16,0);
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	9302      	str	r3, [sp, #8]
 8004ee8:	2310      	movs	r3, #16
 8004eea:	9301      	str	r3, [sp, #4]
 8004eec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004ef6:	4a0e      	ldr	r2, [pc, #56]	; (8004f30 <touch_Adjust+0x790>)
 8004ef8:	2128      	movs	r1, #40	; 0x28
 8004efa:	2005      	movs	r0, #5
 8004efc:	f7fd faaa 	bl	8002454 <lcd_ShowStr>
					TP_Save_Adjdata();
 8004f00:	f7ff fc22 	bl	8004748 <TP_Save_Adjdata>
					TP_Get_Adjdata();
 8004f04:	f7ff fc30 	bl	8004768 <TP_Get_Adjdata>
					return;
 8004f08:	e001      	b.n	8004f0e <touch_Adjust+0x76e>
			}
		}
 8004f0a:	bf00      	nop
		HAL_Delay(50);
 8004f0c:	e494      	b.n	8004838 <touch_Adjust+0x98>
 	}
}
 8004f0e:	3728      	adds	r7, #40	; 0x28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	f3af 8000 	nop.w
 8004f18:	20000384 	.word	0x20000384
 8004f1c:	0800ad98 	.word	0x0800ad98
 8004f20:	0800adb8 	.word	0x0800adb8
 8004f24:	200000d8 	.word	0x200000d8
 8004f28:	0800add8 	.word	0x0800add8
 8004f2c:	0800adf8 	.word	0x0800adf8
 8004f30:	0800ae18 	.word	0x0800ae18
 8004f34:	66666666 	.word	0x66666666
 8004f38:	3fee6666 	.word	0x3fee6666
 8004f3c:	cccccccd 	.word	0xcccccccd
 8004f40:	3ff0cccc 	.word	0x3ff0cccc

08004f44 <touch_init>:

void touch_init(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
	TP_Read_XY(&tp_dev.x[0],&tp_dev.y[0]);
 8004f48:	4904      	ldr	r1, [pc, #16]	; (8004f5c <touch_init+0x18>)
 8004f4a:	4805      	ldr	r0, [pc, #20]	; (8004f60 <touch_init+0x1c>)
 8004f4c:	f7ff fa8a 	bl	8004464 <TP_Read_XY>
	at24c_init();
 8004f50:	f7fc f8c2 	bl	80010d8 <at24c_init>
	TP_Get_Adjdata();
 8004f54:	f7ff fc08 	bl	8004768 <TP_Get_Adjdata>
}
 8004f58:	bf00      	nop
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	200000ee 	.word	0x200000ee
 8004f60:	200000e4 	.word	0x200000e4

08004f64 <touch_Scan>:

void touch_Scan(){
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
	  tp_dev.scan(0);
 8004f68:	4b02      	ldr	r3, [pc, #8]	; (8004f74 <touch_Scan+0x10>)
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	4798      	blx	r3
}
 8004f70:	bf00      	nop
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	200000d8 	.word	0x200000d8

08004f78 <touch_IsTouched>:

uint8_t touch_IsTouched(){
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == 0;
 8004f7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f80:	4805      	ldr	r0, [pc, #20]	; (8004f98 <touch_IsTouched+0x20>)
 8004f82:	f001 f9af 	bl	80062e4 <HAL_GPIO_ReadPin>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	bf0c      	ite	eq
 8004f8c:	2301      	moveq	r3, #1
 8004f8e:	2300      	movne	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	40020800 	.word	0x40020800

08004f9c <touch_GetX>:

uint16_t touch_GetX(){
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
	return tp_dev.x[0];
 8004fa0:	4b03      	ldr	r3, [pc, #12]	; (8004fb0 <touch_GetX+0x14>)
 8004fa2:	899b      	ldrh	r3, [r3, #12]
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	200000d8 	.word	0x200000d8

08004fb4 <touch_GetY>:

uint16_t touch_GetY(){
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
	return tp_dev.y[0];
 8004fb8:	4b03      	ldr	r3, [pc, #12]	; (8004fc8 <touch_GetY+0x14>)
 8004fba:	8adb      	ldrh	r3, [r3, #22]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	200000d8 	.word	0x200000d8

08004fcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005004 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004fd0:	480d      	ldr	r0, [pc, #52]	; (8005008 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004fd2:	490e      	ldr	r1, [pc, #56]	; (800500c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004fd4:	4a0e      	ldr	r2, [pc, #56]	; (8005010 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004fd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004fd8:	e002      	b.n	8004fe0 <LoopCopyDataInit>

08004fda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fde:	3304      	adds	r3, #4

08004fe0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004fe0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004fe2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004fe4:	d3f9      	bcc.n	8004fda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004fe6:	4a0b      	ldr	r2, [pc, #44]	; (8005014 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004fe8:	4c0b      	ldr	r4, [pc, #44]	; (8005018 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004fea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004fec:	e001      	b.n	8004ff2 <LoopFillZerobss>

08004fee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004fee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ff0:	3204      	adds	r2, #4

08004ff2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ff2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ff4:	d3fb      	bcc.n	8004fee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004ff6:	f7fd fddb 	bl	8002bb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ffa:	f004 fb25 	bl	8009648 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ffe:	f7fd fae3 	bl	80025c8 <main>
  bx  lr    
 8005002:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005004:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800500c:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8005010:	08011f74 	.word	0x08011f74
  ldr r2, =_sbss
 8005014:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8005018:	200006bc 	.word	0x200006bc

0800501c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800501c:	e7fe      	b.n	800501c <ADC_IRQHandler>
	...

08005020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005024:	4b0e      	ldr	r3, [pc, #56]	; (8005060 <HAL_Init+0x40>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a0d      	ldr	r2, [pc, #52]	; (8005060 <HAL_Init+0x40>)
 800502a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800502e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005030:	4b0b      	ldr	r3, [pc, #44]	; (8005060 <HAL_Init+0x40>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a0a      	ldr	r2, [pc, #40]	; (8005060 <HAL_Init+0x40>)
 8005036:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800503a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800503c:	4b08      	ldr	r3, [pc, #32]	; (8005060 <HAL_Init+0x40>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a07      	ldr	r2, [pc, #28]	; (8005060 <HAL_Init+0x40>)
 8005042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005046:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005048:	2003      	movs	r0, #3
 800504a:	f000 fc83 	bl	8005954 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800504e:	200f      	movs	r0, #15
 8005050:	f000 f808 	bl	8005064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005054:	f7fd fc80 	bl	8002958 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	40023c00 	.word	0x40023c00

08005064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800506c:	4b12      	ldr	r3, [pc, #72]	; (80050b8 <HAL_InitTick+0x54>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4b12      	ldr	r3, [pc, #72]	; (80050bc <HAL_InitTick+0x58>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	4619      	mov	r1, r3
 8005076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800507a:	fbb3 f3f1 	udiv	r3, r3, r1
 800507e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005082:	4618      	mov	r0, r3
 8005084:	f000 fc9b 	bl	80059be <HAL_SYSTICK_Config>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e00e      	b.n	80050b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b0f      	cmp	r3, #15
 8005096:	d80a      	bhi.n	80050ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005098:	2200      	movs	r2, #0
 800509a:	6879      	ldr	r1, [r7, #4]
 800509c:	f04f 30ff 	mov.w	r0, #4294967295
 80050a0:	f000 fc63 	bl	800596a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050a4:	4a06      	ldr	r2, [pc, #24]	; (80050c0 <HAL_InitTick+0x5c>)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
 80050ac:	e000      	b.n	80050b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3708      	adds	r7, #8
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	20000000 	.word	0x20000000
 80050bc:	20000114 	.word	0x20000114
 80050c0:	20000110 	.word	0x20000110

080050c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050c8:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <HAL_IncTick+0x20>)
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	461a      	mov	r2, r3
 80050ce:	4b06      	ldr	r3, [pc, #24]	; (80050e8 <HAL_IncTick+0x24>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4413      	add	r3, r2
 80050d4:	4a04      	ldr	r2, [pc, #16]	; (80050e8 <HAL_IncTick+0x24>)
 80050d6:	6013      	str	r3, [r2, #0]
}
 80050d8:	bf00      	nop
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000114 	.word	0x20000114
 80050e8:	200006a8 	.word	0x200006a8

080050ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return uwTick;
 80050f0:	4b03      	ldr	r3, [pc, #12]	; (8005100 <HAL_GetTick+0x14>)
 80050f2:	681b      	ldr	r3, [r3, #0]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	200006a8 	.word	0x200006a8

08005104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800510c:	f7ff ffee 	bl	80050ec <HAL_GetTick>
 8005110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511c:	d005      	beq.n	800512a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800511e:	4b0a      	ldr	r3, [pc, #40]	; (8005148 <HAL_Delay+0x44>)
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	461a      	mov	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	4413      	add	r3, r2
 8005128:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800512a:	bf00      	nop
 800512c:	f7ff ffde 	bl	80050ec <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	429a      	cmp	r2, r3
 800513a:	d8f7      	bhi.n	800512c <HAL_Delay+0x28>
  {
  }
}
 800513c:	bf00      	nop
 800513e:	bf00      	nop
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	20000114 	.word	0x20000114

0800514c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005154:	2300      	movs	r3, #0
 8005156:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e033      	b.n	80051ca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d109      	bne.n	800517e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7fb ff20 	bl	8000fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005182:	f003 0310 	and.w	r3, r3, #16
 8005186:	2b00      	cmp	r3, #0
 8005188:	d118      	bne.n	80051bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005192:	f023 0302 	bic.w	r3, r3, #2
 8005196:	f043 0202 	orr.w	r2, r3, #2
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 fa0c 	bl	80055bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	f023 0303 	bic.w	r3, r3, #3
 80051b2:	f043 0201 	orr.w	r2, r3, #1
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	641a      	str	r2, [r3, #64]	; 0x40
 80051ba:	e001      	b.n	80051c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3710      	adds	r7, #16
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
	...

080051d4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80051dc:	2300      	movs	r3, #0
 80051de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d101      	bne.n	80051ee <HAL_ADC_Start+0x1a>
 80051ea:	2302      	movs	r3, #2
 80051ec:	e0b2      	b.n	8005354 <HAL_ADC_Start+0x180>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	2b01      	cmp	r3, #1
 8005202:	d018      	beq.n	8005236 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689a      	ldr	r2, [r3, #8]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005214:	4b52      	ldr	r3, [pc, #328]	; (8005360 <HAL_ADC_Start+0x18c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a52      	ldr	r2, [pc, #328]	; (8005364 <HAL_ADC_Start+0x190>)
 800521a:	fba2 2303 	umull	r2, r3, r2, r3
 800521e:	0c9a      	lsrs	r2, r3, #18
 8005220:	4613      	mov	r3, r2
 8005222:	005b      	lsls	r3, r3, #1
 8005224:	4413      	add	r3, r2
 8005226:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005228:	e002      	b.n	8005230 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	3b01      	subs	r3, #1
 800522e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1f9      	bne.n	800522a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b01      	cmp	r3, #1
 8005242:	d17a      	bne.n	800533a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005248:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005262:	2b00      	cmp	r3, #0
 8005264:	d007      	beq.n	8005276 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800526e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800527e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005282:	d106      	bne.n	8005292 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005288:	f023 0206 	bic.w	r2, r3, #6
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	645a      	str	r2, [r3, #68]	; 0x44
 8005290:	e002      	b.n	8005298 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052a0:	4b31      	ldr	r3, [pc, #196]	; (8005368 <HAL_ADC_Start+0x194>)
 80052a2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80052ac:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f003 031f 	and.w	r3, r3, #31
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d12a      	bne.n	8005310 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a2b      	ldr	r2, [pc, #172]	; (800536c <HAL_ADC_Start+0x198>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d015      	beq.n	80052f0 <HAL_ADC_Start+0x11c>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a29      	ldr	r2, [pc, #164]	; (8005370 <HAL_ADC_Start+0x19c>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d105      	bne.n	80052da <HAL_ADC_Start+0x106>
 80052ce:	4b26      	ldr	r3, [pc, #152]	; (8005368 <HAL_ADC_Start+0x194>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f003 031f 	and.w	r3, r3, #31
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00a      	beq.n	80052f0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a25      	ldr	r2, [pc, #148]	; (8005374 <HAL_ADC_Start+0x1a0>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d136      	bne.n	8005352 <HAL_ADC_Start+0x17e>
 80052e4:	4b20      	ldr	r3, [pc, #128]	; (8005368 <HAL_ADC_Start+0x194>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	f003 0310 	and.w	r3, r3, #16
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d130      	bne.n	8005352 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d129      	bne.n	8005352 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	689a      	ldr	r2, [r3, #8]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800530c:	609a      	str	r2, [r3, #8]
 800530e:	e020      	b.n	8005352 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a15      	ldr	r2, [pc, #84]	; (800536c <HAL_ADC_Start+0x198>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d11b      	bne.n	8005352 <HAL_ADC_Start+0x17e>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d114      	bne.n	8005352 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005336:	609a      	str	r2, [r3, #8]
 8005338:	e00b      	b.n	8005352 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f043 0210 	orr.w	r2, r3, #16
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800534a:	f043 0201 	orr.w	r2, r3, #1
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr
 8005360:	20000000 	.word	0x20000000
 8005364:	431bde83 	.word	0x431bde83
 8005368:	40012300 	.word	0x40012300
 800536c:	40012000 	.word	0x40012000
 8005370:	40012100 	.word	0x40012100
 8005374:	40012200 	.word	0x40012200

08005378 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800538c:	2b01      	cmp	r3, #1
 800538e:	d101      	bne.n	8005394 <HAL_ADC_ConfigChannel+0x1c>
 8005390:	2302      	movs	r3, #2
 8005392:	e105      	b.n	80055a0 <HAL_ADC_ConfigChannel+0x228>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2b09      	cmp	r3, #9
 80053a2:	d925      	bls.n	80053f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68d9      	ldr	r1, [r3, #12]
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	461a      	mov	r2, r3
 80053b2:	4613      	mov	r3, r2
 80053b4:	005b      	lsls	r3, r3, #1
 80053b6:	4413      	add	r3, r2
 80053b8:	3b1e      	subs	r3, #30
 80053ba:	2207      	movs	r2, #7
 80053bc:	fa02 f303 	lsl.w	r3, r2, r3
 80053c0:	43da      	mvns	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	400a      	ands	r2, r1
 80053c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68d9      	ldr	r1, [r3, #12]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	4618      	mov	r0, r3
 80053dc:	4603      	mov	r3, r0
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	4403      	add	r3, r0
 80053e2:	3b1e      	subs	r3, #30
 80053e4:	409a      	lsls	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	60da      	str	r2, [r3, #12]
 80053ee:	e022      	b.n	8005436 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6919      	ldr	r1, [r3, #16]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	461a      	mov	r2, r3
 80053fe:	4613      	mov	r3, r2
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	4413      	add	r3, r2
 8005404:	2207      	movs	r2, #7
 8005406:	fa02 f303 	lsl.w	r3, r2, r3
 800540a:	43da      	mvns	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	400a      	ands	r2, r1
 8005412:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6919      	ldr	r1, [r3, #16]
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	b29b      	uxth	r3, r3
 8005424:	4618      	mov	r0, r3
 8005426:	4603      	mov	r3, r0
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	4403      	add	r3, r0
 800542c:	409a      	lsls	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b06      	cmp	r3, #6
 800543c:	d824      	bhi.n	8005488 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	4613      	mov	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	3b05      	subs	r3, #5
 8005450:	221f      	movs	r2, #31
 8005452:	fa02 f303 	lsl.w	r3, r2, r3
 8005456:	43da      	mvns	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	400a      	ands	r2, r1
 800545e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	b29b      	uxth	r3, r3
 800546c:	4618      	mov	r0, r3
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	4613      	mov	r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4413      	add	r3, r2
 8005478:	3b05      	subs	r3, #5
 800547a:	fa00 f203 	lsl.w	r2, r0, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	635a      	str	r2, [r3, #52]	; 0x34
 8005486:	e04c      	b.n	8005522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2b0c      	cmp	r3, #12
 800548e:	d824      	bhi.n	80054da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	4413      	add	r3, r2
 80054a0:	3b23      	subs	r3, #35	; 0x23
 80054a2:	221f      	movs	r2, #31
 80054a4:	fa02 f303 	lsl.w	r3, r2, r3
 80054a8:	43da      	mvns	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	400a      	ands	r2, r1
 80054b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	b29b      	uxth	r3, r3
 80054be:	4618      	mov	r0, r3
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	4613      	mov	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4413      	add	r3, r2
 80054ca:	3b23      	subs	r3, #35	; 0x23
 80054cc:	fa00 f203 	lsl.w	r2, r0, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	631a      	str	r2, [r3, #48]	; 0x30
 80054d8:	e023      	b.n	8005522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	4613      	mov	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	4413      	add	r3, r2
 80054ea:	3b41      	subs	r3, #65	; 0x41
 80054ec:	221f      	movs	r2, #31
 80054ee:	fa02 f303 	lsl.w	r3, r2, r3
 80054f2:	43da      	mvns	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	400a      	ands	r2, r1
 80054fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	b29b      	uxth	r3, r3
 8005508:	4618      	mov	r0, r3
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	4613      	mov	r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4413      	add	r3, r2
 8005514:	3b41      	subs	r3, #65	; 0x41
 8005516:	fa00 f203 	lsl.w	r2, r0, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005522:	4b22      	ldr	r3, [pc, #136]	; (80055ac <HAL_ADC_ConfigChannel+0x234>)
 8005524:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a21      	ldr	r2, [pc, #132]	; (80055b0 <HAL_ADC_ConfigChannel+0x238>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d109      	bne.n	8005544 <HAL_ADC_ConfigChannel+0x1cc>
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2b12      	cmp	r3, #18
 8005536:	d105      	bne.n	8005544 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a19      	ldr	r2, [pc, #100]	; (80055b0 <HAL_ADC_ConfigChannel+0x238>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d123      	bne.n	8005596 <HAL_ADC_ConfigChannel+0x21e>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2b10      	cmp	r3, #16
 8005554:	d003      	beq.n	800555e <HAL_ADC_ConfigChannel+0x1e6>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2b11      	cmp	r3, #17
 800555c:	d11b      	bne.n	8005596 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b10      	cmp	r3, #16
 8005570:	d111      	bne.n	8005596 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005572:	4b10      	ldr	r3, [pc, #64]	; (80055b4 <HAL_ADC_ConfigChannel+0x23c>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a10      	ldr	r2, [pc, #64]	; (80055b8 <HAL_ADC_ConfigChannel+0x240>)
 8005578:	fba2 2303 	umull	r2, r3, r2, r3
 800557c:	0c9a      	lsrs	r2, r3, #18
 800557e:	4613      	mov	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4413      	add	r3, r2
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005588:	e002      	b.n	8005590 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	3b01      	subs	r3, #1
 800558e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1f9      	bne.n	800558a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	40012300 	.word	0x40012300
 80055b0:	40012000 	.word	0x40012000
 80055b4:	20000000 	.word	0x20000000
 80055b8:	431bde83 	.word	0x431bde83

080055bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055bc:	b480      	push	{r7}
 80055be:	b085      	sub	sp, #20
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055c4:	4b79      	ldr	r3, [pc, #484]	; (80057ac <ADC_Init+0x1f0>)
 80055c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	431a      	orrs	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6859      	ldr	r1, [r3, #4]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	021a      	lsls	r2, r3, #8
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005614:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6859      	ldr	r1, [r3, #4]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	430a      	orrs	r2, r1
 8005626:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689a      	ldr	r2, [r3, #8]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005636:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6899      	ldr	r1, [r3, #8]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68da      	ldr	r2, [r3, #12]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564e:	4a58      	ldr	r2, [pc, #352]	; (80057b0 <ADC_Init+0x1f4>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d022      	beq.n	800569a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689a      	ldr	r2, [r3, #8]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005662:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6899      	ldr	r1, [r3, #8]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005684:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6899      	ldr	r1, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	609a      	str	r2, [r3, #8]
 8005698:	e00f      	b.n	80056ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	689a      	ldr	r2, [r3, #8]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80056a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689a      	ldr	r2, [r3, #8]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80056b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689a      	ldr	r2, [r3, #8]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0202 	bic.w	r2, r2, #2
 80056c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	6899      	ldr	r1, [r3, #8]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	7e1b      	ldrb	r3, [r3, #24]
 80056d4:	005a      	lsls	r2, r3, #1
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	430a      	orrs	r2, r1
 80056dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d01b      	beq.n	8005720 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005706:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6859      	ldr	r1, [r3, #4]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005712:	3b01      	subs	r3, #1
 8005714:	035a      	lsls	r2, r3, #13
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	605a      	str	r2, [r3, #4]
 800571e:	e007      	b.n	8005730 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800572e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800573e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	69db      	ldr	r3, [r3, #28]
 800574a:	3b01      	subs	r3, #1
 800574c:	051a      	lsls	r2, r3, #20
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	430a      	orrs	r2, r1
 8005754:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	689a      	ldr	r2, [r3, #8]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005764:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6899      	ldr	r1, [r3, #8]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005772:	025a      	lsls	r2, r3, #9
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	430a      	orrs	r2, r1
 800577a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800578a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	6899      	ldr	r1, [r3, #8]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	029a      	lsls	r2, r3, #10
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	609a      	str	r2, [r3, #8]
}
 80057a0:	bf00      	nop
 80057a2:	3714      	adds	r7, #20
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr
 80057ac:	40012300 	.word	0x40012300
 80057b0:	0f000001 	.word	0x0f000001

080057b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f003 0307 	and.w	r3, r3, #7
 80057c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057c4:	4b0c      	ldr	r3, [pc, #48]	; (80057f8 <__NVIC_SetPriorityGrouping+0x44>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80057d0:	4013      	ands	r3, r2
 80057d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057e6:	4a04      	ldr	r2, [pc, #16]	; (80057f8 <__NVIC_SetPriorityGrouping+0x44>)
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	60d3      	str	r3, [r2, #12]
}
 80057ec:	bf00      	nop
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	e000ed00 	.word	0xe000ed00

080057fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005800:	4b04      	ldr	r3, [pc, #16]	; (8005814 <__NVIC_GetPriorityGrouping+0x18>)
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	0a1b      	lsrs	r3, r3, #8
 8005806:	f003 0307 	and.w	r3, r3, #7
}
 800580a:	4618      	mov	r0, r3
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr
 8005814:	e000ed00 	.word	0xe000ed00

08005818 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	4603      	mov	r3, r0
 8005820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005826:	2b00      	cmp	r3, #0
 8005828:	db0b      	blt.n	8005842 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800582a:	79fb      	ldrb	r3, [r7, #7]
 800582c:	f003 021f 	and.w	r2, r3, #31
 8005830:	4907      	ldr	r1, [pc, #28]	; (8005850 <__NVIC_EnableIRQ+0x38>)
 8005832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005836:	095b      	lsrs	r3, r3, #5
 8005838:	2001      	movs	r0, #1
 800583a:	fa00 f202 	lsl.w	r2, r0, r2
 800583e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005842:	bf00      	nop
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	e000e100 	.word	0xe000e100

08005854 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	4603      	mov	r3, r0
 800585c:	6039      	str	r1, [r7, #0]
 800585e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005864:	2b00      	cmp	r3, #0
 8005866:	db0a      	blt.n	800587e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	b2da      	uxtb	r2, r3
 800586c:	490c      	ldr	r1, [pc, #48]	; (80058a0 <__NVIC_SetPriority+0x4c>)
 800586e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005872:	0112      	lsls	r2, r2, #4
 8005874:	b2d2      	uxtb	r2, r2
 8005876:	440b      	add	r3, r1
 8005878:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800587c:	e00a      	b.n	8005894 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	b2da      	uxtb	r2, r3
 8005882:	4908      	ldr	r1, [pc, #32]	; (80058a4 <__NVIC_SetPriority+0x50>)
 8005884:	79fb      	ldrb	r3, [r7, #7]
 8005886:	f003 030f 	and.w	r3, r3, #15
 800588a:	3b04      	subs	r3, #4
 800588c:	0112      	lsls	r2, r2, #4
 800588e:	b2d2      	uxtb	r2, r2
 8005890:	440b      	add	r3, r1
 8005892:	761a      	strb	r2, [r3, #24]
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	e000e100 	.word	0xe000e100
 80058a4:	e000ed00 	.word	0xe000ed00

080058a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b089      	sub	sp, #36	; 0x24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f003 0307 	and.w	r3, r3, #7
 80058ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	f1c3 0307 	rsb	r3, r3, #7
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	bf28      	it	cs
 80058c6:	2304      	movcs	r3, #4
 80058c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	3304      	adds	r3, #4
 80058ce:	2b06      	cmp	r3, #6
 80058d0:	d902      	bls.n	80058d8 <NVIC_EncodePriority+0x30>
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	3b03      	subs	r3, #3
 80058d6:	e000      	b.n	80058da <NVIC_EncodePriority+0x32>
 80058d8:	2300      	movs	r3, #0
 80058da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058dc:	f04f 32ff 	mov.w	r2, #4294967295
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	fa02 f303 	lsl.w	r3, r2, r3
 80058e6:	43da      	mvns	r2, r3
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	401a      	ands	r2, r3
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058f0:	f04f 31ff 	mov.w	r1, #4294967295
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	fa01 f303 	lsl.w	r3, r1, r3
 80058fa:	43d9      	mvns	r1, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005900:	4313      	orrs	r3, r2
         );
}
 8005902:	4618      	mov	r0, r3
 8005904:	3724      	adds	r7, #36	; 0x24
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
	...

08005910 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	3b01      	subs	r3, #1
 800591c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005920:	d301      	bcc.n	8005926 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005922:	2301      	movs	r3, #1
 8005924:	e00f      	b.n	8005946 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005926:	4a0a      	ldr	r2, [pc, #40]	; (8005950 <SysTick_Config+0x40>)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	3b01      	subs	r3, #1
 800592c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800592e:	210f      	movs	r1, #15
 8005930:	f04f 30ff 	mov.w	r0, #4294967295
 8005934:	f7ff ff8e 	bl	8005854 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005938:	4b05      	ldr	r3, [pc, #20]	; (8005950 <SysTick_Config+0x40>)
 800593a:	2200      	movs	r2, #0
 800593c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800593e:	4b04      	ldr	r3, [pc, #16]	; (8005950 <SysTick_Config+0x40>)
 8005940:	2207      	movs	r2, #7
 8005942:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	e000e010 	.word	0xe000e010

08005954 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7ff ff29 	bl	80057b4 <__NVIC_SetPriorityGrouping>
}
 8005962:	bf00      	nop
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800596a:	b580      	push	{r7, lr}
 800596c:	b086      	sub	sp, #24
 800596e:	af00      	add	r7, sp, #0
 8005970:	4603      	mov	r3, r0
 8005972:	60b9      	str	r1, [r7, #8]
 8005974:	607a      	str	r2, [r7, #4]
 8005976:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005978:	2300      	movs	r3, #0
 800597a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800597c:	f7ff ff3e 	bl	80057fc <__NVIC_GetPriorityGrouping>
 8005980:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	68b9      	ldr	r1, [r7, #8]
 8005986:	6978      	ldr	r0, [r7, #20]
 8005988:	f7ff ff8e 	bl	80058a8 <NVIC_EncodePriority>
 800598c:	4602      	mov	r2, r0
 800598e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005992:	4611      	mov	r1, r2
 8005994:	4618      	mov	r0, r3
 8005996:	f7ff ff5d 	bl	8005854 <__NVIC_SetPriority>
}
 800599a:	bf00      	nop
 800599c:	3718      	adds	r7, #24
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b082      	sub	sp, #8
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	4603      	mov	r3, r0
 80059aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7ff ff31 	bl	8005818 <__NVIC_EnableIRQ>
}
 80059b6:	bf00      	nop
 80059b8:	3708      	adds	r7, #8
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b082      	sub	sp, #8
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7ff ffa2 	bl	8005910 <SysTick_Config>
 80059cc:	4603      	mov	r3, r0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
	...

080059d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80059e4:	f7ff fb82 	bl	80050ec <HAL_GetTick>
 80059e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d101      	bne.n	80059f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e099      	b.n	8005b28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2202      	movs	r2, #2
 80059f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f022 0201 	bic.w	r2, r2, #1
 8005a12:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a14:	e00f      	b.n	8005a36 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a16:	f7ff fb69 	bl	80050ec <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b05      	cmp	r3, #5
 8005a22:	d908      	bls.n	8005a36 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2220      	movs	r2, #32
 8005a28:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2203      	movs	r2, #3
 8005a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e078      	b.n	8005b28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1e8      	bne.n	8005a16 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	4b38      	ldr	r3, [pc, #224]	; (8005b30 <HAL_DMA_Init+0x158>)
 8005a50:	4013      	ands	r3, r2
 8005a52:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a62:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a82:	697a      	ldr	r2, [r7, #20]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	2b04      	cmp	r3, #4
 8005a8e:	d107      	bne.n	8005aa0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f023 0307 	bic.w	r3, r3, #7
 8005ab6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac6:	2b04      	cmp	r3, #4
 8005ac8:	d117      	bne.n	8005afa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00e      	beq.n	8005afa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f9e9 	bl	8005eb4 <DMA_CheckFifoParam>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d008      	beq.n	8005afa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2240      	movs	r2, #64	; 0x40
 8005aec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2201      	movs	r2, #1
 8005af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005af6:	2301      	movs	r3, #1
 8005af8:	e016      	b.n	8005b28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	697a      	ldr	r2, [r7, #20]
 8005b00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f9a0 	bl	8005e48 <DMA_CalcBaseAndBitshift>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b10:	223f      	movs	r2, #63	; 0x3f
 8005b12:	409a      	lsls	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3718      	adds	r7, #24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	f010803f 	.word	0xf010803f

08005b34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005b40:	4b8e      	ldr	r3, [pc, #568]	; (8005d7c <HAL_DMA_IRQHandler+0x248>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a8e      	ldr	r2, [pc, #568]	; (8005d80 <HAL_DMA_IRQHandler+0x24c>)
 8005b46:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4a:	0a9b      	lsrs	r3, r3, #10
 8005b4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b5e:	2208      	movs	r2, #8
 8005b60:	409a      	lsls	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	4013      	ands	r3, r2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d01a      	beq.n	8005ba0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0304 	and.w	r3, r3, #4
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d013      	beq.n	8005ba0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 0204 	bic.w	r2, r2, #4
 8005b86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b8c:	2208      	movs	r2, #8
 8005b8e:	409a      	lsls	r2, r3
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b98:	f043 0201 	orr.w	r2, r3, #1
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	409a      	lsls	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d012      	beq.n	8005bd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	695b      	ldr	r3, [r3, #20]
 8005bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00b      	beq.n	8005bd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	409a      	lsls	r2, r3
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bce:	f043 0202 	orr.w	r2, r3, #2
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bda:	2204      	movs	r2, #4
 8005bdc:	409a      	lsls	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	4013      	ands	r3, r2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d012      	beq.n	8005c0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d00b      	beq.n	8005c0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf8:	2204      	movs	r2, #4
 8005bfa:	409a      	lsls	r2, r3
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c04:	f043 0204 	orr.w	r2, r3, #4
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c10:	2210      	movs	r2, #16
 8005c12:	409a      	lsls	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4013      	ands	r3, r2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d043      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0308 	and.w	r3, r3, #8
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d03c      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c2e:	2210      	movs	r2, #16
 8005c30:	409a      	lsls	r2, r3
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d018      	beq.n	8005c76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d108      	bne.n	8005c64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d024      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	4798      	blx	r3
 8005c62:	e01f      	b.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d01b      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	4798      	blx	r3
 8005c74:	e016      	b.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d107      	bne.n	8005c94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0208 	bic.w	r2, r2, #8
 8005c92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca8:	2220      	movs	r2, #32
 8005caa:	409a      	lsls	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 808f 	beq.w	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0310 	and.w	r3, r3, #16
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 8087 	beq.w	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cca:	2220      	movs	r2, #32
 8005ccc:	409a      	lsls	r2, r3
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b05      	cmp	r3, #5
 8005cdc:	d136      	bne.n	8005d4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0216 	bic.w	r2, r2, #22
 8005cec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	695a      	ldr	r2, [r3, #20]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cfc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <HAL_DMA_IRQHandler+0x1da>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d007      	beq.n	8005d1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0208 	bic.w	r2, r2, #8
 8005d1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d22:	223f      	movs	r2, #63	; 0x3f
 8005d24:	409a      	lsls	r2, r3
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d07e      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	4798      	blx	r3
        }
        return;
 8005d4a:	e079      	b.n	8005e40 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d01d      	beq.n	8005d96 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10d      	bne.n	8005d84 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d031      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	4798      	blx	r3
 8005d78:	e02c      	b.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
 8005d7a:	bf00      	nop
 8005d7c:	20000000 	.word	0x20000000
 8005d80:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d023      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	4798      	blx	r3
 8005d94:	e01e      	b.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10f      	bne.n	8005dc4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0210 	bic.w	r2, r2, #16
 8005db2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d032      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d022      	beq.n	8005e2e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2205      	movs	r2, #5
 8005dec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f022 0201 	bic.w	r2, r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	3301      	adds	r3, #1
 8005e04:	60bb      	str	r3, [r7, #8]
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d307      	bcc.n	8005e1c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1f2      	bne.n	8005e00 <HAL_DMA_IRQHandler+0x2cc>
 8005e1a:	e000      	b.n	8005e1e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005e1c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	4798      	blx	r3
 8005e3e:	e000      	b.n	8005e42 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005e40:	bf00      	nop
    }
  }
}
 8005e42:	3718      	adds	r7, #24
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	3b10      	subs	r3, #16
 8005e58:	4a14      	ldr	r2, [pc, #80]	; (8005eac <DMA_CalcBaseAndBitshift+0x64>)
 8005e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5e:	091b      	lsrs	r3, r3, #4
 8005e60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005e62:	4a13      	ldr	r2, [pc, #76]	; (8005eb0 <DMA_CalcBaseAndBitshift+0x68>)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4413      	add	r3, r2
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b03      	cmp	r3, #3
 8005e74:	d909      	bls.n	8005e8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005e7e:	f023 0303 	bic.w	r3, r3, #3
 8005e82:	1d1a      	adds	r2, r3, #4
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	659a      	str	r2, [r3, #88]	; 0x58
 8005e88:	e007      	b.n	8005e9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005e92:	f023 0303 	bic.w	r3, r3, #3
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3714      	adds	r7, #20
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	aaaaaaab 	.word	0xaaaaaaab
 8005eb0:	08011df4 	.word	0x08011df4

08005eb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d11f      	bne.n	8005f0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d856      	bhi.n	8005f82 <DMA_CheckFifoParam+0xce>
 8005ed4:	a201      	add	r2, pc, #4	; (adr r2, 8005edc <DMA_CheckFifoParam+0x28>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005eed 	.word	0x08005eed
 8005ee0:	08005eff 	.word	0x08005eff
 8005ee4:	08005eed 	.word	0x08005eed
 8005ee8:	08005f83 	.word	0x08005f83
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d046      	beq.n	8005f86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005efc:	e043      	b.n	8005f86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f06:	d140      	bne.n	8005f8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f0c:	e03d      	b.n	8005f8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f16:	d121      	bne.n	8005f5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	2b03      	cmp	r3, #3
 8005f1c:	d837      	bhi.n	8005f8e <DMA_CheckFifoParam+0xda>
 8005f1e:	a201      	add	r2, pc, #4	; (adr r2, 8005f24 <DMA_CheckFifoParam+0x70>)
 8005f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f24:	08005f35 	.word	0x08005f35
 8005f28:	08005f3b 	.word	0x08005f3b
 8005f2c:	08005f35 	.word	0x08005f35
 8005f30:	08005f4d 	.word	0x08005f4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
      break;
 8005f38:	e030      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d025      	beq.n	8005f92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f4a:	e022      	b.n	8005f92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f54:	d11f      	bne.n	8005f96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005f5a:	e01c      	b.n	8005f96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d903      	bls.n	8005f6a <DMA_CheckFifoParam+0xb6>
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	2b03      	cmp	r3, #3
 8005f66:	d003      	beq.n	8005f70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005f68:	e018      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	73fb      	strb	r3, [r7, #15]
      break;
 8005f6e:	e015      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00e      	beq.n	8005f9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f80:	e00b      	b.n	8005f9a <DMA_CheckFifoParam+0xe6>
      break;
 8005f82:	bf00      	nop
 8005f84:	e00a      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      break;
 8005f86:	bf00      	nop
 8005f88:	e008      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      break;
 8005f8a:	bf00      	nop
 8005f8c:	e006      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      break;
 8005f8e:	bf00      	nop
 8005f90:	e004      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      break;
 8005f92:	bf00      	nop
 8005f94:	e002      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      break;   
 8005f96:	bf00      	nop
 8005f98:	e000      	b.n	8005f9c <DMA_CheckFifoParam+0xe8>
      break;
 8005f9a:	bf00      	nop
    }
  } 
  
  return status; 
 8005f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop

08005fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b089      	sub	sp, #36	; 0x24
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	61fb      	str	r3, [r7, #28]
 8005fc6:	e16b      	b.n	80062a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005fc8:	2201      	movs	r2, #1
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	4013      	ands	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	f040 815a 	bne.w	800629a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f003 0303 	and.w	r3, r3, #3
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d005      	beq.n	8005ffe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d130      	bne.n	8006060 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	2203      	movs	r2, #3
 800600a:	fa02 f303 	lsl.w	r3, r2, r3
 800600e:	43db      	mvns	r3, r3
 8006010:	69ba      	ldr	r2, [r7, #24]
 8006012:	4013      	ands	r3, r2
 8006014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68da      	ldr	r2, [r3, #12]
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	005b      	lsls	r3, r3, #1
 800601e:	fa02 f303 	lsl.w	r3, r2, r3
 8006022:	69ba      	ldr	r2, [r7, #24]
 8006024:	4313      	orrs	r3, r2
 8006026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006034:	2201      	movs	r2, #1
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	43db      	mvns	r3, r3
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	4013      	ands	r3, r2
 8006042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	091b      	lsrs	r3, r3, #4
 800604a:	f003 0201 	and.w	r2, r3, #1
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	fa02 f303 	lsl.w	r3, r2, r3
 8006054:	69ba      	ldr	r2, [r7, #24]
 8006056:	4313      	orrs	r3, r2
 8006058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f003 0303 	and.w	r3, r3, #3
 8006068:	2b03      	cmp	r3, #3
 800606a:	d017      	beq.n	800609c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	005b      	lsls	r3, r3, #1
 8006076:	2203      	movs	r2, #3
 8006078:	fa02 f303 	lsl.w	r3, r2, r3
 800607c:	43db      	mvns	r3, r3
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	4013      	ands	r3, r2
 8006082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	fa02 f303 	lsl.w	r3, r2, r3
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	4313      	orrs	r3, r2
 8006094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	69ba      	ldr	r2, [r7, #24]
 800609a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f003 0303 	and.w	r3, r3, #3
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d123      	bne.n	80060f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	08da      	lsrs	r2, r3, #3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	3208      	adds	r2, #8
 80060b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	f003 0307 	and.w	r3, r3, #7
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	220f      	movs	r2, #15
 80060c0:	fa02 f303 	lsl.w	r3, r2, r3
 80060c4:	43db      	mvns	r3, r3
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	4013      	ands	r3, r2
 80060ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	691a      	ldr	r2, [r3, #16]
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	f003 0307 	and.w	r3, r3, #7
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	fa02 f303 	lsl.w	r3, r2, r3
 80060dc:	69ba      	ldr	r2, [r7, #24]
 80060de:	4313      	orrs	r3, r2
 80060e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	08da      	lsrs	r2, r3, #3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	3208      	adds	r2, #8
 80060ea:	69b9      	ldr	r1, [r7, #24]
 80060ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80060f6:	69fb      	ldr	r3, [r7, #28]
 80060f8:	005b      	lsls	r3, r3, #1
 80060fa:	2203      	movs	r2, #3
 80060fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006100:	43db      	mvns	r3, r3
 8006102:	69ba      	ldr	r2, [r7, #24]
 8006104:	4013      	ands	r3, r2
 8006106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f003 0203 	and.w	r2, r3, #3
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	005b      	lsls	r3, r3, #1
 8006114:	fa02 f303 	lsl.w	r3, r2, r3
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	4313      	orrs	r3, r2
 800611c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69ba      	ldr	r2, [r7, #24]
 8006122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 80b4 	beq.w	800629a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006132:	2300      	movs	r3, #0
 8006134:	60fb      	str	r3, [r7, #12]
 8006136:	4b60      	ldr	r3, [pc, #384]	; (80062b8 <HAL_GPIO_Init+0x30c>)
 8006138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800613a:	4a5f      	ldr	r2, [pc, #380]	; (80062b8 <HAL_GPIO_Init+0x30c>)
 800613c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006140:	6453      	str	r3, [r2, #68]	; 0x44
 8006142:	4b5d      	ldr	r3, [pc, #372]	; (80062b8 <HAL_GPIO_Init+0x30c>)
 8006144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800614a:	60fb      	str	r3, [r7, #12]
 800614c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800614e:	4a5b      	ldr	r2, [pc, #364]	; (80062bc <HAL_GPIO_Init+0x310>)
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	089b      	lsrs	r3, r3, #2
 8006154:	3302      	adds	r3, #2
 8006156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800615a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	220f      	movs	r2, #15
 8006166:	fa02 f303 	lsl.w	r3, r2, r3
 800616a:	43db      	mvns	r3, r3
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	4013      	ands	r3, r2
 8006170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a52      	ldr	r2, [pc, #328]	; (80062c0 <HAL_GPIO_Init+0x314>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d02b      	beq.n	80061d2 <HAL_GPIO_Init+0x226>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a51      	ldr	r2, [pc, #324]	; (80062c4 <HAL_GPIO_Init+0x318>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d025      	beq.n	80061ce <HAL_GPIO_Init+0x222>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a50      	ldr	r2, [pc, #320]	; (80062c8 <HAL_GPIO_Init+0x31c>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d01f      	beq.n	80061ca <HAL_GPIO_Init+0x21e>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a4f      	ldr	r2, [pc, #316]	; (80062cc <HAL_GPIO_Init+0x320>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d019      	beq.n	80061c6 <HAL_GPIO_Init+0x21a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a4e      	ldr	r2, [pc, #312]	; (80062d0 <HAL_GPIO_Init+0x324>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d013      	beq.n	80061c2 <HAL_GPIO_Init+0x216>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a4d      	ldr	r2, [pc, #308]	; (80062d4 <HAL_GPIO_Init+0x328>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d00d      	beq.n	80061be <HAL_GPIO_Init+0x212>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a4c      	ldr	r2, [pc, #304]	; (80062d8 <HAL_GPIO_Init+0x32c>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d007      	beq.n	80061ba <HAL_GPIO_Init+0x20e>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a4b      	ldr	r2, [pc, #300]	; (80062dc <HAL_GPIO_Init+0x330>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d101      	bne.n	80061b6 <HAL_GPIO_Init+0x20a>
 80061b2:	2307      	movs	r3, #7
 80061b4:	e00e      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061b6:	2308      	movs	r3, #8
 80061b8:	e00c      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061ba:	2306      	movs	r3, #6
 80061bc:	e00a      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061be:	2305      	movs	r3, #5
 80061c0:	e008      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061c2:	2304      	movs	r3, #4
 80061c4:	e006      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061c6:	2303      	movs	r3, #3
 80061c8:	e004      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061ca:	2302      	movs	r3, #2
 80061cc:	e002      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061ce:	2301      	movs	r3, #1
 80061d0:	e000      	b.n	80061d4 <HAL_GPIO_Init+0x228>
 80061d2:	2300      	movs	r3, #0
 80061d4:	69fa      	ldr	r2, [r7, #28]
 80061d6:	f002 0203 	and.w	r2, r2, #3
 80061da:	0092      	lsls	r2, r2, #2
 80061dc:	4093      	lsls	r3, r2
 80061de:	69ba      	ldr	r2, [r7, #24]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061e4:	4935      	ldr	r1, [pc, #212]	; (80062bc <HAL_GPIO_Init+0x310>)
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	089b      	lsrs	r3, r3, #2
 80061ea:	3302      	adds	r3, #2
 80061ec:	69ba      	ldr	r2, [r7, #24]
 80061ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80061f2:	4b3b      	ldr	r3, [pc, #236]	; (80062e0 <HAL_GPIO_Init+0x334>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	43db      	mvns	r3, r3
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	4013      	ands	r3, r2
 8006200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	4313      	orrs	r3, r2
 8006214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006216:	4a32      	ldr	r2, [pc, #200]	; (80062e0 <HAL_GPIO_Init+0x334>)
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800621c:	4b30      	ldr	r3, [pc, #192]	; (80062e0 <HAL_GPIO_Init+0x334>)
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	43db      	mvns	r3, r3
 8006226:	69ba      	ldr	r2, [r7, #24]
 8006228:	4013      	ands	r3, r2
 800622a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	4313      	orrs	r3, r2
 800623e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006240:	4a27      	ldr	r2, [pc, #156]	; (80062e0 <HAL_GPIO_Init+0x334>)
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006246:	4b26      	ldr	r3, [pc, #152]	; (80062e0 <HAL_GPIO_Init+0x334>)
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	43db      	mvns	r3, r3
 8006250:	69ba      	ldr	r2, [r7, #24]
 8006252:	4013      	ands	r3, r2
 8006254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006262:	69ba      	ldr	r2, [r7, #24]
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	4313      	orrs	r3, r2
 8006268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800626a:	4a1d      	ldr	r2, [pc, #116]	; (80062e0 <HAL_GPIO_Init+0x334>)
 800626c:	69bb      	ldr	r3, [r7, #24]
 800626e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006270:	4b1b      	ldr	r3, [pc, #108]	; (80062e0 <HAL_GPIO_Init+0x334>)
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	43db      	mvns	r3, r3
 800627a:	69ba      	ldr	r2, [r7, #24]
 800627c:	4013      	ands	r3, r2
 800627e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	4313      	orrs	r3, r2
 8006292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006294:	4a12      	ldr	r2, [pc, #72]	; (80062e0 <HAL_GPIO_Init+0x334>)
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	3301      	adds	r3, #1
 800629e:	61fb      	str	r3, [r7, #28]
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	2b0f      	cmp	r3, #15
 80062a4:	f67f ae90 	bls.w	8005fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80062a8:	bf00      	nop
 80062aa:	bf00      	nop
 80062ac:	3724      	adds	r7, #36	; 0x24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	40023800 	.word	0x40023800
 80062bc:	40013800 	.word	0x40013800
 80062c0:	40020000 	.word	0x40020000
 80062c4:	40020400 	.word	0x40020400
 80062c8:	40020800 	.word	0x40020800
 80062cc:	40020c00 	.word	0x40020c00
 80062d0:	40021000 	.word	0x40021000
 80062d4:	40021400 	.word	0x40021400
 80062d8:	40021800 	.word	0x40021800
 80062dc:	40021c00 	.word	0x40021c00
 80062e0:	40013c00 	.word	0x40013c00

080062e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	460b      	mov	r3, r1
 80062ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	691a      	ldr	r2, [r3, #16]
 80062f4:	887b      	ldrh	r3, [r7, #2]
 80062f6:	4013      	ands	r3, r2
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d002      	beq.n	8006302 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80062fc:	2301      	movs	r3, #1
 80062fe:	73fb      	strb	r3, [r7, #15]
 8006300:	e001      	b.n	8006306 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006302:	2300      	movs	r3, #0
 8006304:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006306:	7bfb      	ldrb	r3, [r7, #15]
}
 8006308:	4618      	mov	r0, r3
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	460b      	mov	r3, r1
 800631e:	807b      	strh	r3, [r7, #2]
 8006320:	4613      	mov	r3, r2
 8006322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006324:	787b      	ldrb	r3, [r7, #1]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800632a:	887a      	ldrh	r2, [r7, #2]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006330:	e003      	b.n	800633a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006332:	887b      	ldrh	r3, [r7, #2]
 8006334:	041a      	lsls	r2, r3, #16
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	619a      	str	r2, [r3, #24]
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
	...

08006348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e12b      	b.n	80065b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006360:	b2db      	uxtb	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d106      	bne.n	8006374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f7fb fb24 	bl	80019bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2224      	movs	r2, #36	; 0x24
 8006378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f022 0201 	bic.w	r2, r2, #1
 800638a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800639a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80063aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80063ac:	f001 fbfc 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 80063b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	4a81      	ldr	r2, [pc, #516]	; (80065bc <HAL_I2C_Init+0x274>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d807      	bhi.n	80063cc <HAL_I2C_Init+0x84>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	4a80      	ldr	r2, [pc, #512]	; (80065c0 <HAL_I2C_Init+0x278>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	bf94      	ite	ls
 80063c4:	2301      	movls	r3, #1
 80063c6:	2300      	movhi	r3, #0
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	e006      	b.n	80063da <HAL_I2C_Init+0x92>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4a7d      	ldr	r2, [pc, #500]	; (80065c4 <HAL_I2C_Init+0x27c>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	bf94      	ite	ls
 80063d4:	2301      	movls	r3, #1
 80063d6:	2300      	movhi	r3, #0
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d001      	beq.n	80063e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e0e7      	b.n	80065b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	4a78      	ldr	r2, [pc, #480]	; (80065c8 <HAL_I2C_Init+0x280>)
 80063e6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ea:	0c9b      	lsrs	r3, r3, #18
 80063ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	430a      	orrs	r2, r1
 8006400:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	4a6a      	ldr	r2, [pc, #424]	; (80065bc <HAL_I2C_Init+0x274>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d802      	bhi.n	800641c <HAL_I2C_Init+0xd4>
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	3301      	adds	r3, #1
 800641a:	e009      	b.n	8006430 <HAL_I2C_Init+0xe8>
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006422:	fb02 f303 	mul.w	r3, r2, r3
 8006426:	4a69      	ldr	r2, [pc, #420]	; (80065cc <HAL_I2C_Init+0x284>)
 8006428:	fba2 2303 	umull	r2, r3, r2, r3
 800642c:	099b      	lsrs	r3, r3, #6
 800642e:	3301      	adds	r3, #1
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	430b      	orrs	r3, r1
 8006436:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	69db      	ldr	r3, [r3, #28]
 800643e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006442:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	495c      	ldr	r1, [pc, #368]	; (80065bc <HAL_I2C_Init+0x274>)
 800644c:	428b      	cmp	r3, r1
 800644e:	d819      	bhi.n	8006484 <HAL_I2C_Init+0x13c>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	1e59      	subs	r1, r3, #1
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	fbb1 f3f3 	udiv	r3, r1, r3
 800645e:	1c59      	adds	r1, r3, #1
 8006460:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006464:	400b      	ands	r3, r1
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00a      	beq.n	8006480 <HAL_I2C_Init+0x138>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	1e59      	subs	r1, r3, #1
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	005b      	lsls	r3, r3, #1
 8006474:	fbb1 f3f3 	udiv	r3, r1, r3
 8006478:	3301      	adds	r3, #1
 800647a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800647e:	e051      	b.n	8006524 <HAL_I2C_Init+0x1dc>
 8006480:	2304      	movs	r3, #4
 8006482:	e04f      	b.n	8006524 <HAL_I2C_Init+0x1dc>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d111      	bne.n	80064b0 <HAL_I2C_Init+0x168>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	1e58      	subs	r0, r3, #1
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6859      	ldr	r1, [r3, #4]
 8006494:	460b      	mov	r3, r1
 8006496:	005b      	lsls	r3, r3, #1
 8006498:	440b      	add	r3, r1
 800649a:	fbb0 f3f3 	udiv	r3, r0, r3
 800649e:	3301      	adds	r3, #1
 80064a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	bf0c      	ite	eq
 80064a8:	2301      	moveq	r3, #1
 80064aa:	2300      	movne	r3, #0
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	e012      	b.n	80064d6 <HAL_I2C_Init+0x18e>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	1e58      	subs	r0, r3, #1
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6859      	ldr	r1, [r3, #4]
 80064b8:	460b      	mov	r3, r1
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	440b      	add	r3, r1
 80064be:	0099      	lsls	r1, r3, #2
 80064c0:	440b      	add	r3, r1
 80064c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80064c6:	3301      	adds	r3, #1
 80064c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	bf0c      	ite	eq
 80064d0:	2301      	moveq	r3, #1
 80064d2:	2300      	movne	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <HAL_I2C_Init+0x196>
 80064da:	2301      	movs	r3, #1
 80064dc:	e022      	b.n	8006524 <HAL_I2C_Init+0x1dc>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10e      	bne.n	8006504 <HAL_I2C_Init+0x1bc>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	1e58      	subs	r0, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6859      	ldr	r1, [r3, #4]
 80064ee:	460b      	mov	r3, r1
 80064f0:	005b      	lsls	r3, r3, #1
 80064f2:	440b      	add	r3, r1
 80064f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80064f8:	3301      	adds	r3, #1
 80064fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006502:	e00f      	b.n	8006524 <HAL_I2C_Init+0x1dc>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	1e58      	subs	r0, r3, #1
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6859      	ldr	r1, [r3, #4]
 800650c:	460b      	mov	r3, r1
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	440b      	add	r3, r1
 8006512:	0099      	lsls	r1, r3, #2
 8006514:	440b      	add	r3, r1
 8006516:	fbb0 f3f3 	udiv	r3, r0, r3
 800651a:	3301      	adds	r3, #1
 800651c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006520:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006524:	6879      	ldr	r1, [r7, #4]
 8006526:	6809      	ldr	r1, [r1, #0]
 8006528:	4313      	orrs	r3, r2
 800652a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	69da      	ldr	r2, [r3, #28]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a1b      	ldr	r3, [r3, #32]
 800653e:	431a      	orrs	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	430a      	orrs	r2, r1
 8006546:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006552:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	6911      	ldr	r1, [r2, #16]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	68d2      	ldr	r2, [r2, #12]
 800655e:	4311      	orrs	r1, r2
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	6812      	ldr	r2, [r2, #0]
 8006564:	430b      	orrs	r3, r1
 8006566:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	695a      	ldr	r2, [r3, #20]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	431a      	orrs	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	430a      	orrs	r2, r1
 8006582:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f042 0201 	orr.w	r2, r2, #1
 8006592:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	000186a0 	.word	0x000186a0
 80065c0:	001e847f 	.word	0x001e847f
 80065c4:	003d08ff 	.word	0x003d08ff
 80065c8:	431bde83 	.word	0x431bde83
 80065cc:	10624dd3 	.word	0x10624dd3

080065d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b088      	sub	sp, #32
 80065d4:	af02      	add	r7, sp, #8
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	4608      	mov	r0, r1
 80065da:	4611      	mov	r1, r2
 80065dc:	461a      	mov	r2, r3
 80065de:	4603      	mov	r3, r0
 80065e0:	817b      	strh	r3, [r7, #10]
 80065e2:	460b      	mov	r3, r1
 80065e4:	813b      	strh	r3, [r7, #8]
 80065e6:	4613      	mov	r3, r2
 80065e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80065ea:	f7fe fd7f 	bl	80050ec <HAL_GetTick>
 80065ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b20      	cmp	r3, #32
 80065fa:	f040 80d9 	bne.w	80067b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	2319      	movs	r3, #25
 8006604:	2201      	movs	r2, #1
 8006606:	496d      	ldr	r1, [pc, #436]	; (80067bc <HAL_I2C_Mem_Write+0x1ec>)
 8006608:	68f8      	ldr	r0, [r7, #12]
 800660a:	f000 fc7f 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d001      	beq.n	8006618 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006614:	2302      	movs	r3, #2
 8006616:	e0cc      	b.n	80067b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800661e:	2b01      	cmp	r3, #1
 8006620:	d101      	bne.n	8006626 <HAL_I2C_Mem_Write+0x56>
 8006622:	2302      	movs	r3, #2
 8006624:	e0c5      	b.n	80067b2 <HAL_I2C_Mem_Write+0x1e2>
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2201      	movs	r2, #1
 800662a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0301 	and.w	r3, r3, #1
 8006638:	2b01      	cmp	r3, #1
 800663a:	d007      	beq.n	800664c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f042 0201 	orr.w	r2, r2, #1
 800664a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800665a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2221      	movs	r2, #33	; 0x21
 8006660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2240      	movs	r2, #64	; 0x40
 8006668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6a3a      	ldr	r2, [r7, #32]
 8006676:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800667c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006682:	b29a      	uxth	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	4a4d      	ldr	r2, [pc, #308]	; (80067c0 <HAL_I2C_Mem_Write+0x1f0>)
 800668c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800668e:	88f8      	ldrh	r0, [r7, #6]
 8006690:	893a      	ldrh	r2, [r7, #8]
 8006692:	8979      	ldrh	r1, [r7, #10]
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	9301      	str	r3, [sp, #4]
 8006698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	4603      	mov	r3, r0
 800669e:	68f8      	ldr	r0, [r7, #12]
 80066a0:	f000 fab6 	bl	8006c10 <I2C_RequestMemoryWrite>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d052      	beq.n	8006750 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e081      	b.n	80067b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f000 fd00 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00d      	beq.n	80066da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c2:	2b04      	cmp	r3, #4
 80066c4:	d107      	bne.n	80066d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e06b      	b.n	80067b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066de:	781a      	ldrb	r2, [r3, #0]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ea:	1c5a      	adds	r2, r3, #1
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006700:	b29b      	uxth	r3, r3
 8006702:	3b01      	subs	r3, #1
 8006704:	b29a      	uxth	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	695b      	ldr	r3, [r3, #20]
 8006710:	f003 0304 	and.w	r3, r3, #4
 8006714:	2b04      	cmp	r3, #4
 8006716:	d11b      	bne.n	8006750 <HAL_I2C_Mem_Write+0x180>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800671c:	2b00      	cmp	r3, #0
 800671e:	d017      	beq.n	8006750 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006724:	781a      	ldrb	r2, [r3, #0]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800673a:	3b01      	subs	r3, #1
 800673c:	b29a      	uxth	r2, r3
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006746:	b29b      	uxth	r3, r3
 8006748:	3b01      	subs	r3, #1
 800674a:	b29a      	uxth	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1aa      	bne.n	80066ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006758:	697a      	ldr	r2, [r7, #20]
 800675a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f000 fcec 	bl	800713a <I2C_WaitOnBTFFlagUntilTimeout>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00d      	beq.n	8006784 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676c:	2b04      	cmp	r3, #4
 800676e:	d107      	bne.n	8006780 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800677e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e016      	b.n	80067b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2220      	movs	r2, #32
 8006798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80067ac:	2300      	movs	r3, #0
 80067ae:	e000      	b.n	80067b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80067b0:	2302      	movs	r3, #2
  }
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3718      	adds	r7, #24
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	00100002 	.word	0x00100002
 80067c0:	ffff0000 	.word	0xffff0000

080067c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b08c      	sub	sp, #48	; 0x30
 80067c8:	af02      	add	r7, sp, #8
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	4608      	mov	r0, r1
 80067ce:	4611      	mov	r1, r2
 80067d0:	461a      	mov	r2, r3
 80067d2:	4603      	mov	r3, r0
 80067d4:	817b      	strh	r3, [r7, #10]
 80067d6:	460b      	mov	r3, r1
 80067d8:	813b      	strh	r3, [r7, #8]
 80067da:	4613      	mov	r3, r2
 80067dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80067de:	f7fe fc85 	bl	80050ec <HAL_GetTick>
 80067e2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b20      	cmp	r3, #32
 80067ee:	f040 8208 	bne.w	8006c02 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	2319      	movs	r3, #25
 80067f8:	2201      	movs	r2, #1
 80067fa:	497b      	ldr	r1, [pc, #492]	; (80069e8 <HAL_I2C_Mem_Read+0x224>)
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f000 fb85 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d001      	beq.n	800680c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006808:	2302      	movs	r3, #2
 800680a:	e1fb      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006812:	2b01      	cmp	r3, #1
 8006814:	d101      	bne.n	800681a <HAL_I2C_Mem_Read+0x56>
 8006816:	2302      	movs	r3, #2
 8006818:	e1f4      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b01      	cmp	r3, #1
 800682e:	d007      	beq.n	8006840 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 0201 	orr.w	r2, r2, #1
 800683e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800684e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2222      	movs	r2, #34	; 0x22
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2240      	movs	r2, #64	; 0x40
 800685c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800686a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006870:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006876:	b29a      	uxth	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	4a5b      	ldr	r2, [pc, #364]	; (80069ec <HAL_I2C_Mem_Read+0x228>)
 8006880:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006882:	88f8      	ldrh	r0, [r7, #6]
 8006884:	893a      	ldrh	r2, [r7, #8]
 8006886:	8979      	ldrh	r1, [r7, #10]
 8006888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688a:	9301      	str	r3, [sp, #4]
 800688c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	4603      	mov	r3, r0
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f000 fa52 	bl	8006d3c <I2C_RequestMemoryRead>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e1b0      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d113      	bne.n	80068d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068aa:	2300      	movs	r3, #0
 80068ac:	623b      	str	r3, [r7, #32]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	623b      	str	r3, [r7, #32]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	623b      	str	r3, [r7, #32]
 80068be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068ce:	601a      	str	r2, [r3, #0]
 80068d0:	e184      	b.n	8006bdc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d11b      	bne.n	8006912 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068ea:	2300      	movs	r3, #0
 80068ec:	61fb      	str	r3, [r7, #28]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	695b      	ldr	r3, [r3, #20]
 80068f4:	61fb      	str	r3, [r7, #28]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	61fb      	str	r3, [r7, #28]
 80068fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800690e:	601a      	str	r2, [r3, #0]
 8006910:	e164      	b.n	8006bdc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006916:	2b02      	cmp	r3, #2
 8006918:	d11b      	bne.n	8006952 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006928:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006938:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800693a:	2300      	movs	r3, #0
 800693c:	61bb      	str	r3, [r7, #24]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	695b      	ldr	r3, [r3, #20]
 8006944:	61bb      	str	r3, [r7, #24]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	61bb      	str	r3, [r7, #24]
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	e144      	b.n	8006bdc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006952:	2300      	movs	r3, #0
 8006954:	617b      	str	r3, [r7, #20]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	617b      	str	r3, [r7, #20]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006968:	e138      	b.n	8006bdc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800696e:	2b03      	cmp	r3, #3
 8006970:	f200 80f1 	bhi.w	8006b56 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006978:	2b01      	cmp	r3, #1
 800697a:	d123      	bne.n	80069c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800697c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800697e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	f000 fc1b 	bl	80071bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006986:	4603      	mov	r3, r0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d001      	beq.n	8006990 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e139      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	691a      	ldr	r2, [r3, #16]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699a:	b2d2      	uxtb	r2, r2
 800699c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a2:	1c5a      	adds	r2, r3, #1
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ac:	3b01      	subs	r3, #1
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	3b01      	subs	r3, #1
 80069bc:	b29a      	uxth	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80069c2:	e10b      	b.n	8006bdc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d14e      	bne.n	8006a6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d2:	2200      	movs	r2, #0
 80069d4:	4906      	ldr	r1, [pc, #24]	; (80069f0 <HAL_I2C_Mem_Read+0x22c>)
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f000 fa98 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d008      	beq.n	80069f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e10e      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
 80069e6:	bf00      	nop
 80069e8:	00100002 	.word	0x00100002
 80069ec:	ffff0000 	.word	0xffff0000
 80069f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	691a      	ldr	r2, [r3, #16]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0e:	b2d2      	uxtb	r2, r2
 8006a10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a16:	1c5a      	adds	r2, r3, #1
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a20:	3b01      	subs	r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	691a      	ldr	r2, [r3, #16]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a40:	b2d2      	uxtb	r2, r2
 8006a42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a52:	3b01      	subs	r3, #1
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	3b01      	subs	r3, #1
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a68:	e0b8      	b.n	8006bdc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	9300      	str	r3, [sp, #0]
 8006a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a70:	2200      	movs	r2, #0
 8006a72:	4966      	ldr	r1, [pc, #408]	; (8006c0c <HAL_I2C_Mem_Read+0x448>)
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f000 fa49 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d001      	beq.n	8006a84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e0bf      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	691a      	ldr	r2, [r3, #16]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9e:	b2d2      	uxtb	r2, r2
 8006aa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	b29a      	uxth	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006acc:	2200      	movs	r2, #0
 8006ace:	494f      	ldr	r1, [pc, #316]	; (8006c0c <HAL_I2C_Mem_Read+0x448>)
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 fa1b 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e091      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	691a      	ldr	r2, [r3, #16]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	1c5a      	adds	r2, r3, #1
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	b29a      	uxth	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	691a      	ldr	r2, [r3, #16]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b2c:	b2d2      	uxtb	r2, r2
 8006b2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b34:	1c5a      	adds	r2, r3, #1
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	b29a      	uxth	r2, r3
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	3b01      	subs	r3, #1
 8006b4e:	b29a      	uxth	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b54:	e042      	b.n	8006bdc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f000 fb2e 	bl	80071bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e04c      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	691a      	ldr	r2, [r3, #16]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b74:	b2d2      	uxtb	r2, r2
 8006b76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7c:	1c5a      	adds	r2, r3, #1
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b86:	3b01      	subs	r3, #1
 8006b88:	b29a      	uxth	r2, r3
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	3b01      	subs	r3, #1
 8006b96:	b29a      	uxth	r2, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	f003 0304 	and.w	r3, r3, #4
 8006ba6:	2b04      	cmp	r3, #4
 8006ba8:	d118      	bne.n	8006bdc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	691a      	ldr	r2, [r3, #16]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb4:	b2d2      	uxtb	r2, r2
 8006bb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbc:	1c5a      	adds	r2, r3, #1
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	b29a      	uxth	r2, r3
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f47f aec2 	bne.w	800696a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2220      	movs	r2, #32
 8006bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	e000      	b.n	8006c04 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006c02:	2302      	movs	r3, #2
  }
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3728      	adds	r7, #40	; 0x28
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	00010004 	.word	0x00010004

08006c10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b088      	sub	sp, #32
 8006c14:	af02      	add	r7, sp, #8
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	4608      	mov	r0, r1
 8006c1a:	4611      	mov	r1, r2
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	4603      	mov	r3, r0
 8006c20:	817b      	strh	r3, [r7, #10]
 8006c22:	460b      	mov	r3, r1
 8006c24:	813b      	strh	r3, [r7, #8]
 8006c26:	4613      	mov	r3, r2
 8006c28:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	6a3b      	ldr	r3, [r7, #32]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f000 f960 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00d      	beq.n	8006c6e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c60:	d103      	bne.n	8006c6a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e05f      	b.n	8006d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c6e:	897b      	ldrh	r3, [r7, #10]
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	461a      	mov	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c80:	6a3a      	ldr	r2, [r7, #32]
 8006c82:	492d      	ldr	r1, [pc, #180]	; (8006d38 <I2C_RequestMemoryWrite+0x128>)
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 f998 	bl	8006fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d001      	beq.n	8006c94 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e04c      	b.n	8006d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c94:	2300      	movs	r3, #0
 8006c96:	617b      	str	r3, [r7, #20]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	617b      	str	r3, [r7, #20]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	617b      	str	r3, [r7, #20]
 8006ca8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cac:	6a39      	ldr	r1, [r7, #32]
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f000 fa02 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00d      	beq.n	8006cd6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d107      	bne.n	8006cd2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e02b      	b.n	8006d2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006cd6:	88fb      	ldrh	r3, [r7, #6]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d105      	bne.n	8006ce8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cdc:	893b      	ldrh	r3, [r7, #8]
 8006cde:	b2da      	uxtb	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	611a      	str	r2, [r3, #16]
 8006ce6:	e021      	b.n	8006d2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ce8:	893b      	ldrh	r3, [r7, #8]
 8006cea:	0a1b      	lsrs	r3, r3, #8
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	b2da      	uxtb	r2, r3
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cf8:	6a39      	ldr	r1, [r7, #32]
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f000 f9dc 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00d      	beq.n	8006d22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d0a:	2b04      	cmp	r3, #4
 8006d0c:	d107      	bne.n	8006d1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e005      	b.n	8006d2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d22:	893b      	ldrh	r3, [r7, #8]
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3718      	adds	r7, #24
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	00010002 	.word	0x00010002

08006d3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b088      	sub	sp, #32
 8006d40:	af02      	add	r7, sp, #8
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	4608      	mov	r0, r1
 8006d46:	4611      	mov	r1, r2
 8006d48:	461a      	mov	r2, r3
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	817b      	strh	r3, [r7, #10]
 8006d4e:	460b      	mov	r3, r1
 8006d50:	813b      	strh	r3, [r7, #8]
 8006d52:	4613      	mov	r3, r2
 8006d54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	6a3b      	ldr	r3, [r7, #32]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d82:	68f8      	ldr	r0, [r7, #12]
 8006d84:	f000 f8c2 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00d      	beq.n	8006daa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d9c:	d103      	bne.n	8006da6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006da4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006da6:	2303      	movs	r3, #3
 8006da8:	e0aa      	b.n	8006f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006daa:	897b      	ldrh	r3, [r7, #10]
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	461a      	mov	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006db8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbc:	6a3a      	ldr	r2, [r7, #32]
 8006dbe:	4952      	ldr	r1, [pc, #328]	; (8006f08 <I2C_RequestMemoryRead+0x1cc>)
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f000 f8fa 	bl	8006fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d001      	beq.n	8006dd0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e097      	b.n	8006f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	617b      	str	r3, [r7, #20]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	617b      	str	r3, [r7, #20]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	617b      	str	r3, [r7, #20]
 8006de4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006de8:	6a39      	ldr	r1, [r7, #32]
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f000 f964 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00d      	beq.n	8006e12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dfa:	2b04      	cmp	r3, #4
 8006dfc:	d107      	bne.n	8006e0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e076      	b.n	8006f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e12:	88fb      	ldrh	r3, [r7, #6]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d105      	bne.n	8006e24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e18:	893b      	ldrh	r3, [r7, #8]
 8006e1a:	b2da      	uxtb	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	611a      	str	r2, [r3, #16]
 8006e22:	e021      	b.n	8006e68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006e24:	893b      	ldrh	r3, [r7, #8]
 8006e26:	0a1b      	lsrs	r3, r3, #8
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e34:	6a39      	ldr	r1, [r7, #32]
 8006e36:	68f8      	ldr	r0, [r7, #12]
 8006e38:	f000 f93e 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00d      	beq.n	8006e5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e46:	2b04      	cmp	r3, #4
 8006e48:	d107      	bne.n	8006e5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e050      	b.n	8006f00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e5e:	893b      	ldrh	r3, [r7, #8]
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e6a:	6a39      	ldr	r1, [r7, #32]
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f000 f923 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00d      	beq.n	8006e94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7c:	2b04      	cmp	r3, #4
 8006e7e:	d107      	bne.n	8006e90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e035      	b.n	8006f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ea2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	6a3b      	ldr	r3, [r7, #32]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f000 f82b 	bl	8006f0c <I2C_WaitOnFlagUntilTimeout>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00d      	beq.n	8006ed8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eca:	d103      	bne.n	8006ed4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e013      	b.n	8006f00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006ed8:	897b      	ldrh	r3, [r7, #10]
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	f043 0301 	orr.w	r3, r3, #1
 8006ee0:	b2da      	uxtb	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eea:	6a3a      	ldr	r2, [r7, #32]
 8006eec:	4906      	ldr	r1, [pc, #24]	; (8006f08 <I2C_RequestMemoryRead+0x1cc>)
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f000 f863 	bl	8006fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d001      	beq.n	8006efe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e000      	b.n	8006f00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3718      	adds	r7, #24
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	00010002 	.word	0x00010002

08006f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	603b      	str	r3, [r7, #0]
 8006f18:	4613      	mov	r3, r2
 8006f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f1c:	e025      	b.n	8006f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f24:	d021      	beq.n	8006f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f26:	f7fe f8e1 	bl	80050ec <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	683a      	ldr	r2, [r7, #0]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d302      	bcc.n	8006f3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d116      	bne.n	8006f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2220      	movs	r2, #32
 8006f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f56:	f043 0220 	orr.w	r2, r3, #32
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e023      	b.n	8006fb2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	0c1b      	lsrs	r3, r3, #16
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d10d      	bne.n	8006f90 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	43da      	mvns	r2, r3
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	4013      	ands	r3, r2
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	bf0c      	ite	eq
 8006f86:	2301      	moveq	r3, #1
 8006f88:	2300      	movne	r3, #0
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	e00c      	b.n	8006faa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	43da      	mvns	r2, r3
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	bf0c      	ite	eq
 8006fa2:	2301      	moveq	r3, #1
 8006fa4:	2300      	movne	r3, #0
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	461a      	mov	r2, r3
 8006faa:	79fb      	ldrb	r3, [r7, #7]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d0b6      	beq.n	8006f1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b084      	sub	sp, #16
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	60f8      	str	r0, [r7, #12]
 8006fc2:	60b9      	str	r1, [r7, #8]
 8006fc4:	607a      	str	r2, [r7, #4]
 8006fc6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006fc8:	e051      	b.n	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	695b      	ldr	r3, [r3, #20]
 8006fd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fd8:	d123      	bne.n	8007022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fe8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ff2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700e:	f043 0204 	orr.w	r2, r3, #4
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e046      	b.n	80070b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007028:	d021      	beq.n	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800702a:	f7fe f85f 	bl	80050ec <HAL_GetTick>
 800702e:	4602      	mov	r2, r0
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	429a      	cmp	r2, r3
 8007038:	d302      	bcc.n	8007040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d116      	bne.n	800706e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2220      	movs	r2, #32
 800704a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705a:	f043 0220 	orr.w	r2, r3, #32
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e020      	b.n	80070b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	0c1b      	lsrs	r3, r3, #16
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b01      	cmp	r3, #1
 8007076:	d10c      	bne.n	8007092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	43da      	mvns	r2, r3
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	4013      	ands	r3, r2
 8007084:	b29b      	uxth	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	bf14      	ite	ne
 800708a:	2301      	movne	r3, #1
 800708c:	2300      	moveq	r3, #0
 800708e:	b2db      	uxtb	r3, r3
 8007090:	e00b      	b.n	80070aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	43da      	mvns	r2, r3
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	4013      	ands	r3, r2
 800709e:	b29b      	uxth	r3, r3
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	bf14      	ite	ne
 80070a4:	2301      	movne	r3, #1
 80070a6:	2300      	moveq	r3, #0
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d18d      	bne.n	8006fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070c4:	e02d      	b.n	8007122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 f8ce 	bl	8007268 <I2C_IsAcknowledgeFailed>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e02d      	b.n	8007132 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070dc:	d021      	beq.n	8007122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070de:	f7fe f805 	bl	80050ec <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	68ba      	ldr	r2, [r7, #8]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d302      	bcc.n	80070f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d116      	bne.n	8007122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	f043 0220 	orr.w	r2, r3, #32
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e007      	b.n	8007132 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695b      	ldr	r3, [r3, #20]
 8007128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800712c:	2b80      	cmp	r3, #128	; 0x80
 800712e:	d1ca      	bne.n	80070c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b084      	sub	sp, #16
 800713e:	af00      	add	r7, sp, #0
 8007140:	60f8      	str	r0, [r7, #12]
 8007142:	60b9      	str	r1, [r7, #8]
 8007144:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007146:	e02d      	b.n	80071a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f000 f88d 	bl	8007268 <I2C_IsAcknowledgeFailed>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d001      	beq.n	8007158 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e02d      	b.n	80071b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800715e:	d021      	beq.n	80071a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007160:	f7fd ffc4 	bl	80050ec <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	429a      	cmp	r2, r3
 800716e:	d302      	bcc.n	8007176 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d116      	bne.n	80071a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2200      	movs	r2, #0
 800717a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2220      	movs	r2, #32
 8007180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007190:	f043 0220 	orr.w	r2, r3, #32
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e007      	b.n	80071b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	f003 0304 	and.w	r3, r3, #4
 80071ae:	2b04      	cmp	r3, #4
 80071b0:	d1ca      	bne.n	8007148 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071c8:	e042      	b.n	8007250 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	f003 0310 	and.w	r3, r3, #16
 80071d4:	2b10      	cmp	r3, #16
 80071d6:	d119      	bne.n	800720c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f06f 0210 	mvn.w	r2, #16
 80071e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2200      	movs	r2, #0
 80071e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2220      	movs	r2, #32
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2200      	movs	r2, #0
 8007204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e029      	b.n	8007260 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800720c:	f7fd ff6e 	bl	80050ec <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	429a      	cmp	r2, r3
 800721a:	d302      	bcc.n	8007222 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d116      	bne.n	8007250 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2220      	movs	r2, #32
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723c:	f043 0220 	orr.w	r2, r3, #32
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e007      	b.n	8007260 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	695b      	ldr	r3, [r3, #20]
 8007256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800725a:	2b40      	cmp	r3, #64	; 0x40
 800725c:	d1b5      	bne.n	80071ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	695b      	ldr	r3, [r3, #20]
 8007276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800727a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800727e:	d11b      	bne.n	80072b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007288:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2220      	movs	r2, #32
 8007294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a4:	f043 0204 	orr.w	r2, r3, #4
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e000      	b.n	80072ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
	...

080072c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d101      	bne.n	80072da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e267      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d075      	beq.n	80073d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072e6:	4b88      	ldr	r3, [pc, #544]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 030c 	and.w	r3, r3, #12
 80072ee:	2b04      	cmp	r3, #4
 80072f0:	d00c      	beq.n	800730c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072f2:	4b85      	ldr	r3, [pc, #532]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072fa:	2b08      	cmp	r3, #8
 80072fc:	d112      	bne.n	8007324 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072fe:	4b82      	ldr	r3, [pc, #520]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800730a:	d10b      	bne.n	8007324 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800730c:	4b7e      	ldr	r3, [pc, #504]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007314:	2b00      	cmp	r3, #0
 8007316:	d05b      	beq.n	80073d0 <HAL_RCC_OscConfig+0x108>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d157      	bne.n	80073d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e242      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800732c:	d106      	bne.n	800733c <HAL_RCC_OscConfig+0x74>
 800732e:	4b76      	ldr	r3, [pc, #472]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a75      	ldr	r2, [pc, #468]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	e01d      	b.n	8007378 <HAL_RCC_OscConfig+0xb0>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007344:	d10c      	bne.n	8007360 <HAL_RCC_OscConfig+0x98>
 8007346:	4b70      	ldr	r3, [pc, #448]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a6f      	ldr	r2, [pc, #444]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800734c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007350:	6013      	str	r3, [r2, #0]
 8007352:	4b6d      	ldr	r3, [pc, #436]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a6c      	ldr	r2, [pc, #432]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800735c:	6013      	str	r3, [r2, #0]
 800735e:	e00b      	b.n	8007378 <HAL_RCC_OscConfig+0xb0>
 8007360:	4b69      	ldr	r3, [pc, #420]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a68      	ldr	r2, [pc, #416]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800736a:	6013      	str	r3, [r2, #0]
 800736c:	4b66      	ldr	r3, [pc, #408]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a65      	ldr	r2, [pc, #404]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d013      	beq.n	80073a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007380:	f7fd feb4 	bl	80050ec <HAL_GetTick>
 8007384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007386:	e008      	b.n	800739a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007388:	f7fd feb0 	bl	80050ec <HAL_GetTick>
 800738c:	4602      	mov	r2, r0
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	2b64      	cmp	r3, #100	; 0x64
 8007394:	d901      	bls.n	800739a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007396:	2303      	movs	r3, #3
 8007398:	e207      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800739a:	4b5b      	ldr	r3, [pc, #364]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d0f0      	beq.n	8007388 <HAL_RCC_OscConfig+0xc0>
 80073a6:	e014      	b.n	80073d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073a8:	f7fd fea0 	bl	80050ec <HAL_GetTick>
 80073ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073ae:	e008      	b.n	80073c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073b0:	f7fd fe9c 	bl	80050ec <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	2b64      	cmp	r3, #100	; 0x64
 80073bc:	d901      	bls.n	80073c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	e1f3      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073c2:	4b51      	ldr	r3, [pc, #324]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1f0      	bne.n	80073b0 <HAL_RCC_OscConfig+0xe8>
 80073ce:	e000      	b.n	80073d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0302 	and.w	r3, r3, #2
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d063      	beq.n	80074a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073de:	4b4a      	ldr	r3, [pc, #296]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	f003 030c 	and.w	r3, r3, #12
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00b      	beq.n	8007402 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073ea:	4b47      	ldr	r3, [pc, #284]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073f2:	2b08      	cmp	r3, #8
 80073f4:	d11c      	bne.n	8007430 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073f6:	4b44      	ldr	r3, [pc, #272]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d116      	bne.n	8007430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007402:	4b41      	ldr	r3, [pc, #260]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0302 	and.w	r3, r3, #2
 800740a:	2b00      	cmp	r3, #0
 800740c:	d005      	beq.n	800741a <HAL_RCC_OscConfig+0x152>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	2b01      	cmp	r3, #1
 8007414:	d001      	beq.n	800741a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e1c7      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800741a:	4b3b      	ldr	r3, [pc, #236]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	00db      	lsls	r3, r3, #3
 8007428:	4937      	ldr	r1, [pc, #220]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800742a:	4313      	orrs	r3, r2
 800742c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800742e:	e03a      	b.n	80074a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d020      	beq.n	800747a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007438:	4b34      	ldr	r3, [pc, #208]	; (800750c <HAL_RCC_OscConfig+0x244>)
 800743a:	2201      	movs	r2, #1
 800743c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800743e:	f7fd fe55 	bl	80050ec <HAL_GetTick>
 8007442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007444:	e008      	b.n	8007458 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007446:	f7fd fe51 	bl	80050ec <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	2b02      	cmp	r3, #2
 8007452:	d901      	bls.n	8007458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e1a8      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007458:	4b2b      	ldr	r3, [pc, #172]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0302 	and.w	r3, r3, #2
 8007460:	2b00      	cmp	r3, #0
 8007462:	d0f0      	beq.n	8007446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007464:	4b28      	ldr	r3, [pc, #160]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	00db      	lsls	r3, r3, #3
 8007472:	4925      	ldr	r1, [pc, #148]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 8007474:	4313      	orrs	r3, r2
 8007476:	600b      	str	r3, [r1, #0]
 8007478:	e015      	b.n	80074a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800747a:	4b24      	ldr	r3, [pc, #144]	; (800750c <HAL_RCC_OscConfig+0x244>)
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007480:	f7fd fe34 	bl	80050ec <HAL_GetTick>
 8007484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007488:	f7fd fe30 	bl	80050ec <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b02      	cmp	r3, #2
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e187      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800749a:	4b1b      	ldr	r3, [pc, #108]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0302 	and.w	r3, r3, #2
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1f0      	bne.n	8007488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0308 	and.w	r3, r3, #8
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d036      	beq.n	8007520 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	695b      	ldr	r3, [r3, #20]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d016      	beq.n	80074e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074ba:	4b15      	ldr	r3, [pc, #84]	; (8007510 <HAL_RCC_OscConfig+0x248>)
 80074bc:	2201      	movs	r2, #1
 80074be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074c0:	f7fd fe14 	bl	80050ec <HAL_GetTick>
 80074c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074c6:	e008      	b.n	80074da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074c8:	f7fd fe10 	bl	80050ec <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d901      	bls.n	80074da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e167      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074da:	4b0b      	ldr	r3, [pc, #44]	; (8007508 <HAL_RCC_OscConfig+0x240>)
 80074dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074de:	f003 0302 	and.w	r3, r3, #2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d0f0      	beq.n	80074c8 <HAL_RCC_OscConfig+0x200>
 80074e6:	e01b      	b.n	8007520 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074e8:	4b09      	ldr	r3, [pc, #36]	; (8007510 <HAL_RCC_OscConfig+0x248>)
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074ee:	f7fd fdfd 	bl	80050ec <HAL_GetTick>
 80074f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074f4:	e00e      	b.n	8007514 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074f6:	f7fd fdf9 	bl	80050ec <HAL_GetTick>
 80074fa:	4602      	mov	r2, r0
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	2b02      	cmp	r3, #2
 8007502:	d907      	bls.n	8007514 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e150      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
 8007508:	40023800 	.word	0x40023800
 800750c:	42470000 	.word	0x42470000
 8007510:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007514:	4b88      	ldr	r3, [pc, #544]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007516:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007518:	f003 0302 	and.w	r3, r3, #2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1ea      	bne.n	80074f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0304 	and.w	r3, r3, #4
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 8097 	beq.w	800765c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800752e:	2300      	movs	r3, #0
 8007530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007532:	4b81      	ldr	r3, [pc, #516]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10f      	bne.n	800755e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800753e:	2300      	movs	r3, #0
 8007540:	60bb      	str	r3, [r7, #8]
 8007542:	4b7d      	ldr	r3, [pc, #500]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007546:	4a7c      	ldr	r2, [pc, #496]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800754c:	6413      	str	r3, [r2, #64]	; 0x40
 800754e:	4b7a      	ldr	r3, [pc, #488]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007556:	60bb      	str	r3, [r7, #8]
 8007558:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800755a:	2301      	movs	r3, #1
 800755c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800755e:	4b77      	ldr	r3, [pc, #476]	; (800773c <HAL_RCC_OscConfig+0x474>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007566:	2b00      	cmp	r3, #0
 8007568:	d118      	bne.n	800759c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800756a:	4b74      	ldr	r3, [pc, #464]	; (800773c <HAL_RCC_OscConfig+0x474>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a73      	ldr	r2, [pc, #460]	; (800773c <HAL_RCC_OscConfig+0x474>)
 8007570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007576:	f7fd fdb9 	bl	80050ec <HAL_GetTick>
 800757a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800757c:	e008      	b.n	8007590 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800757e:	f7fd fdb5 	bl	80050ec <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d901      	bls.n	8007590 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e10c      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007590:	4b6a      	ldr	r3, [pc, #424]	; (800773c <HAL_RCC_OscConfig+0x474>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0f0      	beq.n	800757e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d106      	bne.n	80075b2 <HAL_RCC_OscConfig+0x2ea>
 80075a4:	4b64      	ldr	r3, [pc, #400]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075a8:	4a63      	ldr	r2, [pc, #396]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075aa:	f043 0301 	orr.w	r3, r3, #1
 80075ae:	6713      	str	r3, [r2, #112]	; 0x70
 80075b0:	e01c      	b.n	80075ec <HAL_RCC_OscConfig+0x324>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	2b05      	cmp	r3, #5
 80075b8:	d10c      	bne.n	80075d4 <HAL_RCC_OscConfig+0x30c>
 80075ba:	4b5f      	ldr	r3, [pc, #380]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075be:	4a5e      	ldr	r2, [pc, #376]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075c0:	f043 0304 	orr.w	r3, r3, #4
 80075c4:	6713      	str	r3, [r2, #112]	; 0x70
 80075c6:	4b5c      	ldr	r3, [pc, #368]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075ca:	4a5b      	ldr	r2, [pc, #364]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075cc:	f043 0301 	orr.w	r3, r3, #1
 80075d0:	6713      	str	r3, [r2, #112]	; 0x70
 80075d2:	e00b      	b.n	80075ec <HAL_RCC_OscConfig+0x324>
 80075d4:	4b58      	ldr	r3, [pc, #352]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d8:	4a57      	ldr	r2, [pc, #348]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075da:	f023 0301 	bic.w	r3, r3, #1
 80075de:	6713      	str	r3, [r2, #112]	; 0x70
 80075e0:	4b55      	ldr	r3, [pc, #340]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075e4:	4a54      	ldr	r2, [pc, #336]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80075e6:	f023 0304 	bic.w	r3, r3, #4
 80075ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d015      	beq.n	8007620 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075f4:	f7fd fd7a 	bl	80050ec <HAL_GetTick>
 80075f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075fa:	e00a      	b.n	8007612 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075fc:	f7fd fd76 	bl	80050ec <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	f241 3288 	movw	r2, #5000	; 0x1388
 800760a:	4293      	cmp	r3, r2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e0cb      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007612:	4b49      	ldr	r3, [pc, #292]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007616:	f003 0302 	and.w	r3, r3, #2
 800761a:	2b00      	cmp	r3, #0
 800761c:	d0ee      	beq.n	80075fc <HAL_RCC_OscConfig+0x334>
 800761e:	e014      	b.n	800764a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007620:	f7fd fd64 	bl	80050ec <HAL_GetTick>
 8007624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007626:	e00a      	b.n	800763e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007628:	f7fd fd60 	bl	80050ec <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	1ad3      	subs	r3, r2, r3
 8007632:	f241 3288 	movw	r2, #5000	; 0x1388
 8007636:	4293      	cmp	r3, r2
 8007638:	d901      	bls.n	800763e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	e0b5      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800763e:	4b3e      	ldr	r3, [pc, #248]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1ee      	bne.n	8007628 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800764a:	7dfb      	ldrb	r3, [r7, #23]
 800764c:	2b01      	cmp	r3, #1
 800764e:	d105      	bne.n	800765c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007650:	4b39      	ldr	r3, [pc, #228]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007654:	4a38      	ldr	r2, [pc, #224]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007656:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800765a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	2b00      	cmp	r3, #0
 8007662:	f000 80a1 	beq.w	80077a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007666:	4b34      	ldr	r3, [pc, #208]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f003 030c 	and.w	r3, r3, #12
 800766e:	2b08      	cmp	r3, #8
 8007670:	d05c      	beq.n	800772c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	2b02      	cmp	r3, #2
 8007678:	d141      	bne.n	80076fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800767a:	4b31      	ldr	r3, [pc, #196]	; (8007740 <HAL_RCC_OscConfig+0x478>)
 800767c:	2200      	movs	r2, #0
 800767e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007680:	f7fd fd34 	bl	80050ec <HAL_GetTick>
 8007684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007686:	e008      	b.n	800769a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007688:	f7fd fd30 	bl	80050ec <HAL_GetTick>
 800768c:	4602      	mov	r2, r0
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	2b02      	cmp	r3, #2
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e087      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800769a:	4b27      	ldr	r3, [pc, #156]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1f0      	bne.n	8007688 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	69da      	ldr	r2, [r3, #28]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	431a      	orrs	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	019b      	lsls	r3, r3, #6
 80076b6:	431a      	orrs	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076bc:	085b      	lsrs	r3, r3, #1
 80076be:	3b01      	subs	r3, #1
 80076c0:	041b      	lsls	r3, r3, #16
 80076c2:	431a      	orrs	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c8:	061b      	lsls	r3, r3, #24
 80076ca:	491b      	ldr	r1, [pc, #108]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80076cc:	4313      	orrs	r3, r2
 80076ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076d0:	4b1b      	ldr	r3, [pc, #108]	; (8007740 <HAL_RCC_OscConfig+0x478>)
 80076d2:	2201      	movs	r2, #1
 80076d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076d6:	f7fd fd09 	bl	80050ec <HAL_GetTick>
 80076da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076de:	f7fd fd05 	bl	80050ec <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e05c      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076f0:	4b11      	ldr	r3, [pc, #68]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d0f0      	beq.n	80076de <HAL_RCC_OscConfig+0x416>
 80076fc:	e054      	b.n	80077a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076fe:	4b10      	ldr	r3, [pc, #64]	; (8007740 <HAL_RCC_OscConfig+0x478>)
 8007700:	2200      	movs	r2, #0
 8007702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007704:	f7fd fcf2 	bl	80050ec <HAL_GetTick>
 8007708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800770a:	e008      	b.n	800771e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800770c:	f7fd fcee 	bl	80050ec <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	2b02      	cmp	r3, #2
 8007718:	d901      	bls.n	800771e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e045      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800771e:	4b06      	ldr	r3, [pc, #24]	; (8007738 <HAL_RCC_OscConfig+0x470>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1f0      	bne.n	800770c <HAL_RCC_OscConfig+0x444>
 800772a:	e03d      	b.n	80077a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	699b      	ldr	r3, [r3, #24]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d107      	bne.n	8007744 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e038      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
 8007738:	40023800 	.word	0x40023800
 800773c:	40007000 	.word	0x40007000
 8007740:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007744:	4b1b      	ldr	r3, [pc, #108]	; (80077b4 <HAL_RCC_OscConfig+0x4ec>)
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	699b      	ldr	r3, [r3, #24]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d028      	beq.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800775c:	429a      	cmp	r2, r3
 800775e:	d121      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800776a:	429a      	cmp	r2, r3
 800776c:	d11a      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007774:	4013      	ands	r3, r2
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800777a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800777c:	4293      	cmp	r3, r2
 800777e:	d111      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778a:	085b      	lsrs	r3, r3, #1
 800778c:	3b01      	subs	r3, #1
 800778e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007790:	429a      	cmp	r2, r3
 8007792:	d107      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d001      	beq.n	80077a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e000      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	40023800 	.word	0x40023800

080077b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e0cc      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077cc:	4b68      	ldr	r3, [pc, #416]	; (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0307 	and.w	r3, r3, #7
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d90c      	bls.n	80077f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077da:	4b65      	ldr	r3, [pc, #404]	; (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80077dc:	683a      	ldr	r2, [r7, #0]
 80077de:	b2d2      	uxtb	r2, r2
 80077e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077e2:	4b63      	ldr	r3, [pc, #396]	; (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 0307 	and.w	r3, r3, #7
 80077ea:	683a      	ldr	r2, [r7, #0]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d001      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e0b8      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0302 	and.w	r3, r3, #2
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d020      	beq.n	8007842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0304 	and.w	r3, r3, #4
 8007808:	2b00      	cmp	r3, #0
 800780a:	d005      	beq.n	8007818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800780c:	4b59      	ldr	r3, [pc, #356]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	4a58      	ldr	r2, [pc, #352]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007812:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007816:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f003 0308 	and.w	r3, r3, #8
 8007820:	2b00      	cmp	r3, #0
 8007822:	d005      	beq.n	8007830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007824:	4b53      	ldr	r3, [pc, #332]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	4a52      	ldr	r2, [pc, #328]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800782a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800782e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007830:	4b50      	ldr	r3, [pc, #320]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	494d      	ldr	r1, [pc, #308]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800783e:	4313      	orrs	r3, r2
 8007840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	2b00      	cmp	r3, #0
 800784c:	d044      	beq.n	80078d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b01      	cmp	r3, #1
 8007854:	d107      	bne.n	8007866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007856:	4b47      	ldr	r3, [pc, #284]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d119      	bne.n	8007896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e07f      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	2b02      	cmp	r3, #2
 800786c:	d003      	beq.n	8007876 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007872:	2b03      	cmp	r3, #3
 8007874:	d107      	bne.n	8007886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007876:	4b3f      	ldr	r3, [pc, #252]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d109      	bne.n	8007896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e06f      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007886:	4b3b      	ldr	r3, [pc, #236]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 0302 	and.w	r3, r3, #2
 800788e:	2b00      	cmp	r3, #0
 8007890:	d101      	bne.n	8007896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	e067      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007896:	4b37      	ldr	r3, [pc, #220]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	f023 0203 	bic.w	r2, r3, #3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	4934      	ldr	r1, [pc, #208]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 80078a4:	4313      	orrs	r3, r2
 80078a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078a8:	f7fd fc20 	bl	80050ec <HAL_GetTick>
 80078ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ae:	e00a      	b.n	80078c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078b0:	f7fd fc1c 	bl	80050ec <HAL_GetTick>
 80078b4:	4602      	mov	r2, r0
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80078be:	4293      	cmp	r3, r2
 80078c0:	d901      	bls.n	80078c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078c2:	2303      	movs	r3, #3
 80078c4:	e04f      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078c6:	4b2b      	ldr	r3, [pc, #172]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f003 020c 	and.w	r2, r3, #12
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d1eb      	bne.n	80078b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078d8:	4b25      	ldr	r3, [pc, #148]	; (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0307 	and.w	r3, r3, #7
 80078e0:	683a      	ldr	r2, [r7, #0]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d20c      	bcs.n	8007900 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078e6:	4b22      	ldr	r3, [pc, #136]	; (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80078e8:	683a      	ldr	r2, [r7, #0]
 80078ea:	b2d2      	uxtb	r2, r2
 80078ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ee:	4b20      	ldr	r3, [pc, #128]	; (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0307 	and.w	r3, r3, #7
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d001      	beq.n	8007900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e032      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 0304 	and.w	r3, r3, #4
 8007908:	2b00      	cmp	r3, #0
 800790a:	d008      	beq.n	800791e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800790c:	4b19      	ldr	r3, [pc, #100]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	4916      	ldr	r1, [pc, #88]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800791a:	4313      	orrs	r3, r2
 800791c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0308 	and.w	r3, r3, #8
 8007926:	2b00      	cmp	r3, #0
 8007928:	d009      	beq.n	800793e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800792a:	4b12      	ldr	r3, [pc, #72]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	00db      	lsls	r3, r3, #3
 8007938:	490e      	ldr	r1, [pc, #56]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800793a:	4313      	orrs	r3, r2
 800793c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800793e:	f000 f821 	bl	8007984 <HAL_RCC_GetSysClockFreq>
 8007942:	4602      	mov	r2, r0
 8007944:	4b0b      	ldr	r3, [pc, #44]	; (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	091b      	lsrs	r3, r3, #4
 800794a:	f003 030f 	and.w	r3, r3, #15
 800794e:	490a      	ldr	r1, [pc, #40]	; (8007978 <HAL_RCC_ClockConfig+0x1c0>)
 8007950:	5ccb      	ldrb	r3, [r1, r3]
 8007952:	fa22 f303 	lsr.w	r3, r2, r3
 8007956:	4a09      	ldr	r2, [pc, #36]	; (800797c <HAL_RCC_ClockConfig+0x1c4>)
 8007958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800795a:	4b09      	ldr	r3, [pc, #36]	; (8007980 <HAL_RCC_ClockConfig+0x1c8>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4618      	mov	r0, r3
 8007960:	f7fd fb80 	bl	8005064 <HAL_InitTick>

  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	40023c00 	.word	0x40023c00
 8007974:	40023800 	.word	0x40023800
 8007978:	08011cf8 	.word	0x08011cf8
 800797c:	20000000 	.word	0x20000000
 8007980:	20000110 	.word	0x20000110

08007984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007988:	b094      	sub	sp, #80	; 0x50
 800798a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	647b      	str	r3, [r7, #68]	; 0x44
 8007990:	2300      	movs	r3, #0
 8007992:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007994:	2300      	movs	r3, #0
 8007996:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800799c:	4b79      	ldr	r3, [pc, #484]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x200>)
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f003 030c 	and.w	r3, r3, #12
 80079a4:	2b08      	cmp	r3, #8
 80079a6:	d00d      	beq.n	80079c4 <HAL_RCC_GetSysClockFreq+0x40>
 80079a8:	2b08      	cmp	r3, #8
 80079aa:	f200 80e1 	bhi.w	8007b70 <HAL_RCC_GetSysClockFreq+0x1ec>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d002      	beq.n	80079b8 <HAL_RCC_GetSysClockFreq+0x34>
 80079b2:	2b04      	cmp	r3, #4
 80079b4:	d003      	beq.n	80079be <HAL_RCC_GetSysClockFreq+0x3a>
 80079b6:	e0db      	b.n	8007b70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079b8:	4b73      	ldr	r3, [pc, #460]	; (8007b88 <HAL_RCC_GetSysClockFreq+0x204>)
 80079ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80079bc:	e0db      	b.n	8007b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079be:	4b73      	ldr	r3, [pc, #460]	; (8007b8c <HAL_RCC_GetSysClockFreq+0x208>)
 80079c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80079c2:	e0d8      	b.n	8007b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079c4:	4b6f      	ldr	r3, [pc, #444]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079ce:	4b6d      	ldr	r3, [pc, #436]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d063      	beq.n	8007aa2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079da:	4b6a      	ldr	r3, [pc, #424]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x200>)
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	099b      	lsrs	r3, r3, #6
 80079e0:	2200      	movs	r2, #0
 80079e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80079e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80079e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079ec:	633b      	str	r3, [r7, #48]	; 0x30
 80079ee:	2300      	movs	r3, #0
 80079f0:	637b      	str	r3, [r7, #52]	; 0x34
 80079f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80079f6:	4622      	mov	r2, r4
 80079f8:	462b      	mov	r3, r5
 80079fa:	f04f 0000 	mov.w	r0, #0
 80079fe:	f04f 0100 	mov.w	r1, #0
 8007a02:	0159      	lsls	r1, r3, #5
 8007a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a08:	0150      	lsls	r0, r2, #5
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	4621      	mov	r1, r4
 8007a10:	1a51      	subs	r1, r2, r1
 8007a12:	6139      	str	r1, [r7, #16]
 8007a14:	4629      	mov	r1, r5
 8007a16:	eb63 0301 	sbc.w	r3, r3, r1
 8007a1a:	617b      	str	r3, [r7, #20]
 8007a1c:	f04f 0200 	mov.w	r2, #0
 8007a20:	f04f 0300 	mov.w	r3, #0
 8007a24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a28:	4659      	mov	r1, fp
 8007a2a:	018b      	lsls	r3, r1, #6
 8007a2c:	4651      	mov	r1, sl
 8007a2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a32:	4651      	mov	r1, sl
 8007a34:	018a      	lsls	r2, r1, #6
 8007a36:	4651      	mov	r1, sl
 8007a38:	ebb2 0801 	subs.w	r8, r2, r1
 8007a3c:	4659      	mov	r1, fp
 8007a3e:	eb63 0901 	sbc.w	r9, r3, r1
 8007a42:	f04f 0200 	mov.w	r2, #0
 8007a46:	f04f 0300 	mov.w	r3, #0
 8007a4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a56:	4690      	mov	r8, r2
 8007a58:	4699      	mov	r9, r3
 8007a5a:	4623      	mov	r3, r4
 8007a5c:	eb18 0303 	adds.w	r3, r8, r3
 8007a60:	60bb      	str	r3, [r7, #8]
 8007a62:	462b      	mov	r3, r5
 8007a64:	eb49 0303 	adc.w	r3, r9, r3
 8007a68:	60fb      	str	r3, [r7, #12]
 8007a6a:	f04f 0200 	mov.w	r2, #0
 8007a6e:	f04f 0300 	mov.w	r3, #0
 8007a72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007a76:	4629      	mov	r1, r5
 8007a78:	024b      	lsls	r3, r1, #9
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007a80:	4621      	mov	r1, r4
 8007a82:	024a      	lsls	r2, r1, #9
 8007a84:	4610      	mov	r0, r2
 8007a86:	4619      	mov	r1, r3
 8007a88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a94:	f7f9 f880 	bl	8000b98 <__aeabi_uldivmod>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	4613      	mov	r3, r2
 8007a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007aa0:	e058      	b.n	8007b54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007aa2:	4b38      	ldr	r3, [pc, #224]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x200>)
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	099b      	lsrs	r3, r3, #6
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	4618      	mov	r0, r3
 8007aac:	4611      	mov	r1, r2
 8007aae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007ab2:	623b      	str	r3, [r7, #32]
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8007ab8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007abc:	4642      	mov	r2, r8
 8007abe:	464b      	mov	r3, r9
 8007ac0:	f04f 0000 	mov.w	r0, #0
 8007ac4:	f04f 0100 	mov.w	r1, #0
 8007ac8:	0159      	lsls	r1, r3, #5
 8007aca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ace:	0150      	lsls	r0, r2, #5
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	460b      	mov	r3, r1
 8007ad4:	4641      	mov	r1, r8
 8007ad6:	ebb2 0a01 	subs.w	sl, r2, r1
 8007ada:	4649      	mov	r1, r9
 8007adc:	eb63 0b01 	sbc.w	fp, r3, r1
 8007ae0:	f04f 0200 	mov.w	r2, #0
 8007ae4:	f04f 0300 	mov.w	r3, #0
 8007ae8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007aec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007af0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007af4:	ebb2 040a 	subs.w	r4, r2, sl
 8007af8:	eb63 050b 	sbc.w	r5, r3, fp
 8007afc:	f04f 0200 	mov.w	r2, #0
 8007b00:	f04f 0300 	mov.w	r3, #0
 8007b04:	00eb      	lsls	r3, r5, #3
 8007b06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b0a:	00e2      	lsls	r2, r4, #3
 8007b0c:	4614      	mov	r4, r2
 8007b0e:	461d      	mov	r5, r3
 8007b10:	4643      	mov	r3, r8
 8007b12:	18e3      	adds	r3, r4, r3
 8007b14:	603b      	str	r3, [r7, #0]
 8007b16:	464b      	mov	r3, r9
 8007b18:	eb45 0303 	adc.w	r3, r5, r3
 8007b1c:	607b      	str	r3, [r7, #4]
 8007b1e:	f04f 0200 	mov.w	r2, #0
 8007b22:	f04f 0300 	mov.w	r3, #0
 8007b26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007b2a:	4629      	mov	r1, r5
 8007b2c:	028b      	lsls	r3, r1, #10
 8007b2e:	4621      	mov	r1, r4
 8007b30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b34:	4621      	mov	r1, r4
 8007b36:	028a      	lsls	r2, r1, #10
 8007b38:	4610      	mov	r0, r2
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b3e:	2200      	movs	r2, #0
 8007b40:	61bb      	str	r3, [r7, #24]
 8007b42:	61fa      	str	r2, [r7, #28]
 8007b44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b48:	f7f9 f826 	bl	8000b98 <__aeabi_uldivmod>
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4613      	mov	r3, r2
 8007b52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007b54:	4b0b      	ldr	r3, [pc, #44]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	0c1b      	lsrs	r3, r3, #16
 8007b5a:	f003 0303 	and.w	r3, r3, #3
 8007b5e:	3301      	adds	r3, #1
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007b64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b6e:	e002      	b.n	8007b76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b70:	4b05      	ldr	r3, [pc, #20]	; (8007b88 <HAL_RCC_GetSysClockFreq+0x204>)
 8007b72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3750      	adds	r7, #80	; 0x50
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b82:	bf00      	nop
 8007b84:	40023800 	.word	0x40023800
 8007b88:	00f42400 	.word	0x00f42400
 8007b8c:	007a1200 	.word	0x007a1200

08007b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b90:	b480      	push	{r7}
 8007b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b94:	4b03      	ldr	r3, [pc, #12]	; (8007ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b96:	681b      	ldr	r3, [r3, #0]
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	20000000 	.word	0x20000000

08007ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007bac:	f7ff fff0 	bl	8007b90 <HAL_RCC_GetHCLKFreq>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	4b05      	ldr	r3, [pc, #20]	; (8007bc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	0a9b      	lsrs	r3, r3, #10
 8007bb8:	f003 0307 	and.w	r3, r3, #7
 8007bbc:	4903      	ldr	r1, [pc, #12]	; (8007bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bbe:	5ccb      	ldrb	r3, [r1, r3]
 8007bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	40023800 	.word	0x40023800
 8007bcc:	08011d08 	.word	0x08011d08

08007bd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b082      	sub	sp, #8
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d101      	bne.n	8007be2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e07b      	b.n	8007cda <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d108      	bne.n	8007bfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bf2:	d009      	beq.n	8007c08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	61da      	str	r2, [r3, #28]
 8007bfa:	e005      	b.n	8007c08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d106      	bne.n	8007c28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f7fa fe50 	bl	80028c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2202      	movs	r2, #2
 8007c2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007c50:	431a      	orrs	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68db      	ldr	r3, [r3, #12]
 8007c56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c5a:	431a      	orrs	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	f003 0302 	and.w	r3, r3, #2
 8007c64:	431a      	orrs	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	f003 0301 	and.w	r3, r3, #1
 8007c6e:	431a      	orrs	r2, r3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c78:	431a      	orrs	r2, r3
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	69db      	ldr	r3, [r3, #28]
 8007c7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007c82:	431a      	orrs	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a1b      	ldr	r3, [r3, #32]
 8007c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c8c:	ea42 0103 	orr.w	r1, r2, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c94:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	430a      	orrs	r2, r1
 8007c9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	699b      	ldr	r3, [r3, #24]
 8007ca4:	0c1b      	lsrs	r3, r3, #16
 8007ca6:	f003 0104 	and.w	r1, r3, #4
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cae:	f003 0210 	and.w	r2, r3, #16
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	69da      	ldr	r2, [r3, #28]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007cc8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007cd8:	2300      	movs	r3, #0
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3708      	adds	r7, #8
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}

08007ce2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ce2:	b580      	push	{r7, lr}
 8007ce4:	b088      	sub	sp, #32
 8007ce6:	af02      	add	r7, sp, #8
 8007ce8:	60f8      	str	r0, [r7, #12]
 8007cea:	60b9      	str	r1, [r7, #8]
 8007cec:	603b      	str	r3, [r7, #0]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cfe:	d112      	bne.n	8007d26 <HAL_SPI_Receive+0x44>
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d10e      	bne.n	8007d26 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2204      	movs	r2, #4
 8007d0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007d10:	88fa      	ldrh	r2, [r7, #6]
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	4613      	mov	r3, r2
 8007d18:	68ba      	ldr	r2, [r7, #8]
 8007d1a:	68b9      	ldr	r1, [r7, #8]
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 f8f1 	bl	8007f04 <HAL_SPI_TransmitReceive>
 8007d22:	4603      	mov	r3, r0
 8007d24:	e0ea      	b.n	8007efc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d101      	bne.n	8007d34 <HAL_SPI_Receive+0x52>
 8007d30:	2302      	movs	r3, #2
 8007d32:	e0e3      	b.n	8007efc <HAL_SPI_Receive+0x21a>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2201      	movs	r2, #1
 8007d38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d3c:	f7fd f9d6 	bl	80050ec <HAL_GetTick>
 8007d40:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d002      	beq.n	8007d54 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007d4e:	2302      	movs	r3, #2
 8007d50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007d52:	e0ca      	b.n	8007eea <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d002      	beq.n	8007d60 <HAL_SPI_Receive+0x7e>
 8007d5a:	88fb      	ldrh	r3, [r7, #6]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d102      	bne.n	8007d66 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007d64:	e0c1      	b.n	8007eea <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2204      	movs	r2, #4
 8007d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	68ba      	ldr	r2, [r7, #8]
 8007d78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	88fa      	ldrh	r2, [r7, #6]
 8007d7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	88fa      	ldrh	r2, [r7, #6]
 8007d84:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2200      	movs	r2, #0
 8007da2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dac:	d10f      	bne.n	8007dce <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007dcc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dd8:	2b40      	cmp	r3, #64	; 0x40
 8007dda:	d007      	beq.n	8007dec <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007dea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d162      	bne.n	8007eba <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007df4:	e02e      	b.n	8007e54 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	f003 0301 	and.w	r3, r3, #1
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d115      	bne.n	8007e30 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f103 020c 	add.w	r2, r3, #12
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e10:	7812      	ldrb	r2, [r2, #0]
 8007e12:	b2d2      	uxtb	r2, r2
 8007e14:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1a:	1c5a      	adds	r2, r3, #1
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	3b01      	subs	r3, #1
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e2e:	e011      	b.n	8007e54 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e30:	f7fd f95c 	bl	80050ec <HAL_GetTick>
 8007e34:	4602      	mov	r2, r0
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	1ad3      	subs	r3, r2, r3
 8007e3a:	683a      	ldr	r2, [r7, #0]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d803      	bhi.n	8007e48 <HAL_SPI_Receive+0x166>
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e46:	d102      	bne.n	8007e4e <HAL_SPI_Receive+0x16c>
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d102      	bne.n	8007e54 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007e4e:	2303      	movs	r3, #3
 8007e50:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007e52:	e04a      	b.n	8007eea <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d1cb      	bne.n	8007df6 <HAL_SPI_Receive+0x114>
 8007e5e:	e031      	b.n	8007ec4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d113      	bne.n	8007e96 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	68da      	ldr	r2, [r3, #12]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e78:	b292      	uxth	r2, r2
 8007e7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e80:	1c9a      	adds	r2, r3, #2
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e94:	e011      	b.n	8007eba <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e96:	f7fd f929 	bl	80050ec <HAL_GetTick>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	1ad3      	subs	r3, r2, r3
 8007ea0:	683a      	ldr	r2, [r7, #0]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d803      	bhi.n	8007eae <HAL_SPI_Receive+0x1cc>
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eac:	d102      	bne.n	8007eb4 <HAL_SPI_Receive+0x1d2>
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d102      	bne.n	8007eba <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007eb8:	e017      	b.n	8007eea <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1cd      	bne.n	8007e60 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ec4:	693a      	ldr	r2, [r7, #16]
 8007ec6:	6839      	ldr	r1, [r7, #0]
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f000 fa45 	bl	8008358 <SPI_EndRxTransaction>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d002      	beq.n	8007eda <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2220      	movs	r2, #32
 8007ed8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d002      	beq.n	8007ee8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	75fb      	strb	r3, [r7, #23]
 8007ee6:	e000      	b.n	8007eea <HAL_SPI_Receive+0x208>
  }

error :
 8007ee8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2201      	movs	r2, #1
 8007eee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b08c      	sub	sp, #48	; 0x30
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
 8007f10:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007f12:	2301      	movs	r3, #1
 8007f14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007f16:	2300      	movs	r3, #0
 8007f18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d101      	bne.n	8007f2a <HAL_SPI_TransmitReceive+0x26>
 8007f26:	2302      	movs	r3, #2
 8007f28:	e18a      	b.n	8008240 <HAL_SPI_TransmitReceive+0x33c>
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f32:	f7fd f8db 	bl	80050ec <HAL_GetTick>
 8007f36:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007f48:	887b      	ldrh	r3, [r7, #2]
 8007f4a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007f4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d00f      	beq.n	8007f74 <HAL_SPI_TransmitReceive+0x70>
 8007f54:	69fb      	ldr	r3, [r7, #28]
 8007f56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f5a:	d107      	bne.n	8007f6c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d103      	bne.n	8007f6c <HAL_SPI_TransmitReceive+0x68>
 8007f64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	d003      	beq.n	8007f74 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007f72:	e15b      	b.n	800822c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d005      	beq.n	8007f86 <HAL_SPI_TransmitReceive+0x82>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <HAL_SPI_TransmitReceive+0x82>
 8007f80:	887b      	ldrh	r3, [r7, #2]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d103      	bne.n	8007f8e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007f8c:	e14e      	b.n	800822c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	2b04      	cmp	r3, #4
 8007f98:	d003      	beq.n	8007fa2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2205      	movs	r2, #5
 8007f9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	887a      	ldrh	r2, [r7, #2]
 8007fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	887a      	ldrh	r2, [r7, #2]
 8007fb8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	887a      	ldrh	r2, [r7, #2]
 8007fc4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	887a      	ldrh	r2, [r7, #2]
 8007fca:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fe2:	2b40      	cmp	r3, #64	; 0x40
 8007fe4:	d007      	beq.n	8007ff6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ff4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ffe:	d178      	bne.n	80080f2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d002      	beq.n	800800e <HAL_SPI_TransmitReceive+0x10a>
 8008008:	8b7b      	ldrh	r3, [r7, #26]
 800800a:	2b01      	cmp	r3, #1
 800800c:	d166      	bne.n	80080dc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008012:	881a      	ldrh	r2, [r3, #0]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801e:	1c9a      	adds	r2, r3, #2
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008028:	b29b      	uxth	r3, r3
 800802a:	3b01      	subs	r3, #1
 800802c:	b29a      	uxth	r2, r3
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008032:	e053      	b.n	80080dc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f003 0302 	and.w	r3, r3, #2
 800803e:	2b02      	cmp	r3, #2
 8008040:	d11b      	bne.n	800807a <HAL_SPI_TransmitReceive+0x176>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008046:	b29b      	uxth	r3, r3
 8008048:	2b00      	cmp	r3, #0
 800804a:	d016      	beq.n	800807a <HAL_SPI_TransmitReceive+0x176>
 800804c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800804e:	2b01      	cmp	r3, #1
 8008050:	d113      	bne.n	800807a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008056:	881a      	ldrh	r2, [r3, #0]
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008062:	1c9a      	adds	r2, r3, #2
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800806c:	b29b      	uxth	r3, r3
 800806e:	3b01      	subs	r3, #1
 8008070:	b29a      	uxth	r2, r3
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008076:	2300      	movs	r3, #0
 8008078:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	f003 0301 	and.w	r3, r3, #1
 8008084:	2b01      	cmp	r3, #1
 8008086:	d119      	bne.n	80080bc <HAL_SPI_TransmitReceive+0x1b8>
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800808c:	b29b      	uxth	r3, r3
 800808e:	2b00      	cmp	r3, #0
 8008090:	d014      	beq.n	80080bc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68da      	ldr	r2, [r3, #12]
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809c:	b292      	uxth	r2, r2
 800809e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a4:	1c9a      	adds	r2, r3, #2
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	3b01      	subs	r3, #1
 80080b2:	b29a      	uxth	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080b8:	2301      	movs	r3, #1
 80080ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80080bc:	f7fd f816 	bl	80050ec <HAL_GetTick>
 80080c0:	4602      	mov	r2, r0
 80080c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c4:	1ad3      	subs	r3, r2, r3
 80080c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d807      	bhi.n	80080dc <HAL_SPI_TransmitReceive+0x1d8>
 80080cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d2:	d003      	beq.n	80080dc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80080d4:	2303      	movs	r3, #3
 80080d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80080da:	e0a7      	b.n	800822c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1a6      	bne.n	8008034 <HAL_SPI_TransmitReceive+0x130>
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1a1      	bne.n	8008034 <HAL_SPI_TransmitReceive+0x130>
 80080f0:	e07c      	b.n	80081ec <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d002      	beq.n	8008100 <HAL_SPI_TransmitReceive+0x1fc>
 80080fa:	8b7b      	ldrh	r3, [r7, #26]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d16b      	bne.n	80081d8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	330c      	adds	r3, #12
 800810a:	7812      	ldrb	r2, [r2, #0]
 800810c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008112:	1c5a      	adds	r2, r3, #1
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800811c:	b29b      	uxth	r3, r3
 800811e:	3b01      	subs	r3, #1
 8008120:	b29a      	uxth	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008126:	e057      	b.n	80081d8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	f003 0302 	and.w	r3, r3, #2
 8008132:	2b02      	cmp	r3, #2
 8008134:	d11c      	bne.n	8008170 <HAL_SPI_TransmitReceive+0x26c>
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800813a:	b29b      	uxth	r3, r3
 800813c:	2b00      	cmp	r3, #0
 800813e:	d017      	beq.n	8008170 <HAL_SPI_TransmitReceive+0x26c>
 8008140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008142:	2b01      	cmp	r3, #1
 8008144:	d114      	bne.n	8008170 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	330c      	adds	r3, #12
 8008150:	7812      	ldrb	r2, [r2, #0]
 8008152:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008158:	1c5a      	adds	r2, r3, #1
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008162:	b29b      	uxth	r3, r3
 8008164:	3b01      	subs	r3, #1
 8008166:	b29a      	uxth	r2, r3
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800816c:	2300      	movs	r3, #0
 800816e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f003 0301 	and.w	r3, r3, #1
 800817a:	2b01      	cmp	r3, #1
 800817c:	d119      	bne.n	80081b2 <HAL_SPI_TransmitReceive+0x2ae>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008182:	b29b      	uxth	r3, r3
 8008184:	2b00      	cmp	r3, #0
 8008186:	d014      	beq.n	80081b2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	68da      	ldr	r2, [r3, #12]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008192:	b2d2      	uxtb	r2, r2
 8008194:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800819a:	1c5a      	adds	r2, r3, #1
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	3b01      	subs	r3, #1
 80081a8:	b29a      	uxth	r2, r3
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80081ae:	2301      	movs	r3, #1
 80081b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80081b2:	f7fc ff9b 	bl	80050ec <HAL_GetTick>
 80081b6:	4602      	mov	r2, r0
 80081b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80081be:	429a      	cmp	r2, r3
 80081c0:	d803      	bhi.n	80081ca <HAL_SPI_TransmitReceive+0x2c6>
 80081c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c8:	d102      	bne.n	80081d0 <HAL_SPI_TransmitReceive+0x2cc>
 80081ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d103      	bne.n	80081d8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80081d0:	2303      	movs	r3, #3
 80081d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80081d6:	e029      	b.n	800822c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081dc:	b29b      	uxth	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1a2      	bne.n	8008128 <HAL_SPI_TransmitReceive+0x224>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d19d      	bne.n	8008128 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80081f0:	68f8      	ldr	r0, [r7, #12]
 80081f2:	f000 f917 	bl	8008424 <SPI_EndRxTxTransaction>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d006      	beq.n	800820a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2220      	movs	r2, #32
 8008206:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008208:	e010      	b.n	800822c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d10b      	bne.n	800822a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008212:	2300      	movs	r3, #0
 8008214:	617b      	str	r3, [r7, #20]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	617b      	str	r3, [r7, #20]
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	617b      	str	r3, [r7, #20]
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	e000      	b.n	800822c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800822a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2200      	movs	r2, #0
 8008238:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800823c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008240:	4618      	mov	r0, r3
 8008242:	3730      	adds	r7, #48	; 0x30
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b088      	sub	sp, #32
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	603b      	str	r3, [r7, #0]
 8008254:	4613      	mov	r3, r2
 8008256:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008258:	f7fc ff48 	bl	80050ec <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008260:	1a9b      	subs	r3, r3, r2
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	4413      	add	r3, r2
 8008266:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008268:	f7fc ff40 	bl	80050ec <HAL_GetTick>
 800826c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800826e:	4b39      	ldr	r3, [pc, #228]	; (8008354 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	015b      	lsls	r3, r3, #5
 8008274:	0d1b      	lsrs	r3, r3, #20
 8008276:	69fa      	ldr	r2, [r7, #28]
 8008278:	fb02 f303 	mul.w	r3, r2, r3
 800827c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800827e:	e054      	b.n	800832a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008286:	d050      	beq.n	800832a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008288:	f7fc ff30 	bl	80050ec <HAL_GetTick>
 800828c:	4602      	mov	r2, r0
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	1ad3      	subs	r3, r2, r3
 8008292:	69fa      	ldr	r2, [r7, #28]
 8008294:	429a      	cmp	r2, r3
 8008296:	d902      	bls.n	800829e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008298:	69fb      	ldr	r3, [r7, #28]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d13d      	bne.n	800831a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	685a      	ldr	r2, [r3, #4]
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80082ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082b6:	d111      	bne.n	80082dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082c0:	d004      	beq.n	80082cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082ca:	d107      	bne.n	80082dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082e4:	d10f      	bne.n	8008306 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082f4:	601a      	str	r2, [r3, #0]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008304:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2201      	movs	r2, #1
 800830a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008316:	2303      	movs	r3, #3
 8008318:	e017      	b.n	800834a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d101      	bne.n	8008324 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008320:	2300      	movs	r3, #0
 8008322:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	3b01      	subs	r3, #1
 8008328:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	689a      	ldr	r2, [r3, #8]
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	4013      	ands	r3, r2
 8008334:	68ba      	ldr	r2, [r7, #8]
 8008336:	429a      	cmp	r2, r3
 8008338:	bf0c      	ite	eq
 800833a:	2301      	moveq	r3, #1
 800833c:	2300      	movne	r3, #0
 800833e:	b2db      	uxtb	r3, r3
 8008340:	461a      	mov	r2, r3
 8008342:	79fb      	ldrb	r3, [r7, #7]
 8008344:	429a      	cmp	r2, r3
 8008346:	d19b      	bne.n	8008280 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008348:	2300      	movs	r3, #0
}
 800834a:	4618      	mov	r0, r3
 800834c:	3720      	adds	r7, #32
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	20000000 	.word	0x20000000

08008358 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b086      	sub	sp, #24
 800835c:	af02      	add	r7, sp, #8
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800836c:	d111      	bne.n	8008392 <SPI_EndRxTransaction+0x3a>
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008376:	d004      	beq.n	8008382 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008380:	d107      	bne.n	8008392 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008390:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800839a:	d12a      	bne.n	80083f2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083a4:	d012      	beq.n	80083cc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	2200      	movs	r2, #0
 80083ae:	2180      	movs	r1, #128	; 0x80
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f7ff ff49 	bl	8008248 <SPI_WaitFlagStateUntilTimeout>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d02d      	beq.n	8008418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c0:	f043 0220 	orr.w	r2, r3, #32
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80083c8:	2303      	movs	r3, #3
 80083ca:	e026      	b.n	800841a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	9300      	str	r3, [sp, #0]
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	2200      	movs	r2, #0
 80083d4:	2101      	movs	r1, #1
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f7ff ff36 	bl	8008248 <SPI_WaitFlagStateUntilTimeout>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d01a      	beq.n	8008418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083e6:	f043 0220 	orr.w	r2, r3, #32
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80083ee:	2303      	movs	r3, #3
 80083f0:	e013      	b.n	800841a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	2200      	movs	r2, #0
 80083fa:	2101      	movs	r1, #1
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f7ff ff23 	bl	8008248 <SPI_WaitFlagStateUntilTimeout>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d007      	beq.n	8008418 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800840c:	f043 0220 	orr.w	r2, r3, #32
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008414:	2303      	movs	r3, #3
 8008416:	e000      	b.n	800841a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008418:	2300      	movs	r3, #0
}
 800841a:	4618      	mov	r0, r3
 800841c:	3710      	adds	r7, #16
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
	...

08008424 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b088      	sub	sp, #32
 8008428:	af02      	add	r7, sp, #8
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008430:	4b1b      	ldr	r3, [pc, #108]	; (80084a0 <SPI_EndRxTxTransaction+0x7c>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a1b      	ldr	r2, [pc, #108]	; (80084a4 <SPI_EndRxTxTransaction+0x80>)
 8008436:	fba2 2303 	umull	r2, r3, r2, r3
 800843a:	0d5b      	lsrs	r3, r3, #21
 800843c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008440:	fb02 f303 	mul.w	r3, r2, r3
 8008444:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800844e:	d112      	bne.n	8008476 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	9300      	str	r3, [sp, #0]
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	2200      	movs	r2, #0
 8008458:	2180      	movs	r1, #128	; 0x80
 800845a:	68f8      	ldr	r0, [r7, #12]
 800845c:	f7ff fef4 	bl	8008248 <SPI_WaitFlagStateUntilTimeout>
 8008460:	4603      	mov	r3, r0
 8008462:	2b00      	cmp	r3, #0
 8008464:	d016      	beq.n	8008494 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800846a:	f043 0220 	orr.w	r2, r3, #32
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008472:	2303      	movs	r3, #3
 8008474:	e00f      	b.n	8008496 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d00a      	beq.n	8008492 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	3b01      	subs	r3, #1
 8008480:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	689b      	ldr	r3, [r3, #8]
 8008488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800848c:	2b80      	cmp	r3, #128	; 0x80
 800848e:	d0f2      	beq.n	8008476 <SPI_EndRxTxTransaction+0x52>
 8008490:	e000      	b.n	8008494 <SPI_EndRxTxTransaction+0x70>
        break;
 8008492:	bf00      	nop
  }

  return HAL_OK;
 8008494:	2300      	movs	r3, #0
}
 8008496:	4618      	mov	r0, r3
 8008498:	3718      	adds	r7, #24
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
 800849e:	bf00      	nop
 80084a0:	20000000 	.word	0x20000000
 80084a4:	165e9f81 	.word	0x165e9f81

080084a8 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d101      	bne.n	80084be <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	e034      	b.n	8008528 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d106      	bne.n	80084d8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f7f9 f924 	bl	8001720 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	3308      	adds	r3, #8
 80084e0:	4619      	mov	r1, r3
 80084e2:	4610      	mov	r0, r2
 80084e4:	f000 ffda 	bl	800949c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6818      	ldr	r0, [r3, #0]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	461a      	mov	r2, r3
 80084f2:	68b9      	ldr	r1, [r7, #8]
 80084f4:	f001 f824 	bl	8009540 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6858      	ldr	r0, [r3, #4]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	689a      	ldr	r2, [r3, #8]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008504:	6879      	ldr	r1, [r7, #4]
 8008506:	f001 f859 	bl	80095bc <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	6892      	ldr	r2, [r2, #8]
 8008512:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68fa      	ldr	r2, [r7, #12]
 800851c:	6892      	ldr	r2, [r2, #8]
 800851e:	f041 0101 	orr.w	r1, r1, #1
 8008522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8008526:	2300      	movs	r3, #0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3710      	adds	r7, #16
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d101      	bne.n	8008542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800853e:	2301      	movs	r3, #1
 8008540:	e041      	b.n	80085c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008548:	b2db      	uxtb	r3, r3
 800854a:	2b00      	cmp	r3, #0
 800854c:	d106      	bne.n	800855c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f7fb fdd2 	bl	8004100 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2202      	movs	r2, #2
 8008560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	3304      	adds	r3, #4
 800856c:	4619      	mov	r1, r3
 800856e:	4610      	mov	r0, r2
 8008570:	f000 fc1a 	bl	8008da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2201      	movs	r2, #1
 80085c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3708      	adds	r7, #8
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
	...

080085d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b085      	sub	sp, #20
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d001      	beq.n	80085e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e046      	b.n	8008676 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2202      	movs	r2, #2
 80085ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a23      	ldr	r2, [pc, #140]	; (8008684 <HAL_TIM_Base_Start+0xb4>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d022      	beq.n	8008640 <HAL_TIM_Base_Start+0x70>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008602:	d01d      	beq.n	8008640 <HAL_TIM_Base_Start+0x70>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a1f      	ldr	r2, [pc, #124]	; (8008688 <HAL_TIM_Base_Start+0xb8>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d018      	beq.n	8008640 <HAL_TIM_Base_Start+0x70>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a1e      	ldr	r2, [pc, #120]	; (800868c <HAL_TIM_Base_Start+0xbc>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d013      	beq.n	8008640 <HAL_TIM_Base_Start+0x70>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a1c      	ldr	r2, [pc, #112]	; (8008690 <HAL_TIM_Base_Start+0xc0>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d00e      	beq.n	8008640 <HAL_TIM_Base_Start+0x70>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a1b      	ldr	r2, [pc, #108]	; (8008694 <HAL_TIM_Base_Start+0xc4>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d009      	beq.n	8008640 <HAL_TIM_Base_Start+0x70>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a19      	ldr	r2, [pc, #100]	; (8008698 <HAL_TIM_Base_Start+0xc8>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d004      	beq.n	8008640 <HAL_TIM_Base_Start+0x70>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a18      	ldr	r2, [pc, #96]	; (800869c <HAL_TIM_Base_Start+0xcc>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d111      	bne.n	8008664 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	f003 0307 	and.w	r3, r3, #7
 800864a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2b06      	cmp	r3, #6
 8008650:	d010      	beq.n	8008674 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f042 0201 	orr.w	r2, r2, #1
 8008660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008662:	e007      	b.n	8008674 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f042 0201 	orr.w	r2, r2, #1
 8008672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008674:	2300      	movs	r3, #0
}
 8008676:	4618      	mov	r0, r3
 8008678:	3714      	adds	r7, #20
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	40010000 	.word	0x40010000
 8008688:	40000400 	.word	0x40000400
 800868c:	40000800 	.word	0x40000800
 8008690:	40000c00 	.word	0x40000c00
 8008694:	40010400 	.word	0x40010400
 8008698:	40014000 	.word	0x40014000
 800869c:	40001800 	.word	0x40001800

080086a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b085      	sub	sp, #20
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d001      	beq.n	80086b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086b4:	2301      	movs	r3, #1
 80086b6:	e04e      	b.n	8008756 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2202      	movs	r2, #2
 80086bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	68da      	ldr	r2, [r3, #12]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f042 0201 	orr.w	r2, r2, #1
 80086ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a23      	ldr	r2, [pc, #140]	; (8008764 <HAL_TIM_Base_Start_IT+0xc4>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d022      	beq.n	8008720 <HAL_TIM_Base_Start_IT+0x80>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086e2:	d01d      	beq.n	8008720 <HAL_TIM_Base_Start_IT+0x80>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a1f      	ldr	r2, [pc, #124]	; (8008768 <HAL_TIM_Base_Start_IT+0xc8>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d018      	beq.n	8008720 <HAL_TIM_Base_Start_IT+0x80>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a1e      	ldr	r2, [pc, #120]	; (800876c <HAL_TIM_Base_Start_IT+0xcc>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d013      	beq.n	8008720 <HAL_TIM_Base_Start_IT+0x80>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a1c      	ldr	r2, [pc, #112]	; (8008770 <HAL_TIM_Base_Start_IT+0xd0>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d00e      	beq.n	8008720 <HAL_TIM_Base_Start_IT+0x80>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a1b      	ldr	r2, [pc, #108]	; (8008774 <HAL_TIM_Base_Start_IT+0xd4>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d009      	beq.n	8008720 <HAL_TIM_Base_Start_IT+0x80>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a19      	ldr	r2, [pc, #100]	; (8008778 <HAL_TIM_Base_Start_IT+0xd8>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d004      	beq.n	8008720 <HAL_TIM_Base_Start_IT+0x80>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a18      	ldr	r2, [pc, #96]	; (800877c <HAL_TIM_Base_Start_IT+0xdc>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d111      	bne.n	8008744 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2b06      	cmp	r3, #6
 8008730:	d010      	beq.n	8008754 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0201 	orr.w	r2, r2, #1
 8008740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008742:	e007      	b.n	8008754 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f042 0201 	orr.w	r2, r2, #1
 8008752:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3714      	adds	r7, #20
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	40010000 	.word	0x40010000
 8008768:	40000400 	.word	0x40000400
 800876c:	40000800 	.word	0x40000800
 8008770:	40000c00 	.word	0x40000c00
 8008774:	40010400 	.word	0x40010400
 8008778:	40014000 	.word	0x40014000
 800877c:	40001800 	.word	0x40001800

08008780 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e041      	b.n	8008816 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b00      	cmp	r3, #0
 800879c:	d106      	bne.n	80087ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f839 	bl	800881e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2202      	movs	r2, #2
 80087b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	3304      	adds	r3, #4
 80087bc:	4619      	mov	r1, r3
 80087be:	4610      	mov	r0, r2
 80087c0:	f000 faf2 	bl	8008da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3708      	adds	r7, #8
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800881e:	b480      	push	{r7}
 8008820:	b083      	sub	sp, #12
 8008822:	af00      	add	r7, sp, #0
 8008824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008826:	bf00      	nop
 8008828:	370c      	adds	r7, #12
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr

08008832 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b082      	sub	sp, #8
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	691b      	ldr	r3, [r3, #16]
 8008840:	f003 0302 	and.w	r3, r3, #2
 8008844:	2b02      	cmp	r3, #2
 8008846:	d122      	bne.n	800888e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68db      	ldr	r3, [r3, #12]
 800884e:	f003 0302 	and.w	r3, r3, #2
 8008852:	2b02      	cmp	r3, #2
 8008854:	d11b      	bne.n	800888e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f06f 0202 	mvn.w	r2, #2
 800885e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	f003 0303 	and.w	r3, r3, #3
 8008870:	2b00      	cmp	r3, #0
 8008872:	d003      	beq.n	800887c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f000 fa78 	bl	8008d6a <HAL_TIM_IC_CaptureCallback>
 800887a:	e005      	b.n	8008888 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 fa6a 	bl	8008d56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 fa7b 	bl	8008d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	691b      	ldr	r3, [r3, #16]
 8008894:	f003 0304 	and.w	r3, r3, #4
 8008898:	2b04      	cmp	r3, #4
 800889a:	d122      	bne.n	80088e2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	f003 0304 	and.w	r3, r3, #4
 80088a6:	2b04      	cmp	r3, #4
 80088a8:	d11b      	bne.n	80088e2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f06f 0204 	mvn.w	r2, #4
 80088b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2202      	movs	r2, #2
 80088b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d003      	beq.n	80088d0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f000 fa4e 	bl	8008d6a <HAL_TIM_IC_CaptureCallback>
 80088ce:	e005      	b.n	80088dc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 fa40 	bl	8008d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fa51 	bl	8008d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	f003 0308 	and.w	r3, r3, #8
 80088ec:	2b08      	cmp	r3, #8
 80088ee:	d122      	bne.n	8008936 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	f003 0308 	and.w	r3, r3, #8
 80088fa:	2b08      	cmp	r3, #8
 80088fc:	d11b      	bne.n	8008936 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f06f 0208 	mvn.w	r2, #8
 8008906:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2204      	movs	r2, #4
 800890c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	69db      	ldr	r3, [r3, #28]
 8008914:	f003 0303 	and.w	r3, r3, #3
 8008918:	2b00      	cmp	r3, #0
 800891a:	d003      	beq.n	8008924 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 fa24 	bl	8008d6a <HAL_TIM_IC_CaptureCallback>
 8008922:	e005      	b.n	8008930 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 fa16 	bl	8008d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 fa27 	bl	8008d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2200      	movs	r2, #0
 8008934:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	691b      	ldr	r3, [r3, #16]
 800893c:	f003 0310 	and.w	r3, r3, #16
 8008940:	2b10      	cmp	r3, #16
 8008942:	d122      	bne.n	800898a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	f003 0310 	and.w	r3, r3, #16
 800894e:	2b10      	cmp	r3, #16
 8008950:	d11b      	bne.n	800898a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f06f 0210 	mvn.w	r2, #16
 800895a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2208      	movs	r2, #8
 8008960:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	69db      	ldr	r3, [r3, #28]
 8008968:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800896c:	2b00      	cmp	r3, #0
 800896e:	d003      	beq.n	8008978 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 f9fa 	bl	8008d6a <HAL_TIM_IC_CaptureCallback>
 8008976:	e005      	b.n	8008984 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 f9ec 	bl	8008d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 f9fd 	bl	8008d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	f003 0301 	and.w	r3, r3, #1
 8008994:	2b01      	cmp	r3, #1
 8008996:	d10e      	bne.n	80089b6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d107      	bne.n	80089b6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f06f 0201 	mvn.w	r2, #1
 80089ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7f9 ff29 	bl	8002808 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089c0:	2b80      	cmp	r3, #128	; 0x80
 80089c2:	d10e      	bne.n	80089e2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089ce:	2b80      	cmp	r3, #128	; 0x80
 80089d0:	d107      	bne.n	80089e2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80089da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 fd53 	bl	8009488 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ec:	2b40      	cmp	r3, #64	; 0x40
 80089ee:	d10e      	bne.n	8008a0e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089fa:	2b40      	cmp	r3, #64	; 0x40
 80089fc:	d107      	bne.n	8008a0e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 f9c2 	bl	8008d92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	691b      	ldr	r3, [r3, #16]
 8008a14:	f003 0320 	and.w	r3, r3, #32
 8008a18:	2b20      	cmp	r3, #32
 8008a1a:	d10e      	bne.n	8008a3a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	68db      	ldr	r3, [r3, #12]
 8008a22:	f003 0320 	and.w	r3, r3, #32
 8008a26:	2b20      	cmp	r3, #32
 8008a28:	d107      	bne.n	8008a3a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f06f 0220 	mvn.w	r2, #32
 8008a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 fd1d 	bl	8009474 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a3a:	bf00      	nop
 8008a3c:	3708      	adds	r7, #8
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
	...

08008a44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a50:	2300      	movs	r3, #0
 8008a52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d101      	bne.n	8008a62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a5e:	2302      	movs	r3, #2
 8008a60:	e0ae      	b.n	8008bc0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2b0c      	cmp	r3, #12
 8008a6e:	f200 809f 	bhi.w	8008bb0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008a72:	a201      	add	r2, pc, #4	; (adr r2, 8008a78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a78:	08008aad 	.word	0x08008aad
 8008a7c:	08008bb1 	.word	0x08008bb1
 8008a80:	08008bb1 	.word	0x08008bb1
 8008a84:	08008bb1 	.word	0x08008bb1
 8008a88:	08008aed 	.word	0x08008aed
 8008a8c:	08008bb1 	.word	0x08008bb1
 8008a90:	08008bb1 	.word	0x08008bb1
 8008a94:	08008bb1 	.word	0x08008bb1
 8008a98:	08008b2f 	.word	0x08008b2f
 8008a9c:	08008bb1 	.word	0x08008bb1
 8008aa0:	08008bb1 	.word	0x08008bb1
 8008aa4:	08008bb1 	.word	0x08008bb1
 8008aa8:	08008b6f 	.word	0x08008b6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68b9      	ldr	r1, [r7, #8]
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f000 fa18 	bl	8008ee8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	699a      	ldr	r2, [r3, #24]
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f042 0208 	orr.w	r2, r2, #8
 8008ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	699a      	ldr	r2, [r3, #24]
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f022 0204 	bic.w	r2, r2, #4
 8008ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	6999      	ldr	r1, [r3, #24]
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	691a      	ldr	r2, [r3, #16]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	619a      	str	r2, [r3, #24]
      break;
 8008aea:	e064      	b.n	8008bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68b9      	ldr	r1, [r7, #8]
 8008af2:	4618      	mov	r0, r3
 8008af4:	f000 fa68 	bl	8008fc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	699a      	ldr	r2, [r3, #24]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	699a      	ldr	r2, [r3, #24]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	6999      	ldr	r1, [r3, #24]
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	021a      	lsls	r2, r3, #8
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	430a      	orrs	r2, r1
 8008b2a:	619a      	str	r2, [r3, #24]
      break;
 8008b2c:	e043      	b.n	8008bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	68b9      	ldr	r1, [r7, #8]
 8008b34:	4618      	mov	r0, r3
 8008b36:	f000 fabd 	bl	80090b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	69da      	ldr	r2, [r3, #28]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f042 0208 	orr.w	r2, r2, #8
 8008b48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	69da      	ldr	r2, [r3, #28]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f022 0204 	bic.w	r2, r2, #4
 8008b58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	69d9      	ldr	r1, [r3, #28]
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	691a      	ldr	r2, [r3, #16]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	430a      	orrs	r2, r1
 8008b6a:	61da      	str	r2, [r3, #28]
      break;
 8008b6c:	e023      	b.n	8008bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	68b9      	ldr	r1, [r7, #8]
 8008b74:	4618      	mov	r0, r3
 8008b76:	f000 fb11 	bl	800919c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	69da      	ldr	r2, [r3, #28]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	69da      	ldr	r2, [r3, #28]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	69d9      	ldr	r1, [r3, #28]
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	021a      	lsls	r2, r3, #8
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	430a      	orrs	r2, r1
 8008bac:	61da      	str	r2, [r3, #28]
      break;
 8008bae:	e002      	b.n	8008bb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	75fb      	strb	r3, [r7, #23]
      break;
 8008bb4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3718      	adds	r7, #24
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d101      	bne.n	8008be4 <HAL_TIM_ConfigClockSource+0x1c>
 8008be0:	2302      	movs	r3, #2
 8008be2:	e0b4      	b.n	8008d4e <HAL_TIM_ConfigClockSource+0x186>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	68ba      	ldr	r2, [r7, #8]
 8008c12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c1c:	d03e      	beq.n	8008c9c <HAL_TIM_ConfigClockSource+0xd4>
 8008c1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c22:	f200 8087 	bhi.w	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c2a:	f000 8086 	beq.w	8008d3a <HAL_TIM_ConfigClockSource+0x172>
 8008c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c32:	d87f      	bhi.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c34:	2b70      	cmp	r3, #112	; 0x70
 8008c36:	d01a      	beq.n	8008c6e <HAL_TIM_ConfigClockSource+0xa6>
 8008c38:	2b70      	cmp	r3, #112	; 0x70
 8008c3a:	d87b      	bhi.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c3c:	2b60      	cmp	r3, #96	; 0x60
 8008c3e:	d050      	beq.n	8008ce2 <HAL_TIM_ConfigClockSource+0x11a>
 8008c40:	2b60      	cmp	r3, #96	; 0x60
 8008c42:	d877      	bhi.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c44:	2b50      	cmp	r3, #80	; 0x50
 8008c46:	d03c      	beq.n	8008cc2 <HAL_TIM_ConfigClockSource+0xfa>
 8008c48:	2b50      	cmp	r3, #80	; 0x50
 8008c4a:	d873      	bhi.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c4c:	2b40      	cmp	r3, #64	; 0x40
 8008c4e:	d058      	beq.n	8008d02 <HAL_TIM_ConfigClockSource+0x13a>
 8008c50:	2b40      	cmp	r3, #64	; 0x40
 8008c52:	d86f      	bhi.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c54:	2b30      	cmp	r3, #48	; 0x30
 8008c56:	d064      	beq.n	8008d22 <HAL_TIM_ConfigClockSource+0x15a>
 8008c58:	2b30      	cmp	r3, #48	; 0x30
 8008c5a:	d86b      	bhi.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c5c:	2b20      	cmp	r3, #32
 8008c5e:	d060      	beq.n	8008d22 <HAL_TIM_ConfigClockSource+0x15a>
 8008c60:	2b20      	cmp	r3, #32
 8008c62:	d867      	bhi.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d05c      	beq.n	8008d22 <HAL_TIM_ConfigClockSource+0x15a>
 8008c68:	2b10      	cmp	r3, #16
 8008c6a:	d05a      	beq.n	8008d22 <HAL_TIM_ConfigClockSource+0x15a>
 8008c6c:	e062      	b.n	8008d34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	6899      	ldr	r1, [r3, #8]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	685a      	ldr	r2, [r3, #4]
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	f000 fb5d 	bl	800933c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008c90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	68ba      	ldr	r2, [r7, #8]
 8008c98:	609a      	str	r2, [r3, #8]
      break;
 8008c9a:	e04f      	b.n	8008d3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6818      	ldr	r0, [r3, #0]
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	6899      	ldr	r1, [r3, #8]
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	685a      	ldr	r2, [r3, #4]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	68db      	ldr	r3, [r3, #12]
 8008cac:	f000 fb46 	bl	800933c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	689a      	ldr	r2, [r3, #8]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008cbe:	609a      	str	r2, [r3, #8]
      break;
 8008cc0:	e03c      	b.n	8008d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6818      	ldr	r0, [r3, #0]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	6859      	ldr	r1, [r3, #4]
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	68db      	ldr	r3, [r3, #12]
 8008cce:	461a      	mov	r2, r3
 8008cd0:	f000 faba 	bl	8009248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	2150      	movs	r1, #80	; 0x50
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f000 fb13 	bl	8009306 <TIM_ITRx_SetConfig>
      break;
 8008ce0:	e02c      	b.n	8008d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6818      	ldr	r0, [r3, #0]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	6859      	ldr	r1, [r3, #4]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	f000 fad9 	bl	80092a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2160      	movs	r1, #96	; 0x60
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f000 fb03 	bl	8009306 <TIM_ITRx_SetConfig>
      break;
 8008d00:	e01c      	b.n	8008d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6818      	ldr	r0, [r3, #0]
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	6859      	ldr	r1, [r3, #4]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	68db      	ldr	r3, [r3, #12]
 8008d0e:	461a      	mov	r2, r3
 8008d10:	f000 fa9a 	bl	8009248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	2140      	movs	r1, #64	; 0x40
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 faf3 	bl	8009306 <TIM_ITRx_SetConfig>
      break;
 8008d20:	e00c      	b.n	8008d3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	f000 faea 	bl	8009306 <TIM_ITRx_SetConfig>
      break;
 8008d32:	e003      	b.n	8008d3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	73fb      	strb	r3, [r7, #15]
      break;
 8008d38:	e000      	b.n	8008d3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3710      	adds	r7, #16
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}

08008d56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d56:	b480      	push	{r7}
 8008d58:	b083      	sub	sp, #12
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d5e:	bf00      	nop
 8008d60:	370c      	adds	r7, #12
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr

08008d6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	b083      	sub	sp, #12
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d72:	bf00      	nop
 8008d74:	370c      	adds	r7, #12
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr

08008d7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d7e:	b480      	push	{r7}
 8008d80:	b083      	sub	sp, #12
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d86:	bf00      	nop
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d92:	b480      	push	{r7}
 8008d94:	b083      	sub	sp, #12
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d9a:	bf00      	nop
 8008d9c:	370c      	adds	r7, #12
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr
	...

08008da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a40      	ldr	r2, [pc, #256]	; (8008ebc <TIM_Base_SetConfig+0x114>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d013      	beq.n	8008de8 <TIM_Base_SetConfig+0x40>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dc6:	d00f      	beq.n	8008de8 <TIM_Base_SetConfig+0x40>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	4a3d      	ldr	r2, [pc, #244]	; (8008ec0 <TIM_Base_SetConfig+0x118>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d00b      	beq.n	8008de8 <TIM_Base_SetConfig+0x40>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4a3c      	ldr	r2, [pc, #240]	; (8008ec4 <TIM_Base_SetConfig+0x11c>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d007      	beq.n	8008de8 <TIM_Base_SetConfig+0x40>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a3b      	ldr	r2, [pc, #236]	; (8008ec8 <TIM_Base_SetConfig+0x120>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d003      	beq.n	8008de8 <TIM_Base_SetConfig+0x40>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	4a3a      	ldr	r2, [pc, #232]	; (8008ecc <TIM_Base_SetConfig+0x124>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d108      	bne.n	8008dfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4a2f      	ldr	r2, [pc, #188]	; (8008ebc <TIM_Base_SetConfig+0x114>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d02b      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e08:	d027      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	4a2c      	ldr	r2, [pc, #176]	; (8008ec0 <TIM_Base_SetConfig+0x118>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d023      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	4a2b      	ldr	r2, [pc, #172]	; (8008ec4 <TIM_Base_SetConfig+0x11c>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d01f      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	4a2a      	ldr	r2, [pc, #168]	; (8008ec8 <TIM_Base_SetConfig+0x120>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d01b      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	4a29      	ldr	r2, [pc, #164]	; (8008ecc <TIM_Base_SetConfig+0x124>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d017      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	4a28      	ldr	r2, [pc, #160]	; (8008ed0 <TIM_Base_SetConfig+0x128>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d013      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	4a27      	ldr	r2, [pc, #156]	; (8008ed4 <TIM_Base_SetConfig+0x12c>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d00f      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a26      	ldr	r2, [pc, #152]	; (8008ed8 <TIM_Base_SetConfig+0x130>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d00b      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4a25      	ldr	r2, [pc, #148]	; (8008edc <TIM_Base_SetConfig+0x134>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d007      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a24      	ldr	r2, [pc, #144]	; (8008ee0 <TIM_Base_SetConfig+0x138>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d003      	beq.n	8008e5a <TIM_Base_SetConfig+0xb2>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a23      	ldr	r2, [pc, #140]	; (8008ee4 <TIM_Base_SetConfig+0x13c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d108      	bne.n	8008e6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	68db      	ldr	r3, [r3, #12]
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	695b      	ldr	r3, [r3, #20]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	68fa      	ldr	r2, [r7, #12]
 8008e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	689a      	ldr	r2, [r3, #8]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4a0a      	ldr	r2, [pc, #40]	; (8008ebc <TIM_Base_SetConfig+0x114>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d003      	beq.n	8008ea0 <TIM_Base_SetConfig+0xf8>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4a0c      	ldr	r2, [pc, #48]	; (8008ecc <TIM_Base_SetConfig+0x124>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d103      	bne.n	8008ea8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	691a      	ldr	r2, [r3, #16]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	615a      	str	r2, [r3, #20]
}
 8008eae:	bf00      	nop
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	40010000 	.word	0x40010000
 8008ec0:	40000400 	.word	0x40000400
 8008ec4:	40000800 	.word	0x40000800
 8008ec8:	40000c00 	.word	0x40000c00
 8008ecc:	40010400 	.word	0x40010400
 8008ed0:	40014000 	.word	0x40014000
 8008ed4:	40014400 	.word	0x40014400
 8008ed8:	40014800 	.word	0x40014800
 8008edc:	40001800 	.word	0x40001800
 8008ee0:	40001c00 	.word	0x40001c00
 8008ee4:	40002000 	.word	0x40002000

08008ee8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b087      	sub	sp, #28
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a1b      	ldr	r3, [r3, #32]
 8008ef6:	f023 0201 	bic.w	r2, r3, #1
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a1b      	ldr	r3, [r3, #32]
 8008f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f023 0303 	bic.w	r3, r3, #3
 8008f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	f023 0302 	bic.w	r3, r3, #2
 8008f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	697a      	ldr	r2, [r7, #20]
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a20      	ldr	r2, [pc, #128]	; (8008fc0 <TIM_OC1_SetConfig+0xd8>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d003      	beq.n	8008f4c <TIM_OC1_SetConfig+0x64>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a1f      	ldr	r2, [pc, #124]	; (8008fc4 <TIM_OC1_SetConfig+0xdc>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d10c      	bne.n	8008f66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	f023 0308 	bic.w	r3, r3, #8
 8008f52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	697a      	ldr	r2, [r7, #20]
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	f023 0304 	bic.w	r3, r3, #4
 8008f64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a15      	ldr	r2, [pc, #84]	; (8008fc0 <TIM_OC1_SetConfig+0xd8>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d003      	beq.n	8008f76 <TIM_OC1_SetConfig+0x8e>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	4a14      	ldr	r2, [pc, #80]	; (8008fc4 <TIM_OC1_SetConfig+0xdc>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d111      	bne.n	8008f9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	695b      	ldr	r3, [r3, #20]
 8008f8a:	693a      	ldr	r2, [r7, #16]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	699b      	ldr	r3, [r3, #24]
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	4313      	orrs	r3, r2
 8008f98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	693a      	ldr	r2, [r7, #16]
 8008f9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68fa      	ldr	r2, [r7, #12]
 8008fa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	685a      	ldr	r2, [r3, #4]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	697a      	ldr	r2, [r7, #20]
 8008fb2:	621a      	str	r2, [r3, #32]
}
 8008fb4:	bf00      	nop
 8008fb6:	371c      	adds	r7, #28
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbe:	4770      	bx	lr
 8008fc0:	40010000 	.word	0x40010000
 8008fc4:	40010400 	.word	0x40010400

08008fc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b087      	sub	sp, #28
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6a1b      	ldr	r3, [r3, #32]
 8008fd6:	f023 0210 	bic.w	r2, r3, #16
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6a1b      	ldr	r3, [r3, #32]
 8008fe2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	699b      	ldr	r3, [r3, #24]
 8008fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	021b      	lsls	r3, r3, #8
 8009006:	68fa      	ldr	r2, [r7, #12]
 8009008:	4313      	orrs	r3, r2
 800900a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	f023 0320 	bic.w	r3, r3, #32
 8009012:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	011b      	lsls	r3, r3, #4
 800901a:	697a      	ldr	r2, [r7, #20]
 800901c:	4313      	orrs	r3, r2
 800901e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a22      	ldr	r2, [pc, #136]	; (80090ac <TIM_OC2_SetConfig+0xe4>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d003      	beq.n	8009030 <TIM_OC2_SetConfig+0x68>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a21      	ldr	r2, [pc, #132]	; (80090b0 <TIM_OC2_SetConfig+0xe8>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d10d      	bne.n	800904c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	011b      	lsls	r3, r3, #4
 800903e:	697a      	ldr	r2, [r7, #20]
 8009040:	4313      	orrs	r3, r2
 8009042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800904a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	4a17      	ldr	r2, [pc, #92]	; (80090ac <TIM_OC2_SetConfig+0xe4>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d003      	beq.n	800905c <TIM_OC2_SetConfig+0x94>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	4a16      	ldr	r2, [pc, #88]	; (80090b0 <TIM_OC2_SetConfig+0xe8>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d113      	bne.n	8009084 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009062:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800906a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	695b      	ldr	r3, [r3, #20]
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	4313      	orrs	r3, r2
 8009076:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	699b      	ldr	r3, [r3, #24]
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	693a      	ldr	r2, [r7, #16]
 8009080:	4313      	orrs	r3, r2
 8009082:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	693a      	ldr	r2, [r7, #16]
 8009088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	697a      	ldr	r2, [r7, #20]
 800909c:	621a      	str	r2, [r3, #32]
}
 800909e:	bf00      	nop
 80090a0:	371c      	adds	r7, #28
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	40010000 	.word	0x40010000
 80090b0:	40010400 	.word	0x40010400

080090b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b087      	sub	sp, #28
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a1b      	ldr	r3, [r3, #32]
 80090c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6a1b      	ldr	r3, [r3, #32]
 80090ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	69db      	ldr	r3, [r3, #28]
 80090da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f023 0303 	bic.w	r3, r3, #3
 80090ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	68fa      	ldr	r2, [r7, #12]
 80090f2:	4313      	orrs	r3, r2
 80090f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80090fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	021b      	lsls	r3, r3, #8
 8009104:	697a      	ldr	r2, [r7, #20]
 8009106:	4313      	orrs	r3, r2
 8009108:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	4a21      	ldr	r2, [pc, #132]	; (8009194 <TIM_OC3_SetConfig+0xe0>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d003      	beq.n	800911a <TIM_OC3_SetConfig+0x66>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a20      	ldr	r2, [pc, #128]	; (8009198 <TIM_OC3_SetConfig+0xe4>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d10d      	bne.n	8009136 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009120:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	021b      	lsls	r3, r3, #8
 8009128:	697a      	ldr	r2, [r7, #20]
 800912a:	4313      	orrs	r3, r2
 800912c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009134:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	4a16      	ldr	r2, [pc, #88]	; (8009194 <TIM_OC3_SetConfig+0xe0>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d003      	beq.n	8009146 <TIM_OC3_SetConfig+0x92>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	4a15      	ldr	r2, [pc, #84]	; (8009198 <TIM_OC3_SetConfig+0xe4>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d113      	bne.n	800916e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800914c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	695b      	ldr	r3, [r3, #20]
 800915a:	011b      	lsls	r3, r3, #4
 800915c:	693a      	ldr	r2, [r7, #16]
 800915e:	4313      	orrs	r3, r2
 8009160:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	699b      	ldr	r3, [r3, #24]
 8009166:	011b      	lsls	r3, r3, #4
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	4313      	orrs	r3, r2
 800916c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	693a      	ldr	r2, [r7, #16]
 8009172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	685a      	ldr	r2, [r3, #4]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	697a      	ldr	r2, [r7, #20]
 8009186:	621a      	str	r2, [r3, #32]
}
 8009188:	bf00      	nop
 800918a:	371c      	adds	r7, #28
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr
 8009194:	40010000 	.word	0x40010000
 8009198:	40010400 	.word	0x40010400

0800919c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800919c:	b480      	push	{r7}
 800919e:	b087      	sub	sp, #28
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a1b      	ldr	r3, [r3, #32]
 80091aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6a1b      	ldr	r3, [r3, #32]
 80091b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	69db      	ldr	r3, [r3, #28]
 80091c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	021b      	lsls	r3, r3, #8
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	4313      	orrs	r3, r2
 80091de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80091e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	689b      	ldr	r3, [r3, #8]
 80091ec:	031b      	lsls	r3, r3, #12
 80091ee:	693a      	ldr	r2, [r7, #16]
 80091f0:	4313      	orrs	r3, r2
 80091f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	4a12      	ldr	r2, [pc, #72]	; (8009240 <TIM_OC4_SetConfig+0xa4>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d003      	beq.n	8009204 <TIM_OC4_SetConfig+0x68>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	4a11      	ldr	r2, [pc, #68]	; (8009244 <TIM_OC4_SetConfig+0xa8>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d109      	bne.n	8009218 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800920a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	695b      	ldr	r3, [r3, #20]
 8009210:	019b      	lsls	r3, r3, #6
 8009212:	697a      	ldr	r2, [r7, #20]
 8009214:	4313      	orrs	r3, r2
 8009216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	685a      	ldr	r2, [r3, #4]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	693a      	ldr	r2, [r7, #16]
 8009230:	621a      	str	r2, [r3, #32]
}
 8009232:	bf00      	nop
 8009234:	371c      	adds	r7, #28
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop
 8009240:	40010000 	.word	0x40010000
 8009244:	40010400 	.word	0x40010400

08009248 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009248:	b480      	push	{r7}
 800924a:	b087      	sub	sp, #28
 800924c:	af00      	add	r7, sp, #0
 800924e:	60f8      	str	r0, [r7, #12]
 8009250:	60b9      	str	r1, [r7, #8]
 8009252:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6a1b      	ldr	r3, [r3, #32]
 8009258:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6a1b      	ldr	r3, [r3, #32]
 800925e:	f023 0201 	bic.w	r2, r3, #1
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	699b      	ldr	r3, [r3, #24]
 800926a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	011b      	lsls	r3, r3, #4
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	4313      	orrs	r3, r2
 800927c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	f023 030a 	bic.w	r3, r3, #10
 8009284:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	4313      	orrs	r3, r2
 800928c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	693a      	ldr	r2, [r7, #16]
 8009292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	697a      	ldr	r2, [r7, #20]
 8009298:	621a      	str	r2, [r3, #32]
}
 800929a:	bf00      	nop
 800929c:	371c      	adds	r7, #28
 800929e:	46bd      	mov	sp, r7
 80092a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a4:	4770      	bx	lr

080092a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b087      	sub	sp, #28
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	60f8      	str	r0, [r7, #12]
 80092ae:	60b9      	str	r1, [r7, #8]
 80092b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	6a1b      	ldr	r3, [r3, #32]
 80092b6:	f023 0210 	bic.w	r2, r3, #16
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	6a1b      	ldr	r3, [r3, #32]
 80092c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80092d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	031b      	lsls	r3, r3, #12
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	4313      	orrs	r3, r2
 80092da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80092e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	011b      	lsls	r3, r3, #4
 80092e8:	693a      	ldr	r2, [r7, #16]
 80092ea:	4313      	orrs	r3, r2
 80092ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	697a      	ldr	r2, [r7, #20]
 80092f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	693a      	ldr	r2, [r7, #16]
 80092f8:	621a      	str	r2, [r3, #32]
}
 80092fa:	bf00      	nop
 80092fc:	371c      	adds	r7, #28
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr

08009306 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009306:	b480      	push	{r7}
 8009308:	b085      	sub	sp, #20
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
 800930e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800931c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800931e:	683a      	ldr	r2, [r7, #0]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	4313      	orrs	r3, r2
 8009324:	f043 0307 	orr.w	r3, r3, #7
 8009328:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	609a      	str	r2, [r3, #8]
}
 8009330:	bf00      	nop
 8009332:	3714      	adds	r7, #20
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800933c:	b480      	push	{r7}
 800933e:	b087      	sub	sp, #28
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	607a      	str	r2, [r7, #4]
 8009348:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	689b      	ldr	r3, [r3, #8]
 800934e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009356:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	021a      	lsls	r2, r3, #8
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	431a      	orrs	r2, r3
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	4313      	orrs	r3, r2
 8009364:	697a      	ldr	r2, [r7, #20]
 8009366:	4313      	orrs	r3, r2
 8009368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	697a      	ldr	r2, [r7, #20]
 800936e:	609a      	str	r2, [r3, #8]
}
 8009370:	bf00      	nop
 8009372:	371c      	adds	r7, #28
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800937c:	b480      	push	{r7}
 800937e:	b085      	sub	sp, #20
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800938c:	2b01      	cmp	r3, #1
 800938e:	d101      	bne.n	8009394 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009390:	2302      	movs	r3, #2
 8009392:	e05a      	b.n	800944a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2201      	movs	r2, #1
 8009398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2202      	movs	r2, #2
 80093a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68fa      	ldr	r2, [r7, #12]
 80093cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a21      	ldr	r2, [pc, #132]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d022      	beq.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093e0:	d01d      	beq.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a1d      	ldr	r2, [pc, #116]	; (800945c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d018      	beq.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a1b      	ldr	r2, [pc, #108]	; (8009460 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d013      	beq.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a1a      	ldr	r2, [pc, #104]	; (8009464 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d00e      	beq.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a18      	ldr	r2, [pc, #96]	; (8009468 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d009      	beq.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a17      	ldr	r2, [pc, #92]	; (800946c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d004      	beq.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a15      	ldr	r2, [pc, #84]	; (8009470 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d10c      	bne.n	8009438 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009424:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	4313      	orrs	r3, r2
 800942e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	68ba      	ldr	r2, [r7, #8]
 8009436:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2201      	movs	r2, #1
 800943c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2200      	movs	r2, #0
 8009444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009448:	2300      	movs	r3, #0
}
 800944a:	4618      	mov	r0, r3
 800944c:	3714      	adds	r7, #20
 800944e:	46bd      	mov	sp, r7
 8009450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009454:	4770      	bx	lr
 8009456:	bf00      	nop
 8009458:	40010000 	.word	0x40010000
 800945c:	40000400 	.word	0x40000400
 8009460:	40000800 	.word	0x40000800
 8009464:	40000c00 	.word	0x40000c00
 8009468:	40010400 	.word	0x40010400
 800946c:	40014000 	.word	0x40014000
 8009470:	40001800 	.word	0x40001800

08009474 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800947c:	bf00      	nop
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009488:	b480      	push	{r7}
 800948a:	b083      	sub	sp, #12
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009490:	bf00      	nop
 8009492:	370c      	adds	r7, #12
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr

0800949c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800949c:	b480      	push	{r7}
 800949e:	b085      	sub	sp, #20
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80094a6:	2300      	movs	r3, #0
 80094a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b4:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	4b20      	ldr	r3, [pc, #128]	; (800953c <FSMC_NORSRAM_Init+0xa0>)
 80094ba:	4013      	ands	r3, r2
 80094bc:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80094c6:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80094cc:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80094d2:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80094d8:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80094de:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80094e4:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80094ea:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80094f0:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80094f6:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 80094fc:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8009502:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8009508:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800950a:	68fa      	ldr	r2, [r7, #12]
 800950c:	4313      	orrs	r3, r2
 800950e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	2b08      	cmp	r3, #8
 8009516:	d103      	bne.n	8009520 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800951e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68f9      	ldr	r1, [r7, #12]
 8009528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800952c:	2300      	movs	r3, #0
}
 800952e:	4618      	mov	r0, r3
 8009530:	3714      	adds	r7, #20
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr
 800953a:	bf00      	nop
 800953c:	fff00080 	.word	0xfff00080

08009540 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009540:	b480      	push	{r7}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	60b9      	str	r1, [r7, #8]
 800954a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800954c:	2300      	movs	r3, #0
 800954e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	1c5a      	adds	r2, r3, #1
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800955a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009562:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800956e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8009576:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800957e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	691b      	ldr	r3, [r3, #16]
 8009584:	3b01      	subs	r3, #1
 8009586:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009588:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	695b      	ldr	r3, [r3, #20]
 800958e:	3b02      	subs	r3, #2
 8009590:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8009592:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009598:	4313      	orrs	r3, r2
 800959a:	697a      	ldr	r2, [r7, #20]
 800959c:	4313      	orrs	r3, r2
 800959e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	1c5a      	adds	r2, r3, #1
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6979      	ldr	r1, [r7, #20]
 80095a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80095ac:	2300      	movs	r3, #0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	371c      	adds	r7, #28
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
	...

080095bc <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80095bc:	b480      	push	{r7}
 80095be:	b087      	sub	sp, #28
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	60f8      	str	r0, [r7, #12]
 80095c4:	60b9      	str	r1, [r7, #8]
 80095c6:	607a      	str	r2, [r7, #4]
 80095c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80095ca:	2300      	movs	r3, #0
 80095cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095d4:	d122      	bne.n	800961c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	687a      	ldr	r2, [r7, #4]
 80095da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095de:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80095e0:	697a      	ldr	r2, [r7, #20]
 80095e2:	4b15      	ldr	r3, [pc, #84]	; (8009638 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80095e4:	4013      	ands	r3, r2
 80095e6:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	685b      	ldr	r3, [r3, #4]
 80095f0:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80095f2:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80095fa:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8009602:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009608:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800960a:	697a      	ldr	r2, [r7, #20]
 800960c:	4313      	orrs	r3, r2
 800960e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	6979      	ldr	r1, [r7, #20]
 8009616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800961a:	e005      	b.n	8009628 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8009628:	2300      	movs	r3, #0
}
 800962a:	4618      	mov	r0, r3
 800962c:	371c      	adds	r7, #28
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	cff00000 	.word	0xcff00000

0800963c <__errno>:
 800963c:	4b01      	ldr	r3, [pc, #4]	; (8009644 <__errno+0x8>)
 800963e:	6818      	ldr	r0, [r3, #0]
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	20000118 	.word	0x20000118

08009648 <__libc_init_array>:
 8009648:	b570      	push	{r4, r5, r6, lr}
 800964a:	4d0d      	ldr	r5, [pc, #52]	; (8009680 <__libc_init_array+0x38>)
 800964c:	4c0d      	ldr	r4, [pc, #52]	; (8009684 <__libc_init_array+0x3c>)
 800964e:	1b64      	subs	r4, r4, r5
 8009650:	10a4      	asrs	r4, r4, #2
 8009652:	2600      	movs	r6, #0
 8009654:	42a6      	cmp	r6, r4
 8009656:	d109      	bne.n	800966c <__libc_init_array+0x24>
 8009658:	4d0b      	ldr	r5, [pc, #44]	; (8009688 <__libc_init_array+0x40>)
 800965a:	4c0c      	ldr	r4, [pc, #48]	; (800968c <__libc_init_array+0x44>)
 800965c:	f001 fb34 	bl	800acc8 <_init>
 8009660:	1b64      	subs	r4, r4, r5
 8009662:	10a4      	asrs	r4, r4, #2
 8009664:	2600      	movs	r6, #0
 8009666:	42a6      	cmp	r6, r4
 8009668:	d105      	bne.n	8009676 <__libc_init_array+0x2e>
 800966a:	bd70      	pop	{r4, r5, r6, pc}
 800966c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009670:	4798      	blx	r3
 8009672:	3601      	adds	r6, #1
 8009674:	e7ee      	b.n	8009654 <__libc_init_array+0xc>
 8009676:	f855 3b04 	ldr.w	r3, [r5], #4
 800967a:	4798      	blx	r3
 800967c:	3601      	adds	r6, #1
 800967e:	e7f2      	b.n	8009666 <__libc_init_array+0x1e>
 8009680:	08011f6c 	.word	0x08011f6c
 8009684:	08011f6c 	.word	0x08011f6c
 8009688:	08011f6c 	.word	0x08011f6c
 800968c:	08011f70 	.word	0x08011f70

08009690 <memset>:
 8009690:	4402      	add	r2, r0
 8009692:	4603      	mov	r3, r0
 8009694:	4293      	cmp	r3, r2
 8009696:	d100      	bne.n	800969a <memset+0xa>
 8009698:	4770      	bx	lr
 800969a:	f803 1b01 	strb.w	r1, [r3], #1
 800969e:	e7f9      	b.n	8009694 <memset+0x4>

080096a0 <rand>:
 80096a0:	4b16      	ldr	r3, [pc, #88]	; (80096fc <rand+0x5c>)
 80096a2:	b510      	push	{r4, lr}
 80096a4:	681c      	ldr	r4, [r3, #0]
 80096a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80096a8:	b9b3      	cbnz	r3, 80096d8 <rand+0x38>
 80096aa:	2018      	movs	r0, #24
 80096ac:	f000 f886 	bl	80097bc <malloc>
 80096b0:	63a0      	str	r0, [r4, #56]	; 0x38
 80096b2:	b928      	cbnz	r0, 80096c0 <rand+0x20>
 80096b4:	4602      	mov	r2, r0
 80096b6:	4b12      	ldr	r3, [pc, #72]	; (8009700 <rand+0x60>)
 80096b8:	4812      	ldr	r0, [pc, #72]	; (8009704 <rand+0x64>)
 80096ba:	214e      	movs	r1, #78	; 0x4e
 80096bc:	f000 f84e 	bl	800975c <__assert_func>
 80096c0:	4a11      	ldr	r2, [pc, #68]	; (8009708 <rand+0x68>)
 80096c2:	4b12      	ldr	r3, [pc, #72]	; (800970c <rand+0x6c>)
 80096c4:	e9c0 2300 	strd	r2, r3, [r0]
 80096c8:	4b11      	ldr	r3, [pc, #68]	; (8009710 <rand+0x70>)
 80096ca:	6083      	str	r3, [r0, #8]
 80096cc:	230b      	movs	r3, #11
 80096ce:	8183      	strh	r3, [r0, #12]
 80096d0:	2201      	movs	r2, #1
 80096d2:	2300      	movs	r3, #0
 80096d4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80096d8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80096da:	4a0e      	ldr	r2, [pc, #56]	; (8009714 <rand+0x74>)
 80096dc:	6920      	ldr	r0, [r4, #16]
 80096de:	6963      	ldr	r3, [r4, #20]
 80096e0:	490d      	ldr	r1, [pc, #52]	; (8009718 <rand+0x78>)
 80096e2:	4342      	muls	r2, r0
 80096e4:	fb01 2203 	mla	r2, r1, r3, r2
 80096e8:	fba0 0101 	umull	r0, r1, r0, r1
 80096ec:	1c43      	adds	r3, r0, #1
 80096ee:	eb42 0001 	adc.w	r0, r2, r1
 80096f2:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80096f6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80096fa:	bd10      	pop	{r4, pc}
 80096fc:	20000118 	.word	0x20000118
 8009700:	08011e00 	.word	0x08011e00
 8009704:	08011e17 	.word	0x08011e17
 8009708:	abcd330e 	.word	0xabcd330e
 800970c:	e66d1234 	.word	0xe66d1234
 8009710:	0005deec 	.word	0x0005deec
 8009714:	5851f42d 	.word	0x5851f42d
 8009718:	4c957f2d 	.word	0x4c957f2d

0800971c <siprintf>:
 800971c:	b40e      	push	{r1, r2, r3}
 800971e:	b500      	push	{lr}
 8009720:	b09c      	sub	sp, #112	; 0x70
 8009722:	ab1d      	add	r3, sp, #116	; 0x74
 8009724:	9002      	str	r0, [sp, #8]
 8009726:	9006      	str	r0, [sp, #24]
 8009728:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800972c:	4809      	ldr	r0, [pc, #36]	; (8009754 <siprintf+0x38>)
 800972e:	9107      	str	r1, [sp, #28]
 8009730:	9104      	str	r1, [sp, #16]
 8009732:	4909      	ldr	r1, [pc, #36]	; (8009758 <siprintf+0x3c>)
 8009734:	f853 2b04 	ldr.w	r2, [r3], #4
 8009738:	9105      	str	r1, [sp, #20]
 800973a:	6800      	ldr	r0, [r0, #0]
 800973c:	9301      	str	r3, [sp, #4]
 800973e:	a902      	add	r1, sp, #8
 8009740:	f000 f980 	bl	8009a44 <_svfiprintf_r>
 8009744:	9b02      	ldr	r3, [sp, #8]
 8009746:	2200      	movs	r2, #0
 8009748:	701a      	strb	r2, [r3, #0]
 800974a:	b01c      	add	sp, #112	; 0x70
 800974c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009750:	b003      	add	sp, #12
 8009752:	4770      	bx	lr
 8009754:	20000118 	.word	0x20000118
 8009758:	ffff0208 	.word	0xffff0208

0800975c <__assert_func>:
 800975c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800975e:	4614      	mov	r4, r2
 8009760:	461a      	mov	r2, r3
 8009762:	4b09      	ldr	r3, [pc, #36]	; (8009788 <__assert_func+0x2c>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4605      	mov	r5, r0
 8009768:	68d8      	ldr	r0, [r3, #12]
 800976a:	b14c      	cbz	r4, 8009780 <__assert_func+0x24>
 800976c:	4b07      	ldr	r3, [pc, #28]	; (800978c <__assert_func+0x30>)
 800976e:	9100      	str	r1, [sp, #0]
 8009770:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009774:	4906      	ldr	r1, [pc, #24]	; (8009790 <__assert_func+0x34>)
 8009776:	462b      	mov	r3, r5
 8009778:	f000 f80e 	bl	8009798 <fiprintf>
 800977c:	f000 fe20 	bl	800a3c0 <abort>
 8009780:	4b04      	ldr	r3, [pc, #16]	; (8009794 <__assert_func+0x38>)
 8009782:	461c      	mov	r4, r3
 8009784:	e7f3      	b.n	800976e <__assert_func+0x12>
 8009786:	bf00      	nop
 8009788:	20000118 	.word	0x20000118
 800978c:	08011e95 	.word	0x08011e95
 8009790:	08011ea2 	.word	0x08011ea2
 8009794:	08011ed0 	.word	0x08011ed0

08009798 <fiprintf>:
 8009798:	b40e      	push	{r1, r2, r3}
 800979a:	b503      	push	{r0, r1, lr}
 800979c:	4601      	mov	r1, r0
 800979e:	ab03      	add	r3, sp, #12
 80097a0:	4805      	ldr	r0, [pc, #20]	; (80097b8 <fiprintf+0x20>)
 80097a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80097a6:	6800      	ldr	r0, [r0, #0]
 80097a8:	9301      	str	r3, [sp, #4]
 80097aa:	f000 fa75 	bl	8009c98 <_vfiprintf_r>
 80097ae:	b002      	add	sp, #8
 80097b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80097b4:	b003      	add	sp, #12
 80097b6:	4770      	bx	lr
 80097b8:	20000118 	.word	0x20000118

080097bc <malloc>:
 80097bc:	4b02      	ldr	r3, [pc, #8]	; (80097c8 <malloc+0xc>)
 80097be:	4601      	mov	r1, r0
 80097c0:	6818      	ldr	r0, [r3, #0]
 80097c2:	f000 b86f 	b.w	80098a4 <_malloc_r>
 80097c6:	bf00      	nop
 80097c8:	20000118 	.word	0x20000118

080097cc <_free_r>:
 80097cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097ce:	2900      	cmp	r1, #0
 80097d0:	d044      	beq.n	800985c <_free_r+0x90>
 80097d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097d6:	9001      	str	r0, [sp, #4]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f1a1 0404 	sub.w	r4, r1, #4
 80097de:	bfb8      	it	lt
 80097e0:	18e4      	addlt	r4, r4, r3
 80097e2:	f001 f83d 	bl	800a860 <__malloc_lock>
 80097e6:	4a1e      	ldr	r2, [pc, #120]	; (8009860 <_free_r+0x94>)
 80097e8:	9801      	ldr	r0, [sp, #4]
 80097ea:	6813      	ldr	r3, [r2, #0]
 80097ec:	b933      	cbnz	r3, 80097fc <_free_r+0x30>
 80097ee:	6063      	str	r3, [r4, #4]
 80097f0:	6014      	str	r4, [r2, #0]
 80097f2:	b003      	add	sp, #12
 80097f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80097f8:	f001 b838 	b.w	800a86c <__malloc_unlock>
 80097fc:	42a3      	cmp	r3, r4
 80097fe:	d908      	bls.n	8009812 <_free_r+0x46>
 8009800:	6825      	ldr	r5, [r4, #0]
 8009802:	1961      	adds	r1, r4, r5
 8009804:	428b      	cmp	r3, r1
 8009806:	bf01      	itttt	eq
 8009808:	6819      	ldreq	r1, [r3, #0]
 800980a:	685b      	ldreq	r3, [r3, #4]
 800980c:	1949      	addeq	r1, r1, r5
 800980e:	6021      	streq	r1, [r4, #0]
 8009810:	e7ed      	b.n	80097ee <_free_r+0x22>
 8009812:	461a      	mov	r2, r3
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	b10b      	cbz	r3, 800981c <_free_r+0x50>
 8009818:	42a3      	cmp	r3, r4
 800981a:	d9fa      	bls.n	8009812 <_free_r+0x46>
 800981c:	6811      	ldr	r1, [r2, #0]
 800981e:	1855      	adds	r5, r2, r1
 8009820:	42a5      	cmp	r5, r4
 8009822:	d10b      	bne.n	800983c <_free_r+0x70>
 8009824:	6824      	ldr	r4, [r4, #0]
 8009826:	4421      	add	r1, r4
 8009828:	1854      	adds	r4, r2, r1
 800982a:	42a3      	cmp	r3, r4
 800982c:	6011      	str	r1, [r2, #0]
 800982e:	d1e0      	bne.n	80097f2 <_free_r+0x26>
 8009830:	681c      	ldr	r4, [r3, #0]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	6053      	str	r3, [r2, #4]
 8009836:	4421      	add	r1, r4
 8009838:	6011      	str	r1, [r2, #0]
 800983a:	e7da      	b.n	80097f2 <_free_r+0x26>
 800983c:	d902      	bls.n	8009844 <_free_r+0x78>
 800983e:	230c      	movs	r3, #12
 8009840:	6003      	str	r3, [r0, #0]
 8009842:	e7d6      	b.n	80097f2 <_free_r+0x26>
 8009844:	6825      	ldr	r5, [r4, #0]
 8009846:	1961      	adds	r1, r4, r5
 8009848:	428b      	cmp	r3, r1
 800984a:	bf04      	itt	eq
 800984c:	6819      	ldreq	r1, [r3, #0]
 800984e:	685b      	ldreq	r3, [r3, #4]
 8009850:	6063      	str	r3, [r4, #4]
 8009852:	bf04      	itt	eq
 8009854:	1949      	addeq	r1, r1, r5
 8009856:	6021      	streq	r1, [r4, #0]
 8009858:	6054      	str	r4, [r2, #4]
 800985a:	e7ca      	b.n	80097f2 <_free_r+0x26>
 800985c:	b003      	add	sp, #12
 800985e:	bd30      	pop	{r4, r5, pc}
 8009860:	200006ac 	.word	0x200006ac

08009864 <sbrk_aligned>:
 8009864:	b570      	push	{r4, r5, r6, lr}
 8009866:	4e0e      	ldr	r6, [pc, #56]	; (80098a0 <sbrk_aligned+0x3c>)
 8009868:	460c      	mov	r4, r1
 800986a:	6831      	ldr	r1, [r6, #0]
 800986c:	4605      	mov	r5, r0
 800986e:	b911      	cbnz	r1, 8009876 <sbrk_aligned+0x12>
 8009870:	f000 fcd6 	bl	800a220 <_sbrk_r>
 8009874:	6030      	str	r0, [r6, #0]
 8009876:	4621      	mov	r1, r4
 8009878:	4628      	mov	r0, r5
 800987a:	f000 fcd1 	bl	800a220 <_sbrk_r>
 800987e:	1c43      	adds	r3, r0, #1
 8009880:	d00a      	beq.n	8009898 <sbrk_aligned+0x34>
 8009882:	1cc4      	adds	r4, r0, #3
 8009884:	f024 0403 	bic.w	r4, r4, #3
 8009888:	42a0      	cmp	r0, r4
 800988a:	d007      	beq.n	800989c <sbrk_aligned+0x38>
 800988c:	1a21      	subs	r1, r4, r0
 800988e:	4628      	mov	r0, r5
 8009890:	f000 fcc6 	bl	800a220 <_sbrk_r>
 8009894:	3001      	adds	r0, #1
 8009896:	d101      	bne.n	800989c <sbrk_aligned+0x38>
 8009898:	f04f 34ff 	mov.w	r4, #4294967295
 800989c:	4620      	mov	r0, r4
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	200006b0 	.word	0x200006b0

080098a4 <_malloc_r>:
 80098a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a8:	1ccd      	adds	r5, r1, #3
 80098aa:	f025 0503 	bic.w	r5, r5, #3
 80098ae:	3508      	adds	r5, #8
 80098b0:	2d0c      	cmp	r5, #12
 80098b2:	bf38      	it	cc
 80098b4:	250c      	movcc	r5, #12
 80098b6:	2d00      	cmp	r5, #0
 80098b8:	4607      	mov	r7, r0
 80098ba:	db01      	blt.n	80098c0 <_malloc_r+0x1c>
 80098bc:	42a9      	cmp	r1, r5
 80098be:	d905      	bls.n	80098cc <_malloc_r+0x28>
 80098c0:	230c      	movs	r3, #12
 80098c2:	603b      	str	r3, [r7, #0]
 80098c4:	2600      	movs	r6, #0
 80098c6:	4630      	mov	r0, r6
 80098c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098cc:	4e2e      	ldr	r6, [pc, #184]	; (8009988 <_malloc_r+0xe4>)
 80098ce:	f000 ffc7 	bl	800a860 <__malloc_lock>
 80098d2:	6833      	ldr	r3, [r6, #0]
 80098d4:	461c      	mov	r4, r3
 80098d6:	bb34      	cbnz	r4, 8009926 <_malloc_r+0x82>
 80098d8:	4629      	mov	r1, r5
 80098da:	4638      	mov	r0, r7
 80098dc:	f7ff ffc2 	bl	8009864 <sbrk_aligned>
 80098e0:	1c43      	adds	r3, r0, #1
 80098e2:	4604      	mov	r4, r0
 80098e4:	d14d      	bne.n	8009982 <_malloc_r+0xde>
 80098e6:	6834      	ldr	r4, [r6, #0]
 80098e8:	4626      	mov	r6, r4
 80098ea:	2e00      	cmp	r6, #0
 80098ec:	d140      	bne.n	8009970 <_malloc_r+0xcc>
 80098ee:	6823      	ldr	r3, [r4, #0]
 80098f0:	4631      	mov	r1, r6
 80098f2:	4638      	mov	r0, r7
 80098f4:	eb04 0803 	add.w	r8, r4, r3
 80098f8:	f000 fc92 	bl	800a220 <_sbrk_r>
 80098fc:	4580      	cmp	r8, r0
 80098fe:	d13a      	bne.n	8009976 <_malloc_r+0xd2>
 8009900:	6821      	ldr	r1, [r4, #0]
 8009902:	3503      	adds	r5, #3
 8009904:	1a6d      	subs	r5, r5, r1
 8009906:	f025 0503 	bic.w	r5, r5, #3
 800990a:	3508      	adds	r5, #8
 800990c:	2d0c      	cmp	r5, #12
 800990e:	bf38      	it	cc
 8009910:	250c      	movcc	r5, #12
 8009912:	4629      	mov	r1, r5
 8009914:	4638      	mov	r0, r7
 8009916:	f7ff ffa5 	bl	8009864 <sbrk_aligned>
 800991a:	3001      	adds	r0, #1
 800991c:	d02b      	beq.n	8009976 <_malloc_r+0xd2>
 800991e:	6823      	ldr	r3, [r4, #0]
 8009920:	442b      	add	r3, r5
 8009922:	6023      	str	r3, [r4, #0]
 8009924:	e00e      	b.n	8009944 <_malloc_r+0xa0>
 8009926:	6822      	ldr	r2, [r4, #0]
 8009928:	1b52      	subs	r2, r2, r5
 800992a:	d41e      	bmi.n	800996a <_malloc_r+0xc6>
 800992c:	2a0b      	cmp	r2, #11
 800992e:	d916      	bls.n	800995e <_malloc_r+0xba>
 8009930:	1961      	adds	r1, r4, r5
 8009932:	42a3      	cmp	r3, r4
 8009934:	6025      	str	r5, [r4, #0]
 8009936:	bf18      	it	ne
 8009938:	6059      	strne	r1, [r3, #4]
 800993a:	6863      	ldr	r3, [r4, #4]
 800993c:	bf08      	it	eq
 800993e:	6031      	streq	r1, [r6, #0]
 8009940:	5162      	str	r2, [r4, r5]
 8009942:	604b      	str	r3, [r1, #4]
 8009944:	4638      	mov	r0, r7
 8009946:	f104 060b 	add.w	r6, r4, #11
 800994a:	f000 ff8f 	bl	800a86c <__malloc_unlock>
 800994e:	f026 0607 	bic.w	r6, r6, #7
 8009952:	1d23      	adds	r3, r4, #4
 8009954:	1af2      	subs	r2, r6, r3
 8009956:	d0b6      	beq.n	80098c6 <_malloc_r+0x22>
 8009958:	1b9b      	subs	r3, r3, r6
 800995a:	50a3      	str	r3, [r4, r2]
 800995c:	e7b3      	b.n	80098c6 <_malloc_r+0x22>
 800995e:	6862      	ldr	r2, [r4, #4]
 8009960:	42a3      	cmp	r3, r4
 8009962:	bf0c      	ite	eq
 8009964:	6032      	streq	r2, [r6, #0]
 8009966:	605a      	strne	r2, [r3, #4]
 8009968:	e7ec      	b.n	8009944 <_malloc_r+0xa0>
 800996a:	4623      	mov	r3, r4
 800996c:	6864      	ldr	r4, [r4, #4]
 800996e:	e7b2      	b.n	80098d6 <_malloc_r+0x32>
 8009970:	4634      	mov	r4, r6
 8009972:	6876      	ldr	r6, [r6, #4]
 8009974:	e7b9      	b.n	80098ea <_malloc_r+0x46>
 8009976:	230c      	movs	r3, #12
 8009978:	603b      	str	r3, [r7, #0]
 800997a:	4638      	mov	r0, r7
 800997c:	f000 ff76 	bl	800a86c <__malloc_unlock>
 8009980:	e7a1      	b.n	80098c6 <_malloc_r+0x22>
 8009982:	6025      	str	r5, [r4, #0]
 8009984:	e7de      	b.n	8009944 <_malloc_r+0xa0>
 8009986:	bf00      	nop
 8009988:	200006ac 	.word	0x200006ac

0800998c <__ssputs_r>:
 800998c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009990:	688e      	ldr	r6, [r1, #8]
 8009992:	429e      	cmp	r6, r3
 8009994:	4682      	mov	sl, r0
 8009996:	460c      	mov	r4, r1
 8009998:	4690      	mov	r8, r2
 800999a:	461f      	mov	r7, r3
 800999c:	d838      	bhi.n	8009a10 <__ssputs_r+0x84>
 800999e:	898a      	ldrh	r2, [r1, #12]
 80099a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80099a4:	d032      	beq.n	8009a0c <__ssputs_r+0x80>
 80099a6:	6825      	ldr	r5, [r4, #0]
 80099a8:	6909      	ldr	r1, [r1, #16]
 80099aa:	eba5 0901 	sub.w	r9, r5, r1
 80099ae:	6965      	ldr	r5, [r4, #20]
 80099b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099b8:	3301      	adds	r3, #1
 80099ba:	444b      	add	r3, r9
 80099bc:	106d      	asrs	r5, r5, #1
 80099be:	429d      	cmp	r5, r3
 80099c0:	bf38      	it	cc
 80099c2:	461d      	movcc	r5, r3
 80099c4:	0553      	lsls	r3, r2, #21
 80099c6:	d531      	bpl.n	8009a2c <__ssputs_r+0xa0>
 80099c8:	4629      	mov	r1, r5
 80099ca:	f7ff ff6b 	bl	80098a4 <_malloc_r>
 80099ce:	4606      	mov	r6, r0
 80099d0:	b950      	cbnz	r0, 80099e8 <__ssputs_r+0x5c>
 80099d2:	230c      	movs	r3, #12
 80099d4:	f8ca 3000 	str.w	r3, [sl]
 80099d8:	89a3      	ldrh	r3, [r4, #12]
 80099da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099de:	81a3      	strh	r3, [r4, #12]
 80099e0:	f04f 30ff 	mov.w	r0, #4294967295
 80099e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099e8:	6921      	ldr	r1, [r4, #16]
 80099ea:	464a      	mov	r2, r9
 80099ec:	f000 ff10 	bl	800a810 <memcpy>
 80099f0:	89a3      	ldrh	r3, [r4, #12]
 80099f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099fa:	81a3      	strh	r3, [r4, #12]
 80099fc:	6126      	str	r6, [r4, #16]
 80099fe:	6165      	str	r5, [r4, #20]
 8009a00:	444e      	add	r6, r9
 8009a02:	eba5 0509 	sub.w	r5, r5, r9
 8009a06:	6026      	str	r6, [r4, #0]
 8009a08:	60a5      	str	r5, [r4, #8]
 8009a0a:	463e      	mov	r6, r7
 8009a0c:	42be      	cmp	r6, r7
 8009a0e:	d900      	bls.n	8009a12 <__ssputs_r+0x86>
 8009a10:	463e      	mov	r6, r7
 8009a12:	6820      	ldr	r0, [r4, #0]
 8009a14:	4632      	mov	r2, r6
 8009a16:	4641      	mov	r1, r8
 8009a18:	f000 ff08 	bl	800a82c <memmove>
 8009a1c:	68a3      	ldr	r3, [r4, #8]
 8009a1e:	1b9b      	subs	r3, r3, r6
 8009a20:	60a3      	str	r3, [r4, #8]
 8009a22:	6823      	ldr	r3, [r4, #0]
 8009a24:	4433      	add	r3, r6
 8009a26:	6023      	str	r3, [r4, #0]
 8009a28:	2000      	movs	r0, #0
 8009a2a:	e7db      	b.n	80099e4 <__ssputs_r+0x58>
 8009a2c:	462a      	mov	r2, r5
 8009a2e:	f000 ff23 	bl	800a878 <_realloc_r>
 8009a32:	4606      	mov	r6, r0
 8009a34:	2800      	cmp	r0, #0
 8009a36:	d1e1      	bne.n	80099fc <__ssputs_r+0x70>
 8009a38:	6921      	ldr	r1, [r4, #16]
 8009a3a:	4650      	mov	r0, sl
 8009a3c:	f7ff fec6 	bl	80097cc <_free_r>
 8009a40:	e7c7      	b.n	80099d2 <__ssputs_r+0x46>
	...

08009a44 <_svfiprintf_r>:
 8009a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a48:	4698      	mov	r8, r3
 8009a4a:	898b      	ldrh	r3, [r1, #12]
 8009a4c:	061b      	lsls	r3, r3, #24
 8009a4e:	b09d      	sub	sp, #116	; 0x74
 8009a50:	4607      	mov	r7, r0
 8009a52:	460d      	mov	r5, r1
 8009a54:	4614      	mov	r4, r2
 8009a56:	d50e      	bpl.n	8009a76 <_svfiprintf_r+0x32>
 8009a58:	690b      	ldr	r3, [r1, #16]
 8009a5a:	b963      	cbnz	r3, 8009a76 <_svfiprintf_r+0x32>
 8009a5c:	2140      	movs	r1, #64	; 0x40
 8009a5e:	f7ff ff21 	bl	80098a4 <_malloc_r>
 8009a62:	6028      	str	r0, [r5, #0]
 8009a64:	6128      	str	r0, [r5, #16]
 8009a66:	b920      	cbnz	r0, 8009a72 <_svfiprintf_r+0x2e>
 8009a68:	230c      	movs	r3, #12
 8009a6a:	603b      	str	r3, [r7, #0]
 8009a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a70:	e0d1      	b.n	8009c16 <_svfiprintf_r+0x1d2>
 8009a72:	2340      	movs	r3, #64	; 0x40
 8009a74:	616b      	str	r3, [r5, #20]
 8009a76:	2300      	movs	r3, #0
 8009a78:	9309      	str	r3, [sp, #36]	; 0x24
 8009a7a:	2320      	movs	r3, #32
 8009a7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a80:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a84:	2330      	movs	r3, #48	; 0x30
 8009a86:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009c30 <_svfiprintf_r+0x1ec>
 8009a8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a8e:	f04f 0901 	mov.w	r9, #1
 8009a92:	4623      	mov	r3, r4
 8009a94:	469a      	mov	sl, r3
 8009a96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a9a:	b10a      	cbz	r2, 8009aa0 <_svfiprintf_r+0x5c>
 8009a9c:	2a25      	cmp	r2, #37	; 0x25
 8009a9e:	d1f9      	bne.n	8009a94 <_svfiprintf_r+0x50>
 8009aa0:	ebba 0b04 	subs.w	fp, sl, r4
 8009aa4:	d00b      	beq.n	8009abe <_svfiprintf_r+0x7a>
 8009aa6:	465b      	mov	r3, fp
 8009aa8:	4622      	mov	r2, r4
 8009aaa:	4629      	mov	r1, r5
 8009aac:	4638      	mov	r0, r7
 8009aae:	f7ff ff6d 	bl	800998c <__ssputs_r>
 8009ab2:	3001      	adds	r0, #1
 8009ab4:	f000 80aa 	beq.w	8009c0c <_svfiprintf_r+0x1c8>
 8009ab8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009aba:	445a      	add	r2, fp
 8009abc:	9209      	str	r2, [sp, #36]	; 0x24
 8009abe:	f89a 3000 	ldrb.w	r3, [sl]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	f000 80a2 	beq.w	8009c0c <_svfiprintf_r+0x1c8>
 8009ac8:	2300      	movs	r3, #0
 8009aca:	f04f 32ff 	mov.w	r2, #4294967295
 8009ace:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ad2:	f10a 0a01 	add.w	sl, sl, #1
 8009ad6:	9304      	str	r3, [sp, #16]
 8009ad8:	9307      	str	r3, [sp, #28]
 8009ada:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ade:	931a      	str	r3, [sp, #104]	; 0x68
 8009ae0:	4654      	mov	r4, sl
 8009ae2:	2205      	movs	r2, #5
 8009ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ae8:	4851      	ldr	r0, [pc, #324]	; (8009c30 <_svfiprintf_r+0x1ec>)
 8009aea:	f7f6 fb79 	bl	80001e0 <memchr>
 8009aee:	9a04      	ldr	r2, [sp, #16]
 8009af0:	b9d8      	cbnz	r0, 8009b2a <_svfiprintf_r+0xe6>
 8009af2:	06d0      	lsls	r0, r2, #27
 8009af4:	bf44      	itt	mi
 8009af6:	2320      	movmi	r3, #32
 8009af8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009afc:	0711      	lsls	r1, r2, #28
 8009afe:	bf44      	itt	mi
 8009b00:	232b      	movmi	r3, #43	; 0x2b
 8009b02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b06:	f89a 3000 	ldrb.w	r3, [sl]
 8009b0a:	2b2a      	cmp	r3, #42	; 0x2a
 8009b0c:	d015      	beq.n	8009b3a <_svfiprintf_r+0xf6>
 8009b0e:	9a07      	ldr	r2, [sp, #28]
 8009b10:	4654      	mov	r4, sl
 8009b12:	2000      	movs	r0, #0
 8009b14:	f04f 0c0a 	mov.w	ip, #10
 8009b18:	4621      	mov	r1, r4
 8009b1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b1e:	3b30      	subs	r3, #48	; 0x30
 8009b20:	2b09      	cmp	r3, #9
 8009b22:	d94e      	bls.n	8009bc2 <_svfiprintf_r+0x17e>
 8009b24:	b1b0      	cbz	r0, 8009b54 <_svfiprintf_r+0x110>
 8009b26:	9207      	str	r2, [sp, #28]
 8009b28:	e014      	b.n	8009b54 <_svfiprintf_r+0x110>
 8009b2a:	eba0 0308 	sub.w	r3, r0, r8
 8009b2e:	fa09 f303 	lsl.w	r3, r9, r3
 8009b32:	4313      	orrs	r3, r2
 8009b34:	9304      	str	r3, [sp, #16]
 8009b36:	46a2      	mov	sl, r4
 8009b38:	e7d2      	b.n	8009ae0 <_svfiprintf_r+0x9c>
 8009b3a:	9b03      	ldr	r3, [sp, #12]
 8009b3c:	1d19      	adds	r1, r3, #4
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	9103      	str	r1, [sp, #12]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	bfbb      	ittet	lt
 8009b46:	425b      	neglt	r3, r3
 8009b48:	f042 0202 	orrlt.w	r2, r2, #2
 8009b4c:	9307      	strge	r3, [sp, #28]
 8009b4e:	9307      	strlt	r3, [sp, #28]
 8009b50:	bfb8      	it	lt
 8009b52:	9204      	strlt	r2, [sp, #16]
 8009b54:	7823      	ldrb	r3, [r4, #0]
 8009b56:	2b2e      	cmp	r3, #46	; 0x2e
 8009b58:	d10c      	bne.n	8009b74 <_svfiprintf_r+0x130>
 8009b5a:	7863      	ldrb	r3, [r4, #1]
 8009b5c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b5e:	d135      	bne.n	8009bcc <_svfiprintf_r+0x188>
 8009b60:	9b03      	ldr	r3, [sp, #12]
 8009b62:	1d1a      	adds	r2, r3, #4
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	9203      	str	r2, [sp, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	bfb8      	it	lt
 8009b6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b70:	3402      	adds	r4, #2
 8009b72:	9305      	str	r3, [sp, #20]
 8009b74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009c40 <_svfiprintf_r+0x1fc>
 8009b78:	7821      	ldrb	r1, [r4, #0]
 8009b7a:	2203      	movs	r2, #3
 8009b7c:	4650      	mov	r0, sl
 8009b7e:	f7f6 fb2f 	bl	80001e0 <memchr>
 8009b82:	b140      	cbz	r0, 8009b96 <_svfiprintf_r+0x152>
 8009b84:	2340      	movs	r3, #64	; 0x40
 8009b86:	eba0 000a 	sub.w	r0, r0, sl
 8009b8a:	fa03 f000 	lsl.w	r0, r3, r0
 8009b8e:	9b04      	ldr	r3, [sp, #16]
 8009b90:	4303      	orrs	r3, r0
 8009b92:	3401      	adds	r4, #1
 8009b94:	9304      	str	r3, [sp, #16]
 8009b96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b9a:	4826      	ldr	r0, [pc, #152]	; (8009c34 <_svfiprintf_r+0x1f0>)
 8009b9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ba0:	2206      	movs	r2, #6
 8009ba2:	f7f6 fb1d 	bl	80001e0 <memchr>
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d038      	beq.n	8009c1c <_svfiprintf_r+0x1d8>
 8009baa:	4b23      	ldr	r3, [pc, #140]	; (8009c38 <_svfiprintf_r+0x1f4>)
 8009bac:	bb1b      	cbnz	r3, 8009bf6 <_svfiprintf_r+0x1b2>
 8009bae:	9b03      	ldr	r3, [sp, #12]
 8009bb0:	3307      	adds	r3, #7
 8009bb2:	f023 0307 	bic.w	r3, r3, #7
 8009bb6:	3308      	adds	r3, #8
 8009bb8:	9303      	str	r3, [sp, #12]
 8009bba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bbc:	4433      	add	r3, r6
 8009bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8009bc0:	e767      	b.n	8009a92 <_svfiprintf_r+0x4e>
 8009bc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	2001      	movs	r0, #1
 8009bca:	e7a5      	b.n	8009b18 <_svfiprintf_r+0xd4>
 8009bcc:	2300      	movs	r3, #0
 8009bce:	3401      	adds	r4, #1
 8009bd0:	9305      	str	r3, [sp, #20]
 8009bd2:	4619      	mov	r1, r3
 8009bd4:	f04f 0c0a 	mov.w	ip, #10
 8009bd8:	4620      	mov	r0, r4
 8009bda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bde:	3a30      	subs	r2, #48	; 0x30
 8009be0:	2a09      	cmp	r2, #9
 8009be2:	d903      	bls.n	8009bec <_svfiprintf_r+0x1a8>
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d0c5      	beq.n	8009b74 <_svfiprintf_r+0x130>
 8009be8:	9105      	str	r1, [sp, #20]
 8009bea:	e7c3      	b.n	8009b74 <_svfiprintf_r+0x130>
 8009bec:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e7f0      	b.n	8009bd8 <_svfiprintf_r+0x194>
 8009bf6:	ab03      	add	r3, sp, #12
 8009bf8:	9300      	str	r3, [sp, #0]
 8009bfa:	462a      	mov	r2, r5
 8009bfc:	4b0f      	ldr	r3, [pc, #60]	; (8009c3c <_svfiprintf_r+0x1f8>)
 8009bfe:	a904      	add	r1, sp, #16
 8009c00:	4638      	mov	r0, r7
 8009c02:	f3af 8000 	nop.w
 8009c06:	1c42      	adds	r2, r0, #1
 8009c08:	4606      	mov	r6, r0
 8009c0a:	d1d6      	bne.n	8009bba <_svfiprintf_r+0x176>
 8009c0c:	89ab      	ldrh	r3, [r5, #12]
 8009c0e:	065b      	lsls	r3, r3, #25
 8009c10:	f53f af2c 	bmi.w	8009a6c <_svfiprintf_r+0x28>
 8009c14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c16:	b01d      	add	sp, #116	; 0x74
 8009c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c1c:	ab03      	add	r3, sp, #12
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	462a      	mov	r2, r5
 8009c22:	4b06      	ldr	r3, [pc, #24]	; (8009c3c <_svfiprintf_r+0x1f8>)
 8009c24:	a904      	add	r1, sp, #16
 8009c26:	4638      	mov	r0, r7
 8009c28:	f000 f9d4 	bl	8009fd4 <_printf_i>
 8009c2c:	e7eb      	b.n	8009c06 <_svfiprintf_r+0x1c2>
 8009c2e:	bf00      	nop
 8009c30:	08011ed1 	.word	0x08011ed1
 8009c34:	08011edb 	.word	0x08011edb
 8009c38:	00000000 	.word	0x00000000
 8009c3c:	0800998d 	.word	0x0800998d
 8009c40:	08011ed7 	.word	0x08011ed7

08009c44 <__sfputc_r>:
 8009c44:	6893      	ldr	r3, [r2, #8]
 8009c46:	3b01      	subs	r3, #1
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	b410      	push	{r4}
 8009c4c:	6093      	str	r3, [r2, #8]
 8009c4e:	da08      	bge.n	8009c62 <__sfputc_r+0x1e>
 8009c50:	6994      	ldr	r4, [r2, #24]
 8009c52:	42a3      	cmp	r3, r4
 8009c54:	db01      	blt.n	8009c5a <__sfputc_r+0x16>
 8009c56:	290a      	cmp	r1, #10
 8009c58:	d103      	bne.n	8009c62 <__sfputc_r+0x1e>
 8009c5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c5e:	f000 baef 	b.w	800a240 <__swbuf_r>
 8009c62:	6813      	ldr	r3, [r2, #0]
 8009c64:	1c58      	adds	r0, r3, #1
 8009c66:	6010      	str	r0, [r2, #0]
 8009c68:	7019      	strb	r1, [r3, #0]
 8009c6a:	4608      	mov	r0, r1
 8009c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c70:	4770      	bx	lr

08009c72 <__sfputs_r>:
 8009c72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c74:	4606      	mov	r6, r0
 8009c76:	460f      	mov	r7, r1
 8009c78:	4614      	mov	r4, r2
 8009c7a:	18d5      	adds	r5, r2, r3
 8009c7c:	42ac      	cmp	r4, r5
 8009c7e:	d101      	bne.n	8009c84 <__sfputs_r+0x12>
 8009c80:	2000      	movs	r0, #0
 8009c82:	e007      	b.n	8009c94 <__sfputs_r+0x22>
 8009c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c88:	463a      	mov	r2, r7
 8009c8a:	4630      	mov	r0, r6
 8009c8c:	f7ff ffda 	bl	8009c44 <__sfputc_r>
 8009c90:	1c43      	adds	r3, r0, #1
 8009c92:	d1f3      	bne.n	8009c7c <__sfputs_r+0xa>
 8009c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c98 <_vfiprintf_r>:
 8009c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9c:	460d      	mov	r5, r1
 8009c9e:	b09d      	sub	sp, #116	; 0x74
 8009ca0:	4614      	mov	r4, r2
 8009ca2:	4698      	mov	r8, r3
 8009ca4:	4606      	mov	r6, r0
 8009ca6:	b118      	cbz	r0, 8009cb0 <_vfiprintf_r+0x18>
 8009ca8:	6983      	ldr	r3, [r0, #24]
 8009caa:	b90b      	cbnz	r3, 8009cb0 <_vfiprintf_r+0x18>
 8009cac:	f000 fcaa 	bl	800a604 <__sinit>
 8009cb0:	4b89      	ldr	r3, [pc, #548]	; (8009ed8 <_vfiprintf_r+0x240>)
 8009cb2:	429d      	cmp	r5, r3
 8009cb4:	d11b      	bne.n	8009cee <_vfiprintf_r+0x56>
 8009cb6:	6875      	ldr	r5, [r6, #4]
 8009cb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cba:	07d9      	lsls	r1, r3, #31
 8009cbc:	d405      	bmi.n	8009cca <_vfiprintf_r+0x32>
 8009cbe:	89ab      	ldrh	r3, [r5, #12]
 8009cc0:	059a      	lsls	r2, r3, #22
 8009cc2:	d402      	bmi.n	8009cca <_vfiprintf_r+0x32>
 8009cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cc6:	f000 fd3b 	bl	800a740 <__retarget_lock_acquire_recursive>
 8009cca:	89ab      	ldrh	r3, [r5, #12]
 8009ccc:	071b      	lsls	r3, r3, #28
 8009cce:	d501      	bpl.n	8009cd4 <_vfiprintf_r+0x3c>
 8009cd0:	692b      	ldr	r3, [r5, #16]
 8009cd2:	b9eb      	cbnz	r3, 8009d10 <_vfiprintf_r+0x78>
 8009cd4:	4629      	mov	r1, r5
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	f000 fb04 	bl	800a2e4 <__swsetup_r>
 8009cdc:	b1c0      	cbz	r0, 8009d10 <_vfiprintf_r+0x78>
 8009cde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ce0:	07dc      	lsls	r4, r3, #31
 8009ce2:	d50e      	bpl.n	8009d02 <_vfiprintf_r+0x6a>
 8009ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce8:	b01d      	add	sp, #116	; 0x74
 8009cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cee:	4b7b      	ldr	r3, [pc, #492]	; (8009edc <_vfiprintf_r+0x244>)
 8009cf0:	429d      	cmp	r5, r3
 8009cf2:	d101      	bne.n	8009cf8 <_vfiprintf_r+0x60>
 8009cf4:	68b5      	ldr	r5, [r6, #8]
 8009cf6:	e7df      	b.n	8009cb8 <_vfiprintf_r+0x20>
 8009cf8:	4b79      	ldr	r3, [pc, #484]	; (8009ee0 <_vfiprintf_r+0x248>)
 8009cfa:	429d      	cmp	r5, r3
 8009cfc:	bf08      	it	eq
 8009cfe:	68f5      	ldreq	r5, [r6, #12]
 8009d00:	e7da      	b.n	8009cb8 <_vfiprintf_r+0x20>
 8009d02:	89ab      	ldrh	r3, [r5, #12]
 8009d04:	0598      	lsls	r0, r3, #22
 8009d06:	d4ed      	bmi.n	8009ce4 <_vfiprintf_r+0x4c>
 8009d08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d0a:	f000 fd1a 	bl	800a742 <__retarget_lock_release_recursive>
 8009d0e:	e7e9      	b.n	8009ce4 <_vfiprintf_r+0x4c>
 8009d10:	2300      	movs	r3, #0
 8009d12:	9309      	str	r3, [sp, #36]	; 0x24
 8009d14:	2320      	movs	r3, #32
 8009d16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d1e:	2330      	movs	r3, #48	; 0x30
 8009d20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009ee4 <_vfiprintf_r+0x24c>
 8009d24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d28:	f04f 0901 	mov.w	r9, #1
 8009d2c:	4623      	mov	r3, r4
 8009d2e:	469a      	mov	sl, r3
 8009d30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d34:	b10a      	cbz	r2, 8009d3a <_vfiprintf_r+0xa2>
 8009d36:	2a25      	cmp	r2, #37	; 0x25
 8009d38:	d1f9      	bne.n	8009d2e <_vfiprintf_r+0x96>
 8009d3a:	ebba 0b04 	subs.w	fp, sl, r4
 8009d3e:	d00b      	beq.n	8009d58 <_vfiprintf_r+0xc0>
 8009d40:	465b      	mov	r3, fp
 8009d42:	4622      	mov	r2, r4
 8009d44:	4629      	mov	r1, r5
 8009d46:	4630      	mov	r0, r6
 8009d48:	f7ff ff93 	bl	8009c72 <__sfputs_r>
 8009d4c:	3001      	adds	r0, #1
 8009d4e:	f000 80aa 	beq.w	8009ea6 <_vfiprintf_r+0x20e>
 8009d52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d54:	445a      	add	r2, fp
 8009d56:	9209      	str	r2, [sp, #36]	; 0x24
 8009d58:	f89a 3000 	ldrb.w	r3, [sl]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	f000 80a2 	beq.w	8009ea6 <_vfiprintf_r+0x20e>
 8009d62:	2300      	movs	r3, #0
 8009d64:	f04f 32ff 	mov.w	r2, #4294967295
 8009d68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d6c:	f10a 0a01 	add.w	sl, sl, #1
 8009d70:	9304      	str	r3, [sp, #16]
 8009d72:	9307      	str	r3, [sp, #28]
 8009d74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d78:	931a      	str	r3, [sp, #104]	; 0x68
 8009d7a:	4654      	mov	r4, sl
 8009d7c:	2205      	movs	r2, #5
 8009d7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d82:	4858      	ldr	r0, [pc, #352]	; (8009ee4 <_vfiprintf_r+0x24c>)
 8009d84:	f7f6 fa2c 	bl	80001e0 <memchr>
 8009d88:	9a04      	ldr	r2, [sp, #16]
 8009d8a:	b9d8      	cbnz	r0, 8009dc4 <_vfiprintf_r+0x12c>
 8009d8c:	06d1      	lsls	r1, r2, #27
 8009d8e:	bf44      	itt	mi
 8009d90:	2320      	movmi	r3, #32
 8009d92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d96:	0713      	lsls	r3, r2, #28
 8009d98:	bf44      	itt	mi
 8009d9a:	232b      	movmi	r3, #43	; 0x2b
 8009d9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009da0:	f89a 3000 	ldrb.w	r3, [sl]
 8009da4:	2b2a      	cmp	r3, #42	; 0x2a
 8009da6:	d015      	beq.n	8009dd4 <_vfiprintf_r+0x13c>
 8009da8:	9a07      	ldr	r2, [sp, #28]
 8009daa:	4654      	mov	r4, sl
 8009dac:	2000      	movs	r0, #0
 8009dae:	f04f 0c0a 	mov.w	ip, #10
 8009db2:	4621      	mov	r1, r4
 8009db4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009db8:	3b30      	subs	r3, #48	; 0x30
 8009dba:	2b09      	cmp	r3, #9
 8009dbc:	d94e      	bls.n	8009e5c <_vfiprintf_r+0x1c4>
 8009dbe:	b1b0      	cbz	r0, 8009dee <_vfiprintf_r+0x156>
 8009dc0:	9207      	str	r2, [sp, #28]
 8009dc2:	e014      	b.n	8009dee <_vfiprintf_r+0x156>
 8009dc4:	eba0 0308 	sub.w	r3, r0, r8
 8009dc8:	fa09 f303 	lsl.w	r3, r9, r3
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	9304      	str	r3, [sp, #16]
 8009dd0:	46a2      	mov	sl, r4
 8009dd2:	e7d2      	b.n	8009d7a <_vfiprintf_r+0xe2>
 8009dd4:	9b03      	ldr	r3, [sp, #12]
 8009dd6:	1d19      	adds	r1, r3, #4
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	9103      	str	r1, [sp, #12]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	bfbb      	ittet	lt
 8009de0:	425b      	neglt	r3, r3
 8009de2:	f042 0202 	orrlt.w	r2, r2, #2
 8009de6:	9307      	strge	r3, [sp, #28]
 8009de8:	9307      	strlt	r3, [sp, #28]
 8009dea:	bfb8      	it	lt
 8009dec:	9204      	strlt	r2, [sp, #16]
 8009dee:	7823      	ldrb	r3, [r4, #0]
 8009df0:	2b2e      	cmp	r3, #46	; 0x2e
 8009df2:	d10c      	bne.n	8009e0e <_vfiprintf_r+0x176>
 8009df4:	7863      	ldrb	r3, [r4, #1]
 8009df6:	2b2a      	cmp	r3, #42	; 0x2a
 8009df8:	d135      	bne.n	8009e66 <_vfiprintf_r+0x1ce>
 8009dfa:	9b03      	ldr	r3, [sp, #12]
 8009dfc:	1d1a      	adds	r2, r3, #4
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	9203      	str	r2, [sp, #12]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	bfb8      	it	lt
 8009e06:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e0a:	3402      	adds	r4, #2
 8009e0c:	9305      	str	r3, [sp, #20]
 8009e0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ef4 <_vfiprintf_r+0x25c>
 8009e12:	7821      	ldrb	r1, [r4, #0]
 8009e14:	2203      	movs	r2, #3
 8009e16:	4650      	mov	r0, sl
 8009e18:	f7f6 f9e2 	bl	80001e0 <memchr>
 8009e1c:	b140      	cbz	r0, 8009e30 <_vfiprintf_r+0x198>
 8009e1e:	2340      	movs	r3, #64	; 0x40
 8009e20:	eba0 000a 	sub.w	r0, r0, sl
 8009e24:	fa03 f000 	lsl.w	r0, r3, r0
 8009e28:	9b04      	ldr	r3, [sp, #16]
 8009e2a:	4303      	orrs	r3, r0
 8009e2c:	3401      	adds	r4, #1
 8009e2e:	9304      	str	r3, [sp, #16]
 8009e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e34:	482c      	ldr	r0, [pc, #176]	; (8009ee8 <_vfiprintf_r+0x250>)
 8009e36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e3a:	2206      	movs	r2, #6
 8009e3c:	f7f6 f9d0 	bl	80001e0 <memchr>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	d03f      	beq.n	8009ec4 <_vfiprintf_r+0x22c>
 8009e44:	4b29      	ldr	r3, [pc, #164]	; (8009eec <_vfiprintf_r+0x254>)
 8009e46:	bb1b      	cbnz	r3, 8009e90 <_vfiprintf_r+0x1f8>
 8009e48:	9b03      	ldr	r3, [sp, #12]
 8009e4a:	3307      	adds	r3, #7
 8009e4c:	f023 0307 	bic.w	r3, r3, #7
 8009e50:	3308      	adds	r3, #8
 8009e52:	9303      	str	r3, [sp, #12]
 8009e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e56:	443b      	add	r3, r7
 8009e58:	9309      	str	r3, [sp, #36]	; 0x24
 8009e5a:	e767      	b.n	8009d2c <_vfiprintf_r+0x94>
 8009e5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e60:	460c      	mov	r4, r1
 8009e62:	2001      	movs	r0, #1
 8009e64:	e7a5      	b.n	8009db2 <_vfiprintf_r+0x11a>
 8009e66:	2300      	movs	r3, #0
 8009e68:	3401      	adds	r4, #1
 8009e6a:	9305      	str	r3, [sp, #20]
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	f04f 0c0a 	mov.w	ip, #10
 8009e72:	4620      	mov	r0, r4
 8009e74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e78:	3a30      	subs	r2, #48	; 0x30
 8009e7a:	2a09      	cmp	r2, #9
 8009e7c:	d903      	bls.n	8009e86 <_vfiprintf_r+0x1ee>
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d0c5      	beq.n	8009e0e <_vfiprintf_r+0x176>
 8009e82:	9105      	str	r1, [sp, #20]
 8009e84:	e7c3      	b.n	8009e0e <_vfiprintf_r+0x176>
 8009e86:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e8a:	4604      	mov	r4, r0
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e7f0      	b.n	8009e72 <_vfiprintf_r+0x1da>
 8009e90:	ab03      	add	r3, sp, #12
 8009e92:	9300      	str	r3, [sp, #0]
 8009e94:	462a      	mov	r2, r5
 8009e96:	4b16      	ldr	r3, [pc, #88]	; (8009ef0 <_vfiprintf_r+0x258>)
 8009e98:	a904      	add	r1, sp, #16
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	f3af 8000 	nop.w
 8009ea0:	4607      	mov	r7, r0
 8009ea2:	1c78      	adds	r0, r7, #1
 8009ea4:	d1d6      	bne.n	8009e54 <_vfiprintf_r+0x1bc>
 8009ea6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ea8:	07d9      	lsls	r1, r3, #31
 8009eaa:	d405      	bmi.n	8009eb8 <_vfiprintf_r+0x220>
 8009eac:	89ab      	ldrh	r3, [r5, #12]
 8009eae:	059a      	lsls	r2, r3, #22
 8009eb0:	d402      	bmi.n	8009eb8 <_vfiprintf_r+0x220>
 8009eb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009eb4:	f000 fc45 	bl	800a742 <__retarget_lock_release_recursive>
 8009eb8:	89ab      	ldrh	r3, [r5, #12]
 8009eba:	065b      	lsls	r3, r3, #25
 8009ebc:	f53f af12 	bmi.w	8009ce4 <_vfiprintf_r+0x4c>
 8009ec0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ec2:	e711      	b.n	8009ce8 <_vfiprintf_r+0x50>
 8009ec4:	ab03      	add	r3, sp, #12
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	462a      	mov	r2, r5
 8009eca:	4b09      	ldr	r3, [pc, #36]	; (8009ef0 <_vfiprintf_r+0x258>)
 8009ecc:	a904      	add	r1, sp, #16
 8009ece:	4630      	mov	r0, r6
 8009ed0:	f000 f880 	bl	8009fd4 <_printf_i>
 8009ed4:	e7e4      	b.n	8009ea0 <_vfiprintf_r+0x208>
 8009ed6:	bf00      	nop
 8009ed8:	08011f24 	.word	0x08011f24
 8009edc:	08011f44 	.word	0x08011f44
 8009ee0:	08011f04 	.word	0x08011f04
 8009ee4:	08011ed1 	.word	0x08011ed1
 8009ee8:	08011edb 	.word	0x08011edb
 8009eec:	00000000 	.word	0x00000000
 8009ef0:	08009c73 	.word	0x08009c73
 8009ef4:	08011ed7 	.word	0x08011ed7

08009ef8 <_printf_common>:
 8009ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009efc:	4616      	mov	r6, r2
 8009efe:	4699      	mov	r9, r3
 8009f00:	688a      	ldr	r2, [r1, #8]
 8009f02:	690b      	ldr	r3, [r1, #16]
 8009f04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	bfb8      	it	lt
 8009f0c:	4613      	movlt	r3, r2
 8009f0e:	6033      	str	r3, [r6, #0]
 8009f10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f14:	4607      	mov	r7, r0
 8009f16:	460c      	mov	r4, r1
 8009f18:	b10a      	cbz	r2, 8009f1e <_printf_common+0x26>
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	6033      	str	r3, [r6, #0]
 8009f1e:	6823      	ldr	r3, [r4, #0]
 8009f20:	0699      	lsls	r1, r3, #26
 8009f22:	bf42      	ittt	mi
 8009f24:	6833      	ldrmi	r3, [r6, #0]
 8009f26:	3302      	addmi	r3, #2
 8009f28:	6033      	strmi	r3, [r6, #0]
 8009f2a:	6825      	ldr	r5, [r4, #0]
 8009f2c:	f015 0506 	ands.w	r5, r5, #6
 8009f30:	d106      	bne.n	8009f40 <_printf_common+0x48>
 8009f32:	f104 0a19 	add.w	sl, r4, #25
 8009f36:	68e3      	ldr	r3, [r4, #12]
 8009f38:	6832      	ldr	r2, [r6, #0]
 8009f3a:	1a9b      	subs	r3, r3, r2
 8009f3c:	42ab      	cmp	r3, r5
 8009f3e:	dc26      	bgt.n	8009f8e <_printf_common+0x96>
 8009f40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f44:	1e13      	subs	r3, r2, #0
 8009f46:	6822      	ldr	r2, [r4, #0]
 8009f48:	bf18      	it	ne
 8009f4a:	2301      	movne	r3, #1
 8009f4c:	0692      	lsls	r2, r2, #26
 8009f4e:	d42b      	bmi.n	8009fa8 <_printf_common+0xb0>
 8009f50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f54:	4649      	mov	r1, r9
 8009f56:	4638      	mov	r0, r7
 8009f58:	47c0      	blx	r8
 8009f5a:	3001      	adds	r0, #1
 8009f5c:	d01e      	beq.n	8009f9c <_printf_common+0xa4>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	68e5      	ldr	r5, [r4, #12]
 8009f62:	6832      	ldr	r2, [r6, #0]
 8009f64:	f003 0306 	and.w	r3, r3, #6
 8009f68:	2b04      	cmp	r3, #4
 8009f6a:	bf08      	it	eq
 8009f6c:	1aad      	subeq	r5, r5, r2
 8009f6e:	68a3      	ldr	r3, [r4, #8]
 8009f70:	6922      	ldr	r2, [r4, #16]
 8009f72:	bf0c      	ite	eq
 8009f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f78:	2500      	movne	r5, #0
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	bfc4      	itt	gt
 8009f7e:	1a9b      	subgt	r3, r3, r2
 8009f80:	18ed      	addgt	r5, r5, r3
 8009f82:	2600      	movs	r6, #0
 8009f84:	341a      	adds	r4, #26
 8009f86:	42b5      	cmp	r5, r6
 8009f88:	d11a      	bne.n	8009fc0 <_printf_common+0xc8>
 8009f8a:	2000      	movs	r0, #0
 8009f8c:	e008      	b.n	8009fa0 <_printf_common+0xa8>
 8009f8e:	2301      	movs	r3, #1
 8009f90:	4652      	mov	r2, sl
 8009f92:	4649      	mov	r1, r9
 8009f94:	4638      	mov	r0, r7
 8009f96:	47c0      	blx	r8
 8009f98:	3001      	adds	r0, #1
 8009f9a:	d103      	bne.n	8009fa4 <_printf_common+0xac>
 8009f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa4:	3501      	adds	r5, #1
 8009fa6:	e7c6      	b.n	8009f36 <_printf_common+0x3e>
 8009fa8:	18e1      	adds	r1, r4, r3
 8009faa:	1c5a      	adds	r2, r3, #1
 8009fac:	2030      	movs	r0, #48	; 0x30
 8009fae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009fb2:	4422      	add	r2, r4
 8009fb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009fb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009fbc:	3302      	adds	r3, #2
 8009fbe:	e7c7      	b.n	8009f50 <_printf_common+0x58>
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	4649      	mov	r1, r9
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	47c0      	blx	r8
 8009fca:	3001      	adds	r0, #1
 8009fcc:	d0e6      	beq.n	8009f9c <_printf_common+0xa4>
 8009fce:	3601      	adds	r6, #1
 8009fd0:	e7d9      	b.n	8009f86 <_printf_common+0x8e>
	...

08009fd4 <_printf_i>:
 8009fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd8:	7e0f      	ldrb	r7, [r1, #24]
 8009fda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009fdc:	2f78      	cmp	r7, #120	; 0x78
 8009fde:	4691      	mov	r9, r2
 8009fe0:	4680      	mov	r8, r0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	469a      	mov	sl, r3
 8009fe6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009fea:	d807      	bhi.n	8009ffc <_printf_i+0x28>
 8009fec:	2f62      	cmp	r7, #98	; 0x62
 8009fee:	d80a      	bhi.n	800a006 <_printf_i+0x32>
 8009ff0:	2f00      	cmp	r7, #0
 8009ff2:	f000 80d8 	beq.w	800a1a6 <_printf_i+0x1d2>
 8009ff6:	2f58      	cmp	r7, #88	; 0x58
 8009ff8:	f000 80a3 	beq.w	800a142 <_printf_i+0x16e>
 8009ffc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a000:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a004:	e03a      	b.n	800a07c <_printf_i+0xa8>
 800a006:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a00a:	2b15      	cmp	r3, #21
 800a00c:	d8f6      	bhi.n	8009ffc <_printf_i+0x28>
 800a00e:	a101      	add	r1, pc, #4	; (adr r1, 800a014 <_printf_i+0x40>)
 800a010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a014:	0800a06d 	.word	0x0800a06d
 800a018:	0800a081 	.word	0x0800a081
 800a01c:	08009ffd 	.word	0x08009ffd
 800a020:	08009ffd 	.word	0x08009ffd
 800a024:	08009ffd 	.word	0x08009ffd
 800a028:	08009ffd 	.word	0x08009ffd
 800a02c:	0800a081 	.word	0x0800a081
 800a030:	08009ffd 	.word	0x08009ffd
 800a034:	08009ffd 	.word	0x08009ffd
 800a038:	08009ffd 	.word	0x08009ffd
 800a03c:	08009ffd 	.word	0x08009ffd
 800a040:	0800a18d 	.word	0x0800a18d
 800a044:	0800a0b1 	.word	0x0800a0b1
 800a048:	0800a16f 	.word	0x0800a16f
 800a04c:	08009ffd 	.word	0x08009ffd
 800a050:	08009ffd 	.word	0x08009ffd
 800a054:	0800a1af 	.word	0x0800a1af
 800a058:	08009ffd 	.word	0x08009ffd
 800a05c:	0800a0b1 	.word	0x0800a0b1
 800a060:	08009ffd 	.word	0x08009ffd
 800a064:	08009ffd 	.word	0x08009ffd
 800a068:	0800a177 	.word	0x0800a177
 800a06c:	682b      	ldr	r3, [r5, #0]
 800a06e:	1d1a      	adds	r2, r3, #4
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	602a      	str	r2, [r5, #0]
 800a074:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a078:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a07c:	2301      	movs	r3, #1
 800a07e:	e0a3      	b.n	800a1c8 <_printf_i+0x1f4>
 800a080:	6820      	ldr	r0, [r4, #0]
 800a082:	6829      	ldr	r1, [r5, #0]
 800a084:	0606      	lsls	r6, r0, #24
 800a086:	f101 0304 	add.w	r3, r1, #4
 800a08a:	d50a      	bpl.n	800a0a2 <_printf_i+0xce>
 800a08c:	680e      	ldr	r6, [r1, #0]
 800a08e:	602b      	str	r3, [r5, #0]
 800a090:	2e00      	cmp	r6, #0
 800a092:	da03      	bge.n	800a09c <_printf_i+0xc8>
 800a094:	232d      	movs	r3, #45	; 0x2d
 800a096:	4276      	negs	r6, r6
 800a098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a09c:	485e      	ldr	r0, [pc, #376]	; (800a218 <_printf_i+0x244>)
 800a09e:	230a      	movs	r3, #10
 800a0a0:	e019      	b.n	800a0d6 <_printf_i+0x102>
 800a0a2:	680e      	ldr	r6, [r1, #0]
 800a0a4:	602b      	str	r3, [r5, #0]
 800a0a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a0aa:	bf18      	it	ne
 800a0ac:	b236      	sxthne	r6, r6
 800a0ae:	e7ef      	b.n	800a090 <_printf_i+0xbc>
 800a0b0:	682b      	ldr	r3, [r5, #0]
 800a0b2:	6820      	ldr	r0, [r4, #0]
 800a0b4:	1d19      	adds	r1, r3, #4
 800a0b6:	6029      	str	r1, [r5, #0]
 800a0b8:	0601      	lsls	r1, r0, #24
 800a0ba:	d501      	bpl.n	800a0c0 <_printf_i+0xec>
 800a0bc:	681e      	ldr	r6, [r3, #0]
 800a0be:	e002      	b.n	800a0c6 <_printf_i+0xf2>
 800a0c0:	0646      	lsls	r6, r0, #25
 800a0c2:	d5fb      	bpl.n	800a0bc <_printf_i+0xe8>
 800a0c4:	881e      	ldrh	r6, [r3, #0]
 800a0c6:	4854      	ldr	r0, [pc, #336]	; (800a218 <_printf_i+0x244>)
 800a0c8:	2f6f      	cmp	r7, #111	; 0x6f
 800a0ca:	bf0c      	ite	eq
 800a0cc:	2308      	moveq	r3, #8
 800a0ce:	230a      	movne	r3, #10
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a0d6:	6865      	ldr	r5, [r4, #4]
 800a0d8:	60a5      	str	r5, [r4, #8]
 800a0da:	2d00      	cmp	r5, #0
 800a0dc:	bfa2      	ittt	ge
 800a0de:	6821      	ldrge	r1, [r4, #0]
 800a0e0:	f021 0104 	bicge.w	r1, r1, #4
 800a0e4:	6021      	strge	r1, [r4, #0]
 800a0e6:	b90e      	cbnz	r6, 800a0ec <_printf_i+0x118>
 800a0e8:	2d00      	cmp	r5, #0
 800a0ea:	d04d      	beq.n	800a188 <_printf_i+0x1b4>
 800a0ec:	4615      	mov	r5, r2
 800a0ee:	fbb6 f1f3 	udiv	r1, r6, r3
 800a0f2:	fb03 6711 	mls	r7, r3, r1, r6
 800a0f6:	5dc7      	ldrb	r7, [r0, r7]
 800a0f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a0fc:	4637      	mov	r7, r6
 800a0fe:	42bb      	cmp	r3, r7
 800a100:	460e      	mov	r6, r1
 800a102:	d9f4      	bls.n	800a0ee <_printf_i+0x11a>
 800a104:	2b08      	cmp	r3, #8
 800a106:	d10b      	bne.n	800a120 <_printf_i+0x14c>
 800a108:	6823      	ldr	r3, [r4, #0]
 800a10a:	07de      	lsls	r6, r3, #31
 800a10c:	d508      	bpl.n	800a120 <_printf_i+0x14c>
 800a10e:	6923      	ldr	r3, [r4, #16]
 800a110:	6861      	ldr	r1, [r4, #4]
 800a112:	4299      	cmp	r1, r3
 800a114:	bfde      	ittt	le
 800a116:	2330      	movle	r3, #48	; 0x30
 800a118:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a11c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a120:	1b52      	subs	r2, r2, r5
 800a122:	6122      	str	r2, [r4, #16]
 800a124:	f8cd a000 	str.w	sl, [sp]
 800a128:	464b      	mov	r3, r9
 800a12a:	aa03      	add	r2, sp, #12
 800a12c:	4621      	mov	r1, r4
 800a12e:	4640      	mov	r0, r8
 800a130:	f7ff fee2 	bl	8009ef8 <_printf_common>
 800a134:	3001      	adds	r0, #1
 800a136:	d14c      	bne.n	800a1d2 <_printf_i+0x1fe>
 800a138:	f04f 30ff 	mov.w	r0, #4294967295
 800a13c:	b004      	add	sp, #16
 800a13e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a142:	4835      	ldr	r0, [pc, #212]	; (800a218 <_printf_i+0x244>)
 800a144:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a148:	6829      	ldr	r1, [r5, #0]
 800a14a:	6823      	ldr	r3, [r4, #0]
 800a14c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a150:	6029      	str	r1, [r5, #0]
 800a152:	061d      	lsls	r5, r3, #24
 800a154:	d514      	bpl.n	800a180 <_printf_i+0x1ac>
 800a156:	07df      	lsls	r7, r3, #31
 800a158:	bf44      	itt	mi
 800a15a:	f043 0320 	orrmi.w	r3, r3, #32
 800a15e:	6023      	strmi	r3, [r4, #0]
 800a160:	b91e      	cbnz	r6, 800a16a <_printf_i+0x196>
 800a162:	6823      	ldr	r3, [r4, #0]
 800a164:	f023 0320 	bic.w	r3, r3, #32
 800a168:	6023      	str	r3, [r4, #0]
 800a16a:	2310      	movs	r3, #16
 800a16c:	e7b0      	b.n	800a0d0 <_printf_i+0xfc>
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	f043 0320 	orr.w	r3, r3, #32
 800a174:	6023      	str	r3, [r4, #0]
 800a176:	2378      	movs	r3, #120	; 0x78
 800a178:	4828      	ldr	r0, [pc, #160]	; (800a21c <_printf_i+0x248>)
 800a17a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a17e:	e7e3      	b.n	800a148 <_printf_i+0x174>
 800a180:	0659      	lsls	r1, r3, #25
 800a182:	bf48      	it	mi
 800a184:	b2b6      	uxthmi	r6, r6
 800a186:	e7e6      	b.n	800a156 <_printf_i+0x182>
 800a188:	4615      	mov	r5, r2
 800a18a:	e7bb      	b.n	800a104 <_printf_i+0x130>
 800a18c:	682b      	ldr	r3, [r5, #0]
 800a18e:	6826      	ldr	r6, [r4, #0]
 800a190:	6961      	ldr	r1, [r4, #20]
 800a192:	1d18      	adds	r0, r3, #4
 800a194:	6028      	str	r0, [r5, #0]
 800a196:	0635      	lsls	r5, r6, #24
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	d501      	bpl.n	800a1a0 <_printf_i+0x1cc>
 800a19c:	6019      	str	r1, [r3, #0]
 800a19e:	e002      	b.n	800a1a6 <_printf_i+0x1d2>
 800a1a0:	0670      	lsls	r0, r6, #25
 800a1a2:	d5fb      	bpl.n	800a19c <_printf_i+0x1c8>
 800a1a4:	8019      	strh	r1, [r3, #0]
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	6123      	str	r3, [r4, #16]
 800a1aa:	4615      	mov	r5, r2
 800a1ac:	e7ba      	b.n	800a124 <_printf_i+0x150>
 800a1ae:	682b      	ldr	r3, [r5, #0]
 800a1b0:	1d1a      	adds	r2, r3, #4
 800a1b2:	602a      	str	r2, [r5, #0]
 800a1b4:	681d      	ldr	r5, [r3, #0]
 800a1b6:	6862      	ldr	r2, [r4, #4]
 800a1b8:	2100      	movs	r1, #0
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	f7f6 f810 	bl	80001e0 <memchr>
 800a1c0:	b108      	cbz	r0, 800a1c6 <_printf_i+0x1f2>
 800a1c2:	1b40      	subs	r0, r0, r5
 800a1c4:	6060      	str	r0, [r4, #4]
 800a1c6:	6863      	ldr	r3, [r4, #4]
 800a1c8:	6123      	str	r3, [r4, #16]
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1d0:	e7a8      	b.n	800a124 <_printf_i+0x150>
 800a1d2:	6923      	ldr	r3, [r4, #16]
 800a1d4:	462a      	mov	r2, r5
 800a1d6:	4649      	mov	r1, r9
 800a1d8:	4640      	mov	r0, r8
 800a1da:	47d0      	blx	sl
 800a1dc:	3001      	adds	r0, #1
 800a1de:	d0ab      	beq.n	800a138 <_printf_i+0x164>
 800a1e0:	6823      	ldr	r3, [r4, #0]
 800a1e2:	079b      	lsls	r3, r3, #30
 800a1e4:	d413      	bmi.n	800a20e <_printf_i+0x23a>
 800a1e6:	68e0      	ldr	r0, [r4, #12]
 800a1e8:	9b03      	ldr	r3, [sp, #12]
 800a1ea:	4298      	cmp	r0, r3
 800a1ec:	bfb8      	it	lt
 800a1ee:	4618      	movlt	r0, r3
 800a1f0:	e7a4      	b.n	800a13c <_printf_i+0x168>
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	4632      	mov	r2, r6
 800a1f6:	4649      	mov	r1, r9
 800a1f8:	4640      	mov	r0, r8
 800a1fa:	47d0      	blx	sl
 800a1fc:	3001      	adds	r0, #1
 800a1fe:	d09b      	beq.n	800a138 <_printf_i+0x164>
 800a200:	3501      	adds	r5, #1
 800a202:	68e3      	ldr	r3, [r4, #12]
 800a204:	9903      	ldr	r1, [sp, #12]
 800a206:	1a5b      	subs	r3, r3, r1
 800a208:	42ab      	cmp	r3, r5
 800a20a:	dcf2      	bgt.n	800a1f2 <_printf_i+0x21e>
 800a20c:	e7eb      	b.n	800a1e6 <_printf_i+0x212>
 800a20e:	2500      	movs	r5, #0
 800a210:	f104 0619 	add.w	r6, r4, #25
 800a214:	e7f5      	b.n	800a202 <_printf_i+0x22e>
 800a216:	bf00      	nop
 800a218:	08011ee2 	.word	0x08011ee2
 800a21c:	08011ef3 	.word	0x08011ef3

0800a220 <_sbrk_r>:
 800a220:	b538      	push	{r3, r4, r5, lr}
 800a222:	4d06      	ldr	r5, [pc, #24]	; (800a23c <_sbrk_r+0x1c>)
 800a224:	2300      	movs	r3, #0
 800a226:	4604      	mov	r4, r0
 800a228:	4608      	mov	r0, r1
 800a22a:	602b      	str	r3, [r5, #0]
 800a22c:	f7f8 fc8a 	bl	8002b44 <_sbrk>
 800a230:	1c43      	adds	r3, r0, #1
 800a232:	d102      	bne.n	800a23a <_sbrk_r+0x1a>
 800a234:	682b      	ldr	r3, [r5, #0]
 800a236:	b103      	cbz	r3, 800a23a <_sbrk_r+0x1a>
 800a238:	6023      	str	r3, [r4, #0]
 800a23a:	bd38      	pop	{r3, r4, r5, pc}
 800a23c:	200006b8 	.word	0x200006b8

0800a240 <__swbuf_r>:
 800a240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a242:	460e      	mov	r6, r1
 800a244:	4614      	mov	r4, r2
 800a246:	4605      	mov	r5, r0
 800a248:	b118      	cbz	r0, 800a252 <__swbuf_r+0x12>
 800a24a:	6983      	ldr	r3, [r0, #24]
 800a24c:	b90b      	cbnz	r3, 800a252 <__swbuf_r+0x12>
 800a24e:	f000 f9d9 	bl	800a604 <__sinit>
 800a252:	4b21      	ldr	r3, [pc, #132]	; (800a2d8 <__swbuf_r+0x98>)
 800a254:	429c      	cmp	r4, r3
 800a256:	d12b      	bne.n	800a2b0 <__swbuf_r+0x70>
 800a258:	686c      	ldr	r4, [r5, #4]
 800a25a:	69a3      	ldr	r3, [r4, #24]
 800a25c:	60a3      	str	r3, [r4, #8]
 800a25e:	89a3      	ldrh	r3, [r4, #12]
 800a260:	071a      	lsls	r2, r3, #28
 800a262:	d52f      	bpl.n	800a2c4 <__swbuf_r+0x84>
 800a264:	6923      	ldr	r3, [r4, #16]
 800a266:	b36b      	cbz	r3, 800a2c4 <__swbuf_r+0x84>
 800a268:	6923      	ldr	r3, [r4, #16]
 800a26a:	6820      	ldr	r0, [r4, #0]
 800a26c:	1ac0      	subs	r0, r0, r3
 800a26e:	6963      	ldr	r3, [r4, #20]
 800a270:	b2f6      	uxtb	r6, r6
 800a272:	4283      	cmp	r3, r0
 800a274:	4637      	mov	r7, r6
 800a276:	dc04      	bgt.n	800a282 <__swbuf_r+0x42>
 800a278:	4621      	mov	r1, r4
 800a27a:	4628      	mov	r0, r5
 800a27c:	f000 f92e 	bl	800a4dc <_fflush_r>
 800a280:	bb30      	cbnz	r0, 800a2d0 <__swbuf_r+0x90>
 800a282:	68a3      	ldr	r3, [r4, #8]
 800a284:	3b01      	subs	r3, #1
 800a286:	60a3      	str	r3, [r4, #8]
 800a288:	6823      	ldr	r3, [r4, #0]
 800a28a:	1c5a      	adds	r2, r3, #1
 800a28c:	6022      	str	r2, [r4, #0]
 800a28e:	701e      	strb	r6, [r3, #0]
 800a290:	6963      	ldr	r3, [r4, #20]
 800a292:	3001      	adds	r0, #1
 800a294:	4283      	cmp	r3, r0
 800a296:	d004      	beq.n	800a2a2 <__swbuf_r+0x62>
 800a298:	89a3      	ldrh	r3, [r4, #12]
 800a29a:	07db      	lsls	r3, r3, #31
 800a29c:	d506      	bpl.n	800a2ac <__swbuf_r+0x6c>
 800a29e:	2e0a      	cmp	r6, #10
 800a2a0:	d104      	bne.n	800a2ac <__swbuf_r+0x6c>
 800a2a2:	4621      	mov	r1, r4
 800a2a4:	4628      	mov	r0, r5
 800a2a6:	f000 f919 	bl	800a4dc <_fflush_r>
 800a2aa:	b988      	cbnz	r0, 800a2d0 <__swbuf_r+0x90>
 800a2ac:	4638      	mov	r0, r7
 800a2ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2b0:	4b0a      	ldr	r3, [pc, #40]	; (800a2dc <__swbuf_r+0x9c>)
 800a2b2:	429c      	cmp	r4, r3
 800a2b4:	d101      	bne.n	800a2ba <__swbuf_r+0x7a>
 800a2b6:	68ac      	ldr	r4, [r5, #8]
 800a2b8:	e7cf      	b.n	800a25a <__swbuf_r+0x1a>
 800a2ba:	4b09      	ldr	r3, [pc, #36]	; (800a2e0 <__swbuf_r+0xa0>)
 800a2bc:	429c      	cmp	r4, r3
 800a2be:	bf08      	it	eq
 800a2c0:	68ec      	ldreq	r4, [r5, #12]
 800a2c2:	e7ca      	b.n	800a25a <__swbuf_r+0x1a>
 800a2c4:	4621      	mov	r1, r4
 800a2c6:	4628      	mov	r0, r5
 800a2c8:	f000 f80c 	bl	800a2e4 <__swsetup_r>
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	d0cb      	beq.n	800a268 <__swbuf_r+0x28>
 800a2d0:	f04f 37ff 	mov.w	r7, #4294967295
 800a2d4:	e7ea      	b.n	800a2ac <__swbuf_r+0x6c>
 800a2d6:	bf00      	nop
 800a2d8:	08011f24 	.word	0x08011f24
 800a2dc:	08011f44 	.word	0x08011f44
 800a2e0:	08011f04 	.word	0x08011f04

0800a2e4 <__swsetup_r>:
 800a2e4:	4b32      	ldr	r3, [pc, #200]	; (800a3b0 <__swsetup_r+0xcc>)
 800a2e6:	b570      	push	{r4, r5, r6, lr}
 800a2e8:	681d      	ldr	r5, [r3, #0]
 800a2ea:	4606      	mov	r6, r0
 800a2ec:	460c      	mov	r4, r1
 800a2ee:	b125      	cbz	r5, 800a2fa <__swsetup_r+0x16>
 800a2f0:	69ab      	ldr	r3, [r5, #24]
 800a2f2:	b913      	cbnz	r3, 800a2fa <__swsetup_r+0x16>
 800a2f4:	4628      	mov	r0, r5
 800a2f6:	f000 f985 	bl	800a604 <__sinit>
 800a2fa:	4b2e      	ldr	r3, [pc, #184]	; (800a3b4 <__swsetup_r+0xd0>)
 800a2fc:	429c      	cmp	r4, r3
 800a2fe:	d10f      	bne.n	800a320 <__swsetup_r+0x3c>
 800a300:	686c      	ldr	r4, [r5, #4]
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a308:	0719      	lsls	r1, r3, #28
 800a30a:	d42c      	bmi.n	800a366 <__swsetup_r+0x82>
 800a30c:	06dd      	lsls	r5, r3, #27
 800a30e:	d411      	bmi.n	800a334 <__swsetup_r+0x50>
 800a310:	2309      	movs	r3, #9
 800a312:	6033      	str	r3, [r6, #0]
 800a314:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a318:	81a3      	strh	r3, [r4, #12]
 800a31a:	f04f 30ff 	mov.w	r0, #4294967295
 800a31e:	e03e      	b.n	800a39e <__swsetup_r+0xba>
 800a320:	4b25      	ldr	r3, [pc, #148]	; (800a3b8 <__swsetup_r+0xd4>)
 800a322:	429c      	cmp	r4, r3
 800a324:	d101      	bne.n	800a32a <__swsetup_r+0x46>
 800a326:	68ac      	ldr	r4, [r5, #8]
 800a328:	e7eb      	b.n	800a302 <__swsetup_r+0x1e>
 800a32a:	4b24      	ldr	r3, [pc, #144]	; (800a3bc <__swsetup_r+0xd8>)
 800a32c:	429c      	cmp	r4, r3
 800a32e:	bf08      	it	eq
 800a330:	68ec      	ldreq	r4, [r5, #12]
 800a332:	e7e6      	b.n	800a302 <__swsetup_r+0x1e>
 800a334:	0758      	lsls	r0, r3, #29
 800a336:	d512      	bpl.n	800a35e <__swsetup_r+0x7a>
 800a338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a33a:	b141      	cbz	r1, 800a34e <__swsetup_r+0x6a>
 800a33c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a340:	4299      	cmp	r1, r3
 800a342:	d002      	beq.n	800a34a <__swsetup_r+0x66>
 800a344:	4630      	mov	r0, r6
 800a346:	f7ff fa41 	bl	80097cc <_free_r>
 800a34a:	2300      	movs	r3, #0
 800a34c:	6363      	str	r3, [r4, #52]	; 0x34
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a354:	81a3      	strh	r3, [r4, #12]
 800a356:	2300      	movs	r3, #0
 800a358:	6063      	str	r3, [r4, #4]
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	89a3      	ldrh	r3, [r4, #12]
 800a360:	f043 0308 	orr.w	r3, r3, #8
 800a364:	81a3      	strh	r3, [r4, #12]
 800a366:	6923      	ldr	r3, [r4, #16]
 800a368:	b94b      	cbnz	r3, 800a37e <__swsetup_r+0x9a>
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a374:	d003      	beq.n	800a37e <__swsetup_r+0x9a>
 800a376:	4621      	mov	r1, r4
 800a378:	4630      	mov	r0, r6
 800a37a:	f000 fa09 	bl	800a790 <__smakebuf_r>
 800a37e:	89a0      	ldrh	r0, [r4, #12]
 800a380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a384:	f010 0301 	ands.w	r3, r0, #1
 800a388:	d00a      	beq.n	800a3a0 <__swsetup_r+0xbc>
 800a38a:	2300      	movs	r3, #0
 800a38c:	60a3      	str	r3, [r4, #8]
 800a38e:	6963      	ldr	r3, [r4, #20]
 800a390:	425b      	negs	r3, r3
 800a392:	61a3      	str	r3, [r4, #24]
 800a394:	6923      	ldr	r3, [r4, #16]
 800a396:	b943      	cbnz	r3, 800a3aa <__swsetup_r+0xc6>
 800a398:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a39c:	d1ba      	bne.n	800a314 <__swsetup_r+0x30>
 800a39e:	bd70      	pop	{r4, r5, r6, pc}
 800a3a0:	0781      	lsls	r1, r0, #30
 800a3a2:	bf58      	it	pl
 800a3a4:	6963      	ldrpl	r3, [r4, #20]
 800a3a6:	60a3      	str	r3, [r4, #8]
 800a3a8:	e7f4      	b.n	800a394 <__swsetup_r+0xb0>
 800a3aa:	2000      	movs	r0, #0
 800a3ac:	e7f7      	b.n	800a39e <__swsetup_r+0xba>
 800a3ae:	bf00      	nop
 800a3b0:	20000118 	.word	0x20000118
 800a3b4:	08011f24 	.word	0x08011f24
 800a3b8:	08011f44 	.word	0x08011f44
 800a3bc:	08011f04 	.word	0x08011f04

0800a3c0 <abort>:
 800a3c0:	b508      	push	{r3, lr}
 800a3c2:	2006      	movs	r0, #6
 800a3c4:	f000 fab0 	bl	800a928 <raise>
 800a3c8:	2001      	movs	r0, #1
 800a3ca:	f7f8 fb43 	bl	8002a54 <_exit>
	...

0800a3d0 <__sflush_r>:
 800a3d0:	898a      	ldrh	r2, [r1, #12]
 800a3d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	0710      	lsls	r0, r2, #28
 800a3da:	460c      	mov	r4, r1
 800a3dc:	d458      	bmi.n	800a490 <__sflush_r+0xc0>
 800a3de:	684b      	ldr	r3, [r1, #4]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	dc05      	bgt.n	800a3f0 <__sflush_r+0x20>
 800a3e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	dc02      	bgt.n	800a3f0 <__sflush_r+0x20>
 800a3ea:	2000      	movs	r0, #0
 800a3ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a3f2:	2e00      	cmp	r6, #0
 800a3f4:	d0f9      	beq.n	800a3ea <__sflush_r+0x1a>
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a3fc:	682f      	ldr	r7, [r5, #0]
 800a3fe:	602b      	str	r3, [r5, #0]
 800a400:	d032      	beq.n	800a468 <__sflush_r+0x98>
 800a402:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a404:	89a3      	ldrh	r3, [r4, #12]
 800a406:	075a      	lsls	r2, r3, #29
 800a408:	d505      	bpl.n	800a416 <__sflush_r+0x46>
 800a40a:	6863      	ldr	r3, [r4, #4]
 800a40c:	1ac0      	subs	r0, r0, r3
 800a40e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a410:	b10b      	cbz	r3, 800a416 <__sflush_r+0x46>
 800a412:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a414:	1ac0      	subs	r0, r0, r3
 800a416:	2300      	movs	r3, #0
 800a418:	4602      	mov	r2, r0
 800a41a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a41c:	6a21      	ldr	r1, [r4, #32]
 800a41e:	4628      	mov	r0, r5
 800a420:	47b0      	blx	r6
 800a422:	1c43      	adds	r3, r0, #1
 800a424:	89a3      	ldrh	r3, [r4, #12]
 800a426:	d106      	bne.n	800a436 <__sflush_r+0x66>
 800a428:	6829      	ldr	r1, [r5, #0]
 800a42a:	291d      	cmp	r1, #29
 800a42c:	d82c      	bhi.n	800a488 <__sflush_r+0xb8>
 800a42e:	4a2a      	ldr	r2, [pc, #168]	; (800a4d8 <__sflush_r+0x108>)
 800a430:	40ca      	lsrs	r2, r1
 800a432:	07d6      	lsls	r6, r2, #31
 800a434:	d528      	bpl.n	800a488 <__sflush_r+0xb8>
 800a436:	2200      	movs	r2, #0
 800a438:	6062      	str	r2, [r4, #4]
 800a43a:	04d9      	lsls	r1, r3, #19
 800a43c:	6922      	ldr	r2, [r4, #16]
 800a43e:	6022      	str	r2, [r4, #0]
 800a440:	d504      	bpl.n	800a44c <__sflush_r+0x7c>
 800a442:	1c42      	adds	r2, r0, #1
 800a444:	d101      	bne.n	800a44a <__sflush_r+0x7a>
 800a446:	682b      	ldr	r3, [r5, #0]
 800a448:	b903      	cbnz	r3, 800a44c <__sflush_r+0x7c>
 800a44a:	6560      	str	r0, [r4, #84]	; 0x54
 800a44c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a44e:	602f      	str	r7, [r5, #0]
 800a450:	2900      	cmp	r1, #0
 800a452:	d0ca      	beq.n	800a3ea <__sflush_r+0x1a>
 800a454:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a458:	4299      	cmp	r1, r3
 800a45a:	d002      	beq.n	800a462 <__sflush_r+0x92>
 800a45c:	4628      	mov	r0, r5
 800a45e:	f7ff f9b5 	bl	80097cc <_free_r>
 800a462:	2000      	movs	r0, #0
 800a464:	6360      	str	r0, [r4, #52]	; 0x34
 800a466:	e7c1      	b.n	800a3ec <__sflush_r+0x1c>
 800a468:	6a21      	ldr	r1, [r4, #32]
 800a46a:	2301      	movs	r3, #1
 800a46c:	4628      	mov	r0, r5
 800a46e:	47b0      	blx	r6
 800a470:	1c41      	adds	r1, r0, #1
 800a472:	d1c7      	bne.n	800a404 <__sflush_r+0x34>
 800a474:	682b      	ldr	r3, [r5, #0]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d0c4      	beq.n	800a404 <__sflush_r+0x34>
 800a47a:	2b1d      	cmp	r3, #29
 800a47c:	d001      	beq.n	800a482 <__sflush_r+0xb2>
 800a47e:	2b16      	cmp	r3, #22
 800a480:	d101      	bne.n	800a486 <__sflush_r+0xb6>
 800a482:	602f      	str	r7, [r5, #0]
 800a484:	e7b1      	b.n	800a3ea <__sflush_r+0x1a>
 800a486:	89a3      	ldrh	r3, [r4, #12]
 800a488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a48c:	81a3      	strh	r3, [r4, #12]
 800a48e:	e7ad      	b.n	800a3ec <__sflush_r+0x1c>
 800a490:	690f      	ldr	r7, [r1, #16]
 800a492:	2f00      	cmp	r7, #0
 800a494:	d0a9      	beq.n	800a3ea <__sflush_r+0x1a>
 800a496:	0793      	lsls	r3, r2, #30
 800a498:	680e      	ldr	r6, [r1, #0]
 800a49a:	bf08      	it	eq
 800a49c:	694b      	ldreq	r3, [r1, #20]
 800a49e:	600f      	str	r7, [r1, #0]
 800a4a0:	bf18      	it	ne
 800a4a2:	2300      	movne	r3, #0
 800a4a4:	eba6 0807 	sub.w	r8, r6, r7
 800a4a8:	608b      	str	r3, [r1, #8]
 800a4aa:	f1b8 0f00 	cmp.w	r8, #0
 800a4ae:	dd9c      	ble.n	800a3ea <__sflush_r+0x1a>
 800a4b0:	6a21      	ldr	r1, [r4, #32]
 800a4b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a4b4:	4643      	mov	r3, r8
 800a4b6:	463a      	mov	r2, r7
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	47b0      	blx	r6
 800a4bc:	2800      	cmp	r0, #0
 800a4be:	dc06      	bgt.n	800a4ce <__sflush_r+0xfe>
 800a4c0:	89a3      	ldrh	r3, [r4, #12]
 800a4c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4c6:	81a3      	strh	r3, [r4, #12]
 800a4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4cc:	e78e      	b.n	800a3ec <__sflush_r+0x1c>
 800a4ce:	4407      	add	r7, r0
 800a4d0:	eba8 0800 	sub.w	r8, r8, r0
 800a4d4:	e7e9      	b.n	800a4aa <__sflush_r+0xda>
 800a4d6:	bf00      	nop
 800a4d8:	20400001 	.word	0x20400001

0800a4dc <_fflush_r>:
 800a4dc:	b538      	push	{r3, r4, r5, lr}
 800a4de:	690b      	ldr	r3, [r1, #16]
 800a4e0:	4605      	mov	r5, r0
 800a4e2:	460c      	mov	r4, r1
 800a4e4:	b913      	cbnz	r3, 800a4ec <_fflush_r+0x10>
 800a4e6:	2500      	movs	r5, #0
 800a4e8:	4628      	mov	r0, r5
 800a4ea:	bd38      	pop	{r3, r4, r5, pc}
 800a4ec:	b118      	cbz	r0, 800a4f6 <_fflush_r+0x1a>
 800a4ee:	6983      	ldr	r3, [r0, #24]
 800a4f0:	b90b      	cbnz	r3, 800a4f6 <_fflush_r+0x1a>
 800a4f2:	f000 f887 	bl	800a604 <__sinit>
 800a4f6:	4b14      	ldr	r3, [pc, #80]	; (800a548 <_fflush_r+0x6c>)
 800a4f8:	429c      	cmp	r4, r3
 800a4fa:	d11b      	bne.n	800a534 <_fflush_r+0x58>
 800a4fc:	686c      	ldr	r4, [r5, #4]
 800a4fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d0ef      	beq.n	800a4e6 <_fflush_r+0xa>
 800a506:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a508:	07d0      	lsls	r0, r2, #31
 800a50a:	d404      	bmi.n	800a516 <_fflush_r+0x3a>
 800a50c:	0599      	lsls	r1, r3, #22
 800a50e:	d402      	bmi.n	800a516 <_fflush_r+0x3a>
 800a510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a512:	f000 f915 	bl	800a740 <__retarget_lock_acquire_recursive>
 800a516:	4628      	mov	r0, r5
 800a518:	4621      	mov	r1, r4
 800a51a:	f7ff ff59 	bl	800a3d0 <__sflush_r>
 800a51e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a520:	07da      	lsls	r2, r3, #31
 800a522:	4605      	mov	r5, r0
 800a524:	d4e0      	bmi.n	800a4e8 <_fflush_r+0xc>
 800a526:	89a3      	ldrh	r3, [r4, #12]
 800a528:	059b      	lsls	r3, r3, #22
 800a52a:	d4dd      	bmi.n	800a4e8 <_fflush_r+0xc>
 800a52c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a52e:	f000 f908 	bl	800a742 <__retarget_lock_release_recursive>
 800a532:	e7d9      	b.n	800a4e8 <_fflush_r+0xc>
 800a534:	4b05      	ldr	r3, [pc, #20]	; (800a54c <_fflush_r+0x70>)
 800a536:	429c      	cmp	r4, r3
 800a538:	d101      	bne.n	800a53e <_fflush_r+0x62>
 800a53a:	68ac      	ldr	r4, [r5, #8]
 800a53c:	e7df      	b.n	800a4fe <_fflush_r+0x22>
 800a53e:	4b04      	ldr	r3, [pc, #16]	; (800a550 <_fflush_r+0x74>)
 800a540:	429c      	cmp	r4, r3
 800a542:	bf08      	it	eq
 800a544:	68ec      	ldreq	r4, [r5, #12]
 800a546:	e7da      	b.n	800a4fe <_fflush_r+0x22>
 800a548:	08011f24 	.word	0x08011f24
 800a54c:	08011f44 	.word	0x08011f44
 800a550:	08011f04 	.word	0x08011f04

0800a554 <std>:
 800a554:	2300      	movs	r3, #0
 800a556:	b510      	push	{r4, lr}
 800a558:	4604      	mov	r4, r0
 800a55a:	e9c0 3300 	strd	r3, r3, [r0]
 800a55e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a562:	6083      	str	r3, [r0, #8]
 800a564:	8181      	strh	r1, [r0, #12]
 800a566:	6643      	str	r3, [r0, #100]	; 0x64
 800a568:	81c2      	strh	r2, [r0, #14]
 800a56a:	6183      	str	r3, [r0, #24]
 800a56c:	4619      	mov	r1, r3
 800a56e:	2208      	movs	r2, #8
 800a570:	305c      	adds	r0, #92	; 0x5c
 800a572:	f7ff f88d 	bl	8009690 <memset>
 800a576:	4b05      	ldr	r3, [pc, #20]	; (800a58c <std+0x38>)
 800a578:	6263      	str	r3, [r4, #36]	; 0x24
 800a57a:	4b05      	ldr	r3, [pc, #20]	; (800a590 <std+0x3c>)
 800a57c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a57e:	4b05      	ldr	r3, [pc, #20]	; (800a594 <std+0x40>)
 800a580:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a582:	4b05      	ldr	r3, [pc, #20]	; (800a598 <std+0x44>)
 800a584:	6224      	str	r4, [r4, #32]
 800a586:	6323      	str	r3, [r4, #48]	; 0x30
 800a588:	bd10      	pop	{r4, pc}
 800a58a:	bf00      	nop
 800a58c:	0800a961 	.word	0x0800a961
 800a590:	0800a983 	.word	0x0800a983
 800a594:	0800a9bb 	.word	0x0800a9bb
 800a598:	0800a9df 	.word	0x0800a9df

0800a59c <_cleanup_r>:
 800a59c:	4901      	ldr	r1, [pc, #4]	; (800a5a4 <_cleanup_r+0x8>)
 800a59e:	f000 b8af 	b.w	800a700 <_fwalk_reent>
 800a5a2:	bf00      	nop
 800a5a4:	0800a4dd 	.word	0x0800a4dd

0800a5a8 <__sfmoreglue>:
 800a5a8:	b570      	push	{r4, r5, r6, lr}
 800a5aa:	2268      	movs	r2, #104	; 0x68
 800a5ac:	1e4d      	subs	r5, r1, #1
 800a5ae:	4355      	muls	r5, r2
 800a5b0:	460e      	mov	r6, r1
 800a5b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a5b6:	f7ff f975 	bl	80098a4 <_malloc_r>
 800a5ba:	4604      	mov	r4, r0
 800a5bc:	b140      	cbz	r0, 800a5d0 <__sfmoreglue+0x28>
 800a5be:	2100      	movs	r1, #0
 800a5c0:	e9c0 1600 	strd	r1, r6, [r0]
 800a5c4:	300c      	adds	r0, #12
 800a5c6:	60a0      	str	r0, [r4, #8]
 800a5c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a5cc:	f7ff f860 	bl	8009690 <memset>
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	bd70      	pop	{r4, r5, r6, pc}

0800a5d4 <__sfp_lock_acquire>:
 800a5d4:	4801      	ldr	r0, [pc, #4]	; (800a5dc <__sfp_lock_acquire+0x8>)
 800a5d6:	f000 b8b3 	b.w	800a740 <__retarget_lock_acquire_recursive>
 800a5da:	bf00      	nop
 800a5dc:	200006b5 	.word	0x200006b5

0800a5e0 <__sfp_lock_release>:
 800a5e0:	4801      	ldr	r0, [pc, #4]	; (800a5e8 <__sfp_lock_release+0x8>)
 800a5e2:	f000 b8ae 	b.w	800a742 <__retarget_lock_release_recursive>
 800a5e6:	bf00      	nop
 800a5e8:	200006b5 	.word	0x200006b5

0800a5ec <__sinit_lock_acquire>:
 800a5ec:	4801      	ldr	r0, [pc, #4]	; (800a5f4 <__sinit_lock_acquire+0x8>)
 800a5ee:	f000 b8a7 	b.w	800a740 <__retarget_lock_acquire_recursive>
 800a5f2:	bf00      	nop
 800a5f4:	200006b6 	.word	0x200006b6

0800a5f8 <__sinit_lock_release>:
 800a5f8:	4801      	ldr	r0, [pc, #4]	; (800a600 <__sinit_lock_release+0x8>)
 800a5fa:	f000 b8a2 	b.w	800a742 <__retarget_lock_release_recursive>
 800a5fe:	bf00      	nop
 800a600:	200006b6 	.word	0x200006b6

0800a604 <__sinit>:
 800a604:	b510      	push	{r4, lr}
 800a606:	4604      	mov	r4, r0
 800a608:	f7ff fff0 	bl	800a5ec <__sinit_lock_acquire>
 800a60c:	69a3      	ldr	r3, [r4, #24]
 800a60e:	b11b      	cbz	r3, 800a618 <__sinit+0x14>
 800a610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a614:	f7ff bff0 	b.w	800a5f8 <__sinit_lock_release>
 800a618:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a61c:	6523      	str	r3, [r4, #80]	; 0x50
 800a61e:	4b13      	ldr	r3, [pc, #76]	; (800a66c <__sinit+0x68>)
 800a620:	4a13      	ldr	r2, [pc, #76]	; (800a670 <__sinit+0x6c>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	62a2      	str	r2, [r4, #40]	; 0x28
 800a626:	42a3      	cmp	r3, r4
 800a628:	bf04      	itt	eq
 800a62a:	2301      	moveq	r3, #1
 800a62c:	61a3      	streq	r3, [r4, #24]
 800a62e:	4620      	mov	r0, r4
 800a630:	f000 f820 	bl	800a674 <__sfp>
 800a634:	6060      	str	r0, [r4, #4]
 800a636:	4620      	mov	r0, r4
 800a638:	f000 f81c 	bl	800a674 <__sfp>
 800a63c:	60a0      	str	r0, [r4, #8]
 800a63e:	4620      	mov	r0, r4
 800a640:	f000 f818 	bl	800a674 <__sfp>
 800a644:	2200      	movs	r2, #0
 800a646:	60e0      	str	r0, [r4, #12]
 800a648:	2104      	movs	r1, #4
 800a64a:	6860      	ldr	r0, [r4, #4]
 800a64c:	f7ff ff82 	bl	800a554 <std>
 800a650:	68a0      	ldr	r0, [r4, #8]
 800a652:	2201      	movs	r2, #1
 800a654:	2109      	movs	r1, #9
 800a656:	f7ff ff7d 	bl	800a554 <std>
 800a65a:	68e0      	ldr	r0, [r4, #12]
 800a65c:	2202      	movs	r2, #2
 800a65e:	2112      	movs	r1, #18
 800a660:	f7ff ff78 	bl	800a554 <std>
 800a664:	2301      	movs	r3, #1
 800a666:	61a3      	str	r3, [r4, #24]
 800a668:	e7d2      	b.n	800a610 <__sinit+0xc>
 800a66a:	bf00      	nop
 800a66c:	08011dfc 	.word	0x08011dfc
 800a670:	0800a59d 	.word	0x0800a59d

0800a674 <__sfp>:
 800a674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a676:	4607      	mov	r7, r0
 800a678:	f7ff ffac 	bl	800a5d4 <__sfp_lock_acquire>
 800a67c:	4b1e      	ldr	r3, [pc, #120]	; (800a6f8 <__sfp+0x84>)
 800a67e:	681e      	ldr	r6, [r3, #0]
 800a680:	69b3      	ldr	r3, [r6, #24]
 800a682:	b913      	cbnz	r3, 800a68a <__sfp+0x16>
 800a684:	4630      	mov	r0, r6
 800a686:	f7ff ffbd 	bl	800a604 <__sinit>
 800a68a:	3648      	adds	r6, #72	; 0x48
 800a68c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a690:	3b01      	subs	r3, #1
 800a692:	d503      	bpl.n	800a69c <__sfp+0x28>
 800a694:	6833      	ldr	r3, [r6, #0]
 800a696:	b30b      	cbz	r3, 800a6dc <__sfp+0x68>
 800a698:	6836      	ldr	r6, [r6, #0]
 800a69a:	e7f7      	b.n	800a68c <__sfp+0x18>
 800a69c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a6a0:	b9d5      	cbnz	r5, 800a6d8 <__sfp+0x64>
 800a6a2:	4b16      	ldr	r3, [pc, #88]	; (800a6fc <__sfp+0x88>)
 800a6a4:	60e3      	str	r3, [r4, #12]
 800a6a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a6aa:	6665      	str	r5, [r4, #100]	; 0x64
 800a6ac:	f000 f847 	bl	800a73e <__retarget_lock_init_recursive>
 800a6b0:	f7ff ff96 	bl	800a5e0 <__sfp_lock_release>
 800a6b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a6b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a6bc:	6025      	str	r5, [r4, #0]
 800a6be:	61a5      	str	r5, [r4, #24]
 800a6c0:	2208      	movs	r2, #8
 800a6c2:	4629      	mov	r1, r5
 800a6c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a6c8:	f7fe ffe2 	bl	8009690 <memset>
 800a6cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a6d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a6d4:	4620      	mov	r0, r4
 800a6d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6d8:	3468      	adds	r4, #104	; 0x68
 800a6da:	e7d9      	b.n	800a690 <__sfp+0x1c>
 800a6dc:	2104      	movs	r1, #4
 800a6de:	4638      	mov	r0, r7
 800a6e0:	f7ff ff62 	bl	800a5a8 <__sfmoreglue>
 800a6e4:	4604      	mov	r4, r0
 800a6e6:	6030      	str	r0, [r6, #0]
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	d1d5      	bne.n	800a698 <__sfp+0x24>
 800a6ec:	f7ff ff78 	bl	800a5e0 <__sfp_lock_release>
 800a6f0:	230c      	movs	r3, #12
 800a6f2:	603b      	str	r3, [r7, #0]
 800a6f4:	e7ee      	b.n	800a6d4 <__sfp+0x60>
 800a6f6:	bf00      	nop
 800a6f8:	08011dfc 	.word	0x08011dfc
 800a6fc:	ffff0001 	.word	0xffff0001

0800a700 <_fwalk_reent>:
 800a700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a704:	4606      	mov	r6, r0
 800a706:	4688      	mov	r8, r1
 800a708:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a70c:	2700      	movs	r7, #0
 800a70e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a712:	f1b9 0901 	subs.w	r9, r9, #1
 800a716:	d505      	bpl.n	800a724 <_fwalk_reent+0x24>
 800a718:	6824      	ldr	r4, [r4, #0]
 800a71a:	2c00      	cmp	r4, #0
 800a71c:	d1f7      	bne.n	800a70e <_fwalk_reent+0xe>
 800a71e:	4638      	mov	r0, r7
 800a720:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a724:	89ab      	ldrh	r3, [r5, #12]
 800a726:	2b01      	cmp	r3, #1
 800a728:	d907      	bls.n	800a73a <_fwalk_reent+0x3a>
 800a72a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a72e:	3301      	adds	r3, #1
 800a730:	d003      	beq.n	800a73a <_fwalk_reent+0x3a>
 800a732:	4629      	mov	r1, r5
 800a734:	4630      	mov	r0, r6
 800a736:	47c0      	blx	r8
 800a738:	4307      	orrs	r7, r0
 800a73a:	3568      	adds	r5, #104	; 0x68
 800a73c:	e7e9      	b.n	800a712 <_fwalk_reent+0x12>

0800a73e <__retarget_lock_init_recursive>:
 800a73e:	4770      	bx	lr

0800a740 <__retarget_lock_acquire_recursive>:
 800a740:	4770      	bx	lr

0800a742 <__retarget_lock_release_recursive>:
 800a742:	4770      	bx	lr

0800a744 <__swhatbuf_r>:
 800a744:	b570      	push	{r4, r5, r6, lr}
 800a746:	460e      	mov	r6, r1
 800a748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a74c:	2900      	cmp	r1, #0
 800a74e:	b096      	sub	sp, #88	; 0x58
 800a750:	4614      	mov	r4, r2
 800a752:	461d      	mov	r5, r3
 800a754:	da08      	bge.n	800a768 <__swhatbuf_r+0x24>
 800a756:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a75a:	2200      	movs	r2, #0
 800a75c:	602a      	str	r2, [r5, #0]
 800a75e:	061a      	lsls	r2, r3, #24
 800a760:	d410      	bmi.n	800a784 <__swhatbuf_r+0x40>
 800a762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a766:	e00e      	b.n	800a786 <__swhatbuf_r+0x42>
 800a768:	466a      	mov	r2, sp
 800a76a:	f000 f95f 	bl	800aa2c <_fstat_r>
 800a76e:	2800      	cmp	r0, #0
 800a770:	dbf1      	blt.n	800a756 <__swhatbuf_r+0x12>
 800a772:	9a01      	ldr	r2, [sp, #4]
 800a774:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a778:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a77c:	425a      	negs	r2, r3
 800a77e:	415a      	adcs	r2, r3
 800a780:	602a      	str	r2, [r5, #0]
 800a782:	e7ee      	b.n	800a762 <__swhatbuf_r+0x1e>
 800a784:	2340      	movs	r3, #64	; 0x40
 800a786:	2000      	movs	r0, #0
 800a788:	6023      	str	r3, [r4, #0]
 800a78a:	b016      	add	sp, #88	; 0x58
 800a78c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a790 <__smakebuf_r>:
 800a790:	898b      	ldrh	r3, [r1, #12]
 800a792:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a794:	079d      	lsls	r5, r3, #30
 800a796:	4606      	mov	r6, r0
 800a798:	460c      	mov	r4, r1
 800a79a:	d507      	bpl.n	800a7ac <__smakebuf_r+0x1c>
 800a79c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7a0:	6023      	str	r3, [r4, #0]
 800a7a2:	6123      	str	r3, [r4, #16]
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	6163      	str	r3, [r4, #20]
 800a7a8:	b002      	add	sp, #8
 800a7aa:	bd70      	pop	{r4, r5, r6, pc}
 800a7ac:	ab01      	add	r3, sp, #4
 800a7ae:	466a      	mov	r2, sp
 800a7b0:	f7ff ffc8 	bl	800a744 <__swhatbuf_r>
 800a7b4:	9900      	ldr	r1, [sp, #0]
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	f7ff f873 	bl	80098a4 <_malloc_r>
 800a7be:	b948      	cbnz	r0, 800a7d4 <__smakebuf_r+0x44>
 800a7c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7c4:	059a      	lsls	r2, r3, #22
 800a7c6:	d4ef      	bmi.n	800a7a8 <__smakebuf_r+0x18>
 800a7c8:	f023 0303 	bic.w	r3, r3, #3
 800a7cc:	f043 0302 	orr.w	r3, r3, #2
 800a7d0:	81a3      	strh	r3, [r4, #12]
 800a7d2:	e7e3      	b.n	800a79c <__smakebuf_r+0xc>
 800a7d4:	4b0d      	ldr	r3, [pc, #52]	; (800a80c <__smakebuf_r+0x7c>)
 800a7d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a7d8:	89a3      	ldrh	r3, [r4, #12]
 800a7da:	6020      	str	r0, [r4, #0]
 800a7dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7e0:	81a3      	strh	r3, [r4, #12]
 800a7e2:	9b00      	ldr	r3, [sp, #0]
 800a7e4:	6163      	str	r3, [r4, #20]
 800a7e6:	9b01      	ldr	r3, [sp, #4]
 800a7e8:	6120      	str	r0, [r4, #16]
 800a7ea:	b15b      	cbz	r3, 800a804 <__smakebuf_r+0x74>
 800a7ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	f000 f92d 	bl	800aa50 <_isatty_r>
 800a7f6:	b128      	cbz	r0, 800a804 <__smakebuf_r+0x74>
 800a7f8:	89a3      	ldrh	r3, [r4, #12]
 800a7fa:	f023 0303 	bic.w	r3, r3, #3
 800a7fe:	f043 0301 	orr.w	r3, r3, #1
 800a802:	81a3      	strh	r3, [r4, #12]
 800a804:	89a0      	ldrh	r0, [r4, #12]
 800a806:	4305      	orrs	r5, r0
 800a808:	81a5      	strh	r5, [r4, #12]
 800a80a:	e7cd      	b.n	800a7a8 <__smakebuf_r+0x18>
 800a80c:	0800a59d 	.word	0x0800a59d

0800a810 <memcpy>:
 800a810:	440a      	add	r2, r1
 800a812:	4291      	cmp	r1, r2
 800a814:	f100 33ff 	add.w	r3, r0, #4294967295
 800a818:	d100      	bne.n	800a81c <memcpy+0xc>
 800a81a:	4770      	bx	lr
 800a81c:	b510      	push	{r4, lr}
 800a81e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a822:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a826:	4291      	cmp	r1, r2
 800a828:	d1f9      	bne.n	800a81e <memcpy+0xe>
 800a82a:	bd10      	pop	{r4, pc}

0800a82c <memmove>:
 800a82c:	4288      	cmp	r0, r1
 800a82e:	b510      	push	{r4, lr}
 800a830:	eb01 0402 	add.w	r4, r1, r2
 800a834:	d902      	bls.n	800a83c <memmove+0x10>
 800a836:	4284      	cmp	r4, r0
 800a838:	4623      	mov	r3, r4
 800a83a:	d807      	bhi.n	800a84c <memmove+0x20>
 800a83c:	1e43      	subs	r3, r0, #1
 800a83e:	42a1      	cmp	r1, r4
 800a840:	d008      	beq.n	800a854 <memmove+0x28>
 800a842:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a846:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a84a:	e7f8      	b.n	800a83e <memmove+0x12>
 800a84c:	4402      	add	r2, r0
 800a84e:	4601      	mov	r1, r0
 800a850:	428a      	cmp	r2, r1
 800a852:	d100      	bne.n	800a856 <memmove+0x2a>
 800a854:	bd10      	pop	{r4, pc}
 800a856:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a85a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a85e:	e7f7      	b.n	800a850 <memmove+0x24>

0800a860 <__malloc_lock>:
 800a860:	4801      	ldr	r0, [pc, #4]	; (800a868 <__malloc_lock+0x8>)
 800a862:	f7ff bf6d 	b.w	800a740 <__retarget_lock_acquire_recursive>
 800a866:	bf00      	nop
 800a868:	200006b4 	.word	0x200006b4

0800a86c <__malloc_unlock>:
 800a86c:	4801      	ldr	r0, [pc, #4]	; (800a874 <__malloc_unlock+0x8>)
 800a86e:	f7ff bf68 	b.w	800a742 <__retarget_lock_release_recursive>
 800a872:	bf00      	nop
 800a874:	200006b4 	.word	0x200006b4

0800a878 <_realloc_r>:
 800a878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a87c:	4680      	mov	r8, r0
 800a87e:	4614      	mov	r4, r2
 800a880:	460e      	mov	r6, r1
 800a882:	b921      	cbnz	r1, 800a88e <_realloc_r+0x16>
 800a884:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a888:	4611      	mov	r1, r2
 800a88a:	f7ff b80b 	b.w	80098a4 <_malloc_r>
 800a88e:	b92a      	cbnz	r2, 800a89c <_realloc_r+0x24>
 800a890:	f7fe ff9c 	bl	80097cc <_free_r>
 800a894:	4625      	mov	r5, r4
 800a896:	4628      	mov	r0, r5
 800a898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a89c:	f000 f8fa 	bl	800aa94 <_malloc_usable_size_r>
 800a8a0:	4284      	cmp	r4, r0
 800a8a2:	4607      	mov	r7, r0
 800a8a4:	d802      	bhi.n	800a8ac <_realloc_r+0x34>
 800a8a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a8aa:	d812      	bhi.n	800a8d2 <_realloc_r+0x5a>
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	4640      	mov	r0, r8
 800a8b0:	f7fe fff8 	bl	80098a4 <_malloc_r>
 800a8b4:	4605      	mov	r5, r0
 800a8b6:	2800      	cmp	r0, #0
 800a8b8:	d0ed      	beq.n	800a896 <_realloc_r+0x1e>
 800a8ba:	42bc      	cmp	r4, r7
 800a8bc:	4622      	mov	r2, r4
 800a8be:	4631      	mov	r1, r6
 800a8c0:	bf28      	it	cs
 800a8c2:	463a      	movcs	r2, r7
 800a8c4:	f7ff ffa4 	bl	800a810 <memcpy>
 800a8c8:	4631      	mov	r1, r6
 800a8ca:	4640      	mov	r0, r8
 800a8cc:	f7fe ff7e 	bl	80097cc <_free_r>
 800a8d0:	e7e1      	b.n	800a896 <_realloc_r+0x1e>
 800a8d2:	4635      	mov	r5, r6
 800a8d4:	e7df      	b.n	800a896 <_realloc_r+0x1e>

0800a8d6 <_raise_r>:
 800a8d6:	291f      	cmp	r1, #31
 800a8d8:	b538      	push	{r3, r4, r5, lr}
 800a8da:	4604      	mov	r4, r0
 800a8dc:	460d      	mov	r5, r1
 800a8de:	d904      	bls.n	800a8ea <_raise_r+0x14>
 800a8e0:	2316      	movs	r3, #22
 800a8e2:	6003      	str	r3, [r0, #0]
 800a8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e8:	bd38      	pop	{r3, r4, r5, pc}
 800a8ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a8ec:	b112      	cbz	r2, 800a8f4 <_raise_r+0x1e>
 800a8ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a8f2:	b94b      	cbnz	r3, 800a908 <_raise_r+0x32>
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	f000 f831 	bl	800a95c <_getpid_r>
 800a8fa:	462a      	mov	r2, r5
 800a8fc:	4601      	mov	r1, r0
 800a8fe:	4620      	mov	r0, r4
 800a900:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a904:	f000 b818 	b.w	800a938 <_kill_r>
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d00a      	beq.n	800a922 <_raise_r+0x4c>
 800a90c:	1c59      	adds	r1, r3, #1
 800a90e:	d103      	bne.n	800a918 <_raise_r+0x42>
 800a910:	2316      	movs	r3, #22
 800a912:	6003      	str	r3, [r0, #0]
 800a914:	2001      	movs	r0, #1
 800a916:	e7e7      	b.n	800a8e8 <_raise_r+0x12>
 800a918:	2400      	movs	r4, #0
 800a91a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a91e:	4628      	mov	r0, r5
 800a920:	4798      	blx	r3
 800a922:	2000      	movs	r0, #0
 800a924:	e7e0      	b.n	800a8e8 <_raise_r+0x12>
	...

0800a928 <raise>:
 800a928:	4b02      	ldr	r3, [pc, #8]	; (800a934 <raise+0xc>)
 800a92a:	4601      	mov	r1, r0
 800a92c:	6818      	ldr	r0, [r3, #0]
 800a92e:	f7ff bfd2 	b.w	800a8d6 <_raise_r>
 800a932:	bf00      	nop
 800a934:	20000118 	.word	0x20000118

0800a938 <_kill_r>:
 800a938:	b538      	push	{r3, r4, r5, lr}
 800a93a:	4d07      	ldr	r5, [pc, #28]	; (800a958 <_kill_r+0x20>)
 800a93c:	2300      	movs	r3, #0
 800a93e:	4604      	mov	r4, r0
 800a940:	4608      	mov	r0, r1
 800a942:	4611      	mov	r1, r2
 800a944:	602b      	str	r3, [r5, #0]
 800a946:	f7f8 f875 	bl	8002a34 <_kill>
 800a94a:	1c43      	adds	r3, r0, #1
 800a94c:	d102      	bne.n	800a954 <_kill_r+0x1c>
 800a94e:	682b      	ldr	r3, [r5, #0]
 800a950:	b103      	cbz	r3, 800a954 <_kill_r+0x1c>
 800a952:	6023      	str	r3, [r4, #0]
 800a954:	bd38      	pop	{r3, r4, r5, pc}
 800a956:	bf00      	nop
 800a958:	200006b8 	.word	0x200006b8

0800a95c <_getpid_r>:
 800a95c:	f7f8 b862 	b.w	8002a24 <_getpid>

0800a960 <__sread>:
 800a960:	b510      	push	{r4, lr}
 800a962:	460c      	mov	r4, r1
 800a964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a968:	f000 f89c 	bl	800aaa4 <_read_r>
 800a96c:	2800      	cmp	r0, #0
 800a96e:	bfab      	itete	ge
 800a970:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a972:	89a3      	ldrhlt	r3, [r4, #12]
 800a974:	181b      	addge	r3, r3, r0
 800a976:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a97a:	bfac      	ite	ge
 800a97c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a97e:	81a3      	strhlt	r3, [r4, #12]
 800a980:	bd10      	pop	{r4, pc}

0800a982 <__swrite>:
 800a982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a986:	461f      	mov	r7, r3
 800a988:	898b      	ldrh	r3, [r1, #12]
 800a98a:	05db      	lsls	r3, r3, #23
 800a98c:	4605      	mov	r5, r0
 800a98e:	460c      	mov	r4, r1
 800a990:	4616      	mov	r6, r2
 800a992:	d505      	bpl.n	800a9a0 <__swrite+0x1e>
 800a994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a998:	2302      	movs	r3, #2
 800a99a:	2200      	movs	r2, #0
 800a99c:	f000 f868 	bl	800aa70 <_lseek_r>
 800a9a0:	89a3      	ldrh	r3, [r4, #12]
 800a9a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9aa:	81a3      	strh	r3, [r4, #12]
 800a9ac:	4632      	mov	r2, r6
 800a9ae:	463b      	mov	r3, r7
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9b6:	f000 b817 	b.w	800a9e8 <_write_r>

0800a9ba <__sseek>:
 800a9ba:	b510      	push	{r4, lr}
 800a9bc:	460c      	mov	r4, r1
 800a9be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9c2:	f000 f855 	bl	800aa70 <_lseek_r>
 800a9c6:	1c43      	adds	r3, r0, #1
 800a9c8:	89a3      	ldrh	r3, [r4, #12]
 800a9ca:	bf15      	itete	ne
 800a9cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a9ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a9d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a9d6:	81a3      	strheq	r3, [r4, #12]
 800a9d8:	bf18      	it	ne
 800a9da:	81a3      	strhne	r3, [r4, #12]
 800a9dc:	bd10      	pop	{r4, pc}

0800a9de <__sclose>:
 800a9de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9e2:	f000 b813 	b.w	800aa0c <_close_r>
	...

0800a9e8 <_write_r>:
 800a9e8:	b538      	push	{r3, r4, r5, lr}
 800a9ea:	4d07      	ldr	r5, [pc, #28]	; (800aa08 <_write_r+0x20>)
 800a9ec:	4604      	mov	r4, r0
 800a9ee:	4608      	mov	r0, r1
 800a9f0:	4611      	mov	r1, r2
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	602a      	str	r2, [r5, #0]
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	f7f8 f853 	bl	8002aa2 <_write>
 800a9fc:	1c43      	adds	r3, r0, #1
 800a9fe:	d102      	bne.n	800aa06 <_write_r+0x1e>
 800aa00:	682b      	ldr	r3, [r5, #0]
 800aa02:	b103      	cbz	r3, 800aa06 <_write_r+0x1e>
 800aa04:	6023      	str	r3, [r4, #0]
 800aa06:	bd38      	pop	{r3, r4, r5, pc}
 800aa08:	200006b8 	.word	0x200006b8

0800aa0c <_close_r>:
 800aa0c:	b538      	push	{r3, r4, r5, lr}
 800aa0e:	4d06      	ldr	r5, [pc, #24]	; (800aa28 <_close_r+0x1c>)
 800aa10:	2300      	movs	r3, #0
 800aa12:	4604      	mov	r4, r0
 800aa14:	4608      	mov	r0, r1
 800aa16:	602b      	str	r3, [r5, #0]
 800aa18:	f7f8 f85f 	bl	8002ada <_close>
 800aa1c:	1c43      	adds	r3, r0, #1
 800aa1e:	d102      	bne.n	800aa26 <_close_r+0x1a>
 800aa20:	682b      	ldr	r3, [r5, #0]
 800aa22:	b103      	cbz	r3, 800aa26 <_close_r+0x1a>
 800aa24:	6023      	str	r3, [r4, #0]
 800aa26:	bd38      	pop	{r3, r4, r5, pc}
 800aa28:	200006b8 	.word	0x200006b8

0800aa2c <_fstat_r>:
 800aa2c:	b538      	push	{r3, r4, r5, lr}
 800aa2e:	4d07      	ldr	r5, [pc, #28]	; (800aa4c <_fstat_r+0x20>)
 800aa30:	2300      	movs	r3, #0
 800aa32:	4604      	mov	r4, r0
 800aa34:	4608      	mov	r0, r1
 800aa36:	4611      	mov	r1, r2
 800aa38:	602b      	str	r3, [r5, #0]
 800aa3a:	f7f8 f85a 	bl	8002af2 <_fstat>
 800aa3e:	1c43      	adds	r3, r0, #1
 800aa40:	d102      	bne.n	800aa48 <_fstat_r+0x1c>
 800aa42:	682b      	ldr	r3, [r5, #0]
 800aa44:	b103      	cbz	r3, 800aa48 <_fstat_r+0x1c>
 800aa46:	6023      	str	r3, [r4, #0]
 800aa48:	bd38      	pop	{r3, r4, r5, pc}
 800aa4a:	bf00      	nop
 800aa4c:	200006b8 	.word	0x200006b8

0800aa50 <_isatty_r>:
 800aa50:	b538      	push	{r3, r4, r5, lr}
 800aa52:	4d06      	ldr	r5, [pc, #24]	; (800aa6c <_isatty_r+0x1c>)
 800aa54:	2300      	movs	r3, #0
 800aa56:	4604      	mov	r4, r0
 800aa58:	4608      	mov	r0, r1
 800aa5a:	602b      	str	r3, [r5, #0]
 800aa5c:	f7f8 f859 	bl	8002b12 <_isatty>
 800aa60:	1c43      	adds	r3, r0, #1
 800aa62:	d102      	bne.n	800aa6a <_isatty_r+0x1a>
 800aa64:	682b      	ldr	r3, [r5, #0]
 800aa66:	b103      	cbz	r3, 800aa6a <_isatty_r+0x1a>
 800aa68:	6023      	str	r3, [r4, #0]
 800aa6a:	bd38      	pop	{r3, r4, r5, pc}
 800aa6c:	200006b8 	.word	0x200006b8

0800aa70 <_lseek_r>:
 800aa70:	b538      	push	{r3, r4, r5, lr}
 800aa72:	4d07      	ldr	r5, [pc, #28]	; (800aa90 <_lseek_r+0x20>)
 800aa74:	4604      	mov	r4, r0
 800aa76:	4608      	mov	r0, r1
 800aa78:	4611      	mov	r1, r2
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	602a      	str	r2, [r5, #0]
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f7f8 f852 	bl	8002b28 <_lseek>
 800aa84:	1c43      	adds	r3, r0, #1
 800aa86:	d102      	bne.n	800aa8e <_lseek_r+0x1e>
 800aa88:	682b      	ldr	r3, [r5, #0]
 800aa8a:	b103      	cbz	r3, 800aa8e <_lseek_r+0x1e>
 800aa8c:	6023      	str	r3, [r4, #0]
 800aa8e:	bd38      	pop	{r3, r4, r5, pc}
 800aa90:	200006b8 	.word	0x200006b8

0800aa94 <_malloc_usable_size_r>:
 800aa94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa98:	1f18      	subs	r0, r3, #4
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	bfbc      	itt	lt
 800aa9e:	580b      	ldrlt	r3, [r1, r0]
 800aaa0:	18c0      	addlt	r0, r0, r3
 800aaa2:	4770      	bx	lr

0800aaa4 <_read_r>:
 800aaa4:	b538      	push	{r3, r4, r5, lr}
 800aaa6:	4d07      	ldr	r5, [pc, #28]	; (800aac4 <_read_r+0x20>)
 800aaa8:	4604      	mov	r4, r0
 800aaaa:	4608      	mov	r0, r1
 800aaac:	4611      	mov	r1, r2
 800aaae:	2200      	movs	r2, #0
 800aab0:	602a      	str	r2, [r5, #0]
 800aab2:	461a      	mov	r2, r3
 800aab4:	f7f7 ffd8 	bl	8002a68 <_read>
 800aab8:	1c43      	adds	r3, r0, #1
 800aaba:	d102      	bne.n	800aac2 <_read_r+0x1e>
 800aabc:	682b      	ldr	r3, [r5, #0]
 800aabe:	b103      	cbz	r3, 800aac2 <_read_r+0x1e>
 800aac0:	6023      	str	r3, [r4, #0]
 800aac2:	bd38      	pop	{r3, r4, r5, pc}
 800aac4:	200006b8 	.word	0x200006b8

0800aac8 <sqrt>:
 800aac8:	b538      	push	{r3, r4, r5, lr}
 800aaca:	ed2d 8b02 	vpush	{d8}
 800aace:	ec55 4b10 	vmov	r4, r5, d0
 800aad2:	f000 f82d 	bl	800ab30 <__ieee754_sqrt>
 800aad6:	4622      	mov	r2, r4
 800aad8:	462b      	mov	r3, r5
 800aada:	4620      	mov	r0, r4
 800aadc:	4629      	mov	r1, r5
 800aade:	eeb0 8a40 	vmov.f32	s16, s0
 800aae2:	eef0 8a60 	vmov.f32	s17, s1
 800aae6:	f7f6 f821 	bl	8000b2c <__aeabi_dcmpun>
 800aaea:	b930      	cbnz	r0, 800aafa <sqrt+0x32>
 800aaec:	2200      	movs	r2, #0
 800aaee:	2300      	movs	r3, #0
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	4629      	mov	r1, r5
 800aaf4:	f7f5 fff2 	bl	8000adc <__aeabi_dcmplt>
 800aaf8:	b930      	cbnz	r0, 800ab08 <sqrt+0x40>
 800aafa:	eeb0 0a48 	vmov.f32	s0, s16
 800aafe:	eef0 0a68 	vmov.f32	s1, s17
 800ab02:	ecbd 8b02 	vpop	{d8}
 800ab06:	bd38      	pop	{r3, r4, r5, pc}
 800ab08:	f7fe fd98 	bl	800963c <__errno>
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	2300      	movs	r3, #0
 800ab10:	2121      	movs	r1, #33	; 0x21
 800ab12:	6001      	str	r1, [r0, #0]
 800ab14:	4610      	mov	r0, r2
 800ab16:	4619      	mov	r1, r3
 800ab18:	f7f5 fe98 	bl	800084c <__aeabi_ddiv>
 800ab1c:	ec41 0b18 	vmov	d8, r0, r1
 800ab20:	eeb0 0a48 	vmov.f32	s0, s16
 800ab24:	eef0 0a68 	vmov.f32	s1, s17
 800ab28:	ecbd 8b02 	vpop	{d8}
 800ab2c:	bd38      	pop	{r3, r4, r5, pc}
 800ab2e:	bf00      	nop

0800ab30 <__ieee754_sqrt>:
 800ab30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab34:	4a63      	ldr	r2, [pc, #396]	; (800acc4 <__ieee754_sqrt+0x194>)
 800ab36:	ec55 4b10 	vmov	r4, r5, d0
 800ab3a:	43aa      	bics	r2, r5
 800ab3c:	f000 809f 	beq.w	800ac7e <__ieee754_sqrt+0x14e>
 800ab40:	2d00      	cmp	r5, #0
 800ab42:	ee10 ca10 	vmov	ip, s0
 800ab46:	462b      	mov	r3, r5
 800ab48:	dd54      	ble.n	800abf4 <__ieee754_sqrt+0xc4>
 800ab4a:	1529      	asrs	r1, r5, #20
 800ab4c:	d063      	beq.n	800ac16 <__ieee754_sqrt+0xe6>
 800ab4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab52:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 800ab56:	07c9      	lsls	r1, r1, #31
 800ab58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab5c:	d404      	bmi.n	800ab68 <__ieee754_sqrt+0x38>
 800ab5e:	005b      	lsls	r3, r3, #1
 800ab60:	eb03 73dc 	add.w	r3, r3, ip, lsr #31
 800ab64:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800ab68:	ea4f 72dc 	mov.w	r2, ip, lsr #31
 800ab6c:	2600      	movs	r6, #0
 800ab6e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800ab72:	107f      	asrs	r7, r7, #1
 800ab74:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800ab78:	f04f 0e16 	mov.w	lr, #22
 800ab7c:	4634      	mov	r4, r6
 800ab7e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ab82:	18a1      	adds	r1, r4, r2
 800ab84:	4299      	cmp	r1, r3
 800ab86:	dc02      	bgt.n	800ab8e <__ieee754_sqrt+0x5e>
 800ab88:	1a5b      	subs	r3, r3, r1
 800ab8a:	188c      	adds	r4, r1, r2
 800ab8c:	4416      	add	r6, r2
 800ab8e:	005b      	lsls	r3, r3, #1
 800ab90:	f1be 0e01 	subs.w	lr, lr, #1
 800ab94:	eb03 73dc 	add.w	r3, r3, ip, lsr #31
 800ab98:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ab9c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800aba0:	d1ef      	bne.n	800ab82 <__ieee754_sqrt+0x52>
 800aba2:	4675      	mov	r5, lr
 800aba4:	2020      	movs	r0, #32
 800aba6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800abaa:	e00a      	b.n	800abc2 <__ieee754_sqrt+0x92>
 800abac:	d044      	beq.n	800ac38 <__ieee754_sqrt+0x108>
 800abae:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800abb2:	3801      	subs	r0, #1
 800abb4:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800abb8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800abbc:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800abc0:	d043      	beq.n	800ac4a <__ieee754_sqrt+0x11a>
 800abc2:	42a3      	cmp	r3, r4
 800abc4:	eb02 010e 	add.w	r1, r2, lr
 800abc8:	ddf0      	ble.n	800abac <__ieee754_sqrt+0x7c>
 800abca:	2900      	cmp	r1, #0
 800abcc:	eb01 0e02 	add.w	lr, r1, r2
 800abd0:	db0a      	blt.n	800abe8 <__ieee754_sqrt+0xb8>
 800abd2:	46a0      	mov	r8, r4
 800abd4:	1b1b      	subs	r3, r3, r4
 800abd6:	4561      	cmp	r1, ip
 800abd8:	bf88      	it	hi
 800abda:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800abde:	ebac 0c01 	sub.w	ip, ip, r1
 800abe2:	4415      	add	r5, r2
 800abe4:	4644      	mov	r4, r8
 800abe6:	e7e2      	b.n	800abae <__ieee754_sqrt+0x7e>
 800abe8:	f1be 0f00 	cmp.w	lr, #0
 800abec:	dbf1      	blt.n	800abd2 <__ieee754_sqrt+0xa2>
 800abee:	f104 0801 	add.w	r8, r4, #1
 800abf2:	e7ef      	b.n	800abd4 <__ieee754_sqrt+0xa4>
 800abf4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800abf8:	4322      	orrs	r2, r4
 800abfa:	d038      	beq.n	800ac6e <__ieee754_sqrt+0x13e>
 800abfc:	2d00      	cmp	r5, #0
 800abfe:	d14e      	bne.n	800ac9e <__ieee754_sqrt+0x16e>
 800ac00:	4629      	mov	r1, r5
 800ac02:	ea4f 22dc 	mov.w	r2, ip, lsr #11
 800ac06:	3915      	subs	r1, #21
 800ac08:	4613      	mov	r3, r2
 800ac0a:	ea4f 5c4c 	mov.w	ip, ip, lsl #21
 800ac0e:	2a00      	cmp	r2, #0
 800ac10:	d0f7      	beq.n	800ac02 <__ieee754_sqrt+0xd2>
 800ac12:	02d6      	lsls	r6, r2, #11
 800ac14:	d450      	bmi.n	800acb8 <__ieee754_sqrt+0x188>
 800ac16:	2000      	movs	r0, #0
 800ac18:	005b      	lsls	r3, r3, #1
 800ac1a:	02dd      	lsls	r5, r3, #11
 800ac1c:	4604      	mov	r4, r0
 800ac1e:	f100 0001 	add.w	r0, r0, #1
 800ac22:	d5f9      	bpl.n	800ac18 <__ieee754_sqrt+0xe8>
 800ac24:	461a      	mov	r2, r3
 800ac26:	4663      	mov	r3, ip
 800ac28:	fa0c fc00 	lsl.w	ip, ip, r0
 800ac2c:	f1c0 0020 	rsb	r0, r0, #32
 800ac30:	40c3      	lsrs	r3, r0
 800ac32:	1b09      	subs	r1, r1, r4
 800ac34:	4313      	orrs	r3, r2
 800ac36:	e78a      	b.n	800ab4e <__ieee754_sqrt+0x1e>
 800ac38:	4561      	cmp	r1, ip
 800ac3a:	d8b8      	bhi.n	800abae <__ieee754_sqrt+0x7e>
 800ac3c:	2900      	cmp	r1, #0
 800ac3e:	eb01 0e02 	add.w	lr, r1, r2
 800ac42:	dbd1      	blt.n	800abe8 <__ieee754_sqrt+0xb8>
 800ac44:	4698      	mov	r8, r3
 800ac46:	2300      	movs	r3, #0
 800ac48:	e7c9      	b.n	800abde <__ieee754_sqrt+0xae>
 800ac4a:	ea53 030c 	orrs.w	r3, r3, ip
 800ac4e:	d110      	bne.n	800ac72 <__ieee754_sqrt+0x142>
 800ac50:	0868      	lsrs	r0, r5, #1
 800ac52:	1071      	asrs	r1, r6, #1
 800ac54:	07f3      	lsls	r3, r6, #31
 800ac56:	f101 517f 	add.w	r1, r1, #1069547520	; 0x3fc00000
 800ac5a:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800ac5e:	bf48      	it	mi
 800ac60:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
 800ac64:	eb01 5307 	add.w	r3, r1, r7, lsl #20
 800ac68:	4602      	mov	r2, r0
 800ac6a:	ec43 2b10 	vmov	d0, r2, r3
 800ac6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac72:	1c6a      	adds	r2, r5, #1
 800ac74:	bf16      	itet	ne
 800ac76:	1c68      	addne	r0, r5, #1
 800ac78:	3601      	addeq	r6, #1
 800ac7a:	0840      	lsrne	r0, r0, #1
 800ac7c:	e7e9      	b.n	800ac52 <__ieee754_sqrt+0x122>
 800ac7e:	ee10 2a10 	vmov	r2, s0
 800ac82:	ee10 0a10 	vmov	r0, s0
 800ac86:	462b      	mov	r3, r5
 800ac88:	4629      	mov	r1, r5
 800ac8a:	f7f5 fcb5 	bl	80005f8 <__aeabi_dmul>
 800ac8e:	4622      	mov	r2, r4
 800ac90:	462b      	mov	r3, r5
 800ac92:	f7f5 fafb 	bl	800028c <__adddf3>
 800ac96:	ec41 0b10 	vmov	d0, r0, r1
 800ac9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac9e:	ee10 2a10 	vmov	r2, s0
 800aca2:	4620      	mov	r0, r4
 800aca4:	4629      	mov	r1, r5
 800aca6:	f7f5 faef 	bl	8000288 <__aeabi_dsub>
 800acaa:	4602      	mov	r2, r0
 800acac:	460b      	mov	r3, r1
 800acae:	f7f5 fdcd 	bl	800084c <__aeabi_ddiv>
 800acb2:	ec41 0b10 	vmov	d0, r0, r1
 800acb6:	e7da      	b.n	800ac6e <__ieee754_sqrt+0x13e>
 800acb8:	4663      	mov	r3, ip
 800acba:	2020      	movs	r0, #32
 800acbc:	f04f 34ff 	mov.w	r4, #4294967295
 800acc0:	e7b6      	b.n	800ac30 <__ieee754_sqrt+0x100>
 800acc2:	bf00      	nop
 800acc4:	7ff00000 	.word	0x7ff00000

0800acc8 <_init>:
 800acc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acca:	bf00      	nop
 800accc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acce:	bc08      	pop	{r3}
 800acd0:	469e      	mov	lr, r3
 800acd2:	4770      	bx	lr

0800acd4 <_fini>:
 800acd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acd6:	bf00      	nop
 800acd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acda:	bc08      	pop	{r3}
 800acdc:	469e      	mov	lr, r3
 800acde:	4770      	bx	lr
