// Seed: 555266096
macromodule module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    output supply0 id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6
);
  logic id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd43,
    parameter id_6 = 32'd37
) (
    input tri id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri0 _id_3,
    input wor id_4,
    output supply1 id_5,
    input wire _id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    output wor id_10,
    output wire id_11,
    input wor id_12,
    output wand id_13
);
  wire id_15[id_3 : id_6];
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_8,
      id_7,
      id_8,
      id_12,
      id_7
  );
  assign modCall_1.id_5 = 0;
endmodule
