--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X29Y79.COUT  SLICE_X29Y80.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X27Y79.COUT  SLICE_X27Y80.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X31Y78.COUT  SLICE_X31Y79.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X38Y77.COUT  SLICE_X38Y78.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X39Y76.COUT  SLICE_X39Y77.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X37Y78.COUT  SLICE_X37Y79.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X33Y79.COUT  SLICE_X33Y80.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 420738 paths analyzed, 5922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.100ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift<25>_5 (SLICE_X35Y80.F2), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.860ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.Y       Tciny                 0.768   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X37Y79.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r<9>
    SLICE_X37Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X35Y80.F2      net (fanout=1)        0.578   ethernet/mpr/ipsum7r<5>
    SLICE_X35Y80.CLK     Tfck                  0.728   ethernet/mpr/Shift<25>_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift<25>_5
    -------------------------------------------------  ---------------------------
    Total                                     16.860ns (10.754ns logic, 6.106ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.762ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.Y       Tciny                 0.768   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X37Y79.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r<9>
    SLICE_X37Y79.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X35Y80.F2      net (fanout=1)        0.578   ethernet/mpr/ipsum7r<5>
    SLICE_X35Y80.CLK     Tfck                  0.728   ethernet/mpr/Shift<25>_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift<25>_5
    -------------------------------------------------  ---------------------------
    Total                                     16.762ns (10.656ns logic, 6.106ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.737ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.X       Tcinx                 0.432   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000e
    SLICE_X37Y79.F1      net (fanout=1)        0.420   ethernet/mpr/ipsum3r<8>
    SLICE_X37Y79.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X35Y80.F2      net (fanout=1)        0.578   ethernet/mpr/ipsum7r<5>
    SLICE_X35Y80.CLK     Tfck                  0.728   ethernet/mpr/Shift<25>_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_9321_o11
                                                       ethernet/mpr/Shift<25>_5
    -------------------------------------------------  ---------------------------
    Total                                     16.737ns (10.558ns logic, 6.179ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift<24>_1 (SLICE_X32Y78.F2), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<24>_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.850ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<24>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.Y       Tciny                 0.768   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X37Y79.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r<9>
    SLICE_X37Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X32Y78.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r<9>
    SLICE_X32Y78.CLK     Tfck                  0.776   ethernet/mpr/Shift<24>_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift<24>_1
    -------------------------------------------------  ---------------------------
    Total                                     16.850ns (11.008ns logic, 5.842ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<24>_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.752ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<24>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.Y       Tciny                 0.768   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X37Y79.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r<9>
    SLICE_X37Y79.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X32Y78.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r<9>
    SLICE_X32Y78.CLK     Tfck                  0.776   ethernet/mpr/Shift<24>_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift<24>_1
    -------------------------------------------------  ---------------------------
    Total                                     16.752ns (10.910ns logic, 5.842ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<24>_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.727ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<24>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.X       Tcinx                 0.432   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000e
    SLICE_X37Y79.F1      net (fanout=1)        0.420   ethernet/mpr/ipsum3r<8>
    SLICE_X37Y79.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y80.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X32Y78.F2      net (fanout=1)        0.314   ethernet/mpr/ipsum7r<9>
    SLICE_X32Y78.CLK     Tfck                  0.776   ethernet/mpr/Shift<24>_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_9333_o11
                                                       ethernet/mpr/Shift<24>_1
    -------------------------------------------------  ---------------------------
    Total                                     16.727ns (10.812ns logic, 5.915ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift<25>_7 (SLICE_X35Y81.F3), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.689ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.Y       Tciny                 0.768   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X37Y79.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r<9>
    SLICE_X37Y79.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X35Y81.F3      net (fanout=1)        0.304   ethernet/mpr/ipsum7r<7>
    SLICE_X35Y81.CLK     Tfck                  0.728   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift<25>_7
    -------------------------------------------------  ---------------------------
    Total                                     16.689ns (10.857ns logic, 5.832ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.591ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.Y       Tciny                 0.768   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X37Y79.G2      net (fanout=1)        0.347   ethernet/mpr/ipsum3r<9>
    SLICE_X37Y79.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X35Y81.F3      net (fanout=1)        0.304   ethernet/mpr/ipsum7r<7>
    SLICE_X35Y81.CLK     Tfck                  0.728   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift<25>_7
    -------------------------------------------------  ---------------------------
    Total                                     16.591ns (10.759ns logic, 5.832ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift<25>_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.566ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift<25>_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y74.YQ      Tcko                  0.567   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X40Y80.G3      net (fanout=11)       1.479   ethernet/mpr/anti_loop
    SLICE_X40Y80.Y       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_338_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_338_o1
    SLICE_X38Y74.BX      net (fanout=1)        0.640   ethernet/mpr/ipp3_anti_loop_AND_338_o
    SLICE_X38Y74.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r<0>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X38Y75.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<2>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X38Y76.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<4>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X38Y77.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r<6>
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X38Y78.X       Tcinx                 0.432   ethernet/mpr/ipsum3r<8>
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000e
    SLICE_X37Y79.F1      net (fanout=1)        0.420   ethernet/mpr/ipsum3r<8>
    SLICE_X37Y79.COUT    Topcyf                1.011   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X37Y80.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<10>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X37Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<12>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X37Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<14>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X37Y74.F1      net (fanout=1)        0.991   ethernet/mpr/ipp6
    SLICE_X37Y74.X       Tilo                  0.612   ethernet/mpr/ipp6_anti_loop_AND_341_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_341_o1
    SLICE_X37Y75.BX      net (fanout=1)        0.377   ethernet/mpr/ipp6_anti_loop_AND_341_o
    SLICE_X37Y75.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r<0>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X37Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<2>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X37Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<4>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X37Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r<6>
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X37Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum6r<8>
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y80.G3      net (fanout=1)        0.558   ethernet/mpr/ipsum6r<9>
    SLICE_X33Y80.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r<8>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y81.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<10>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y82.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y82.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<12>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y83.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y83.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<14>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X30Y76.F1      net (fanout=1)        0.759   ethernet/mpr/ipp7
    SLICE_X30Y76.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_342_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_342_o1
    SLICE_X33Y76.BX      net (fanout=1)        0.377   ethernet/mpr/ipp7_anti_loop_AND_342_o
    SLICE_X33Y76.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r<0>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y77.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<2>
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y78.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r<4>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y79.Y       Tciny                 0.756   ethernet/mpr/ipsum7r<6>
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X35Y81.F3      net (fanout=1)        0.304   ethernet/mpr/ipsum7r<7>
    SLICE_X35Y81.CLK     Tfck                  0.728   ethernet/mpr/Shift<25>_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_9319_o11
                                                       ethernet/mpr/Shift<25>_7
    -------------------------------------------------  ---------------------------
    Total                                     16.566ns (10.661ns logic, 5.905ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_14 (SLICE_X30Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift<18>_2 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift<18>_2 to ethernet/aa/Mshreg_Shift_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y25.XQ      Tcko                  0.412   ethernet/aa/Shift<18>_2
                                                       ethernet/aa/Shift<18>_2
    SLICE_X30Y22.BY      net (fanout=1)        0.308   ethernet/aa/Shift<18>_2
    SLICE_X30Y22.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_14
                                                       ethernet/aa/Mshreg_Shift_14
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_17 (SLICE_X28Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift<22>_3 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.031 - 0.033)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift<22>_3 to ethernet/aa/Mshreg_Shift_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y30.XQ      Tcko                  0.412   ethernet/aa/Shift<22>_3
                                                       ethernet/aa/Shift<22>_3
    SLICE_X28Y28.BY      net (fanout=1)        0.308   ethernet/aa/Shift<22>_3
    SLICE_X28Y28.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_17
                                                       ethernet/aa/Mshreg_Shift_17
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_12 (SLICE_X32Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift<22>_7 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.035 - 0.037)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift<22>_7 to ethernet/aa/Mshreg_Shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.XQ      Tcko                  0.412   ethernet/aa/Shift<22>_7
                                                       ethernet/aa/Shift<22>_7
    SLICE_X32Y28.BY      net (fanout=1)        0.308   ethernet/aa/Shift<22>_7
    SLICE_X32Y28.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y7.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 141769 paths analyzed, 2200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  63.752ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/odto/counter_4 (SLICE_X35Y24.SR), 397 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/odto/counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.969ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/odto/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X38Y68.G1      net (fanout=21)       0.522   BTN_NORTH_strob
    SLICE_X38Y68.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X38Y68.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y24.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y24.CLK     Tsrck                 0.794   ethernet/odto/counter<4>
                                                       ethernet/odto/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.969ns (3.289ns logic, 4.680ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     61.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/odto/counter_4 (FF)
  Requirement:          80.000ns
  Data Path Delay:      18.071ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/odto/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.YQ      Tcko                  0.567   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X65Y80.G2      net (fanout=187)      4.201   ethernet/BOARD_IP<10>
    SLICE_X65Y80.COUT    Topcyg                0.871   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X65Y82.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.F1      net (fanout=1)        1.602   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.G3      net (fanout=1)        1.808   ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X38Y68.F3      net (fanout=1)        0.557   ethernet/local_reset_signal_3
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y24.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y24.CLK     Tsrck                 0.794   ethernet/odto/counter<4>
                                                       ethernet/odto/counter_4
    -------------------------------------------------  ---------------------------
    Total                                     18.071ns (5.745ns logic, 12.326ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     61.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/odto/counter_4 (FF)
  Requirement:          80.000ns
  Data Path Delay:      18.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/odto/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.YQ      Tcko                  0.567   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X65Y83.F4      net (fanout=187)      4.350   ethernet/BOARD_IP<10>
    SLICE_X65Y83.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.F1      net (fanout=1)        1.602   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.G3      net (fanout=1)        1.808   ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X38Y68.F3      net (fanout=1)        0.557   ethernet/local_reset_signal_3
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y24.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y24.CLK     Tsrck                 0.794   ethernet/odto/counter<4>
                                                       ethernet/odto/counter_4
    -------------------------------------------------  ---------------------------
    Total                                     18.051ns (5.576ns logic, 12.475ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/odto/counter_5 (SLICE_X35Y24.SR), 397 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/odto/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.969ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/odto/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X38Y68.G1      net (fanout=21)       0.522   BTN_NORTH_strob
    SLICE_X38Y68.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X38Y68.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y24.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y24.CLK     Tsrck                 0.794   ethernet/odto/counter<4>
                                                       ethernet/odto/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.969ns (3.289ns logic, 4.680ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     61.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/odto/counter_5 (FF)
  Requirement:          80.000ns
  Data Path Delay:      18.071ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/odto/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.YQ      Tcko                  0.567   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X65Y80.G2      net (fanout=187)      4.201   ethernet/BOARD_IP<10>
    SLICE_X65Y80.COUT    Topcyg                0.871   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X65Y82.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.F1      net (fanout=1)        1.602   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.G3      net (fanout=1)        1.808   ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X38Y68.F3      net (fanout=1)        0.557   ethernet/local_reset_signal_3
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y24.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y24.CLK     Tsrck                 0.794   ethernet/odto/counter<4>
                                                       ethernet/odto/counter_5
    -------------------------------------------------  ---------------------------
    Total                                     18.071ns (5.745ns logic, 12.326ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     61.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/odto/counter_5 (FF)
  Requirement:          80.000ns
  Data Path Delay:      18.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/odto/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.YQ      Tcko                  0.567   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X65Y83.F4      net (fanout=187)      4.350   ethernet/BOARD_IP<10>
    SLICE_X65Y83.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.F1      net (fanout=1)        1.602   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.G3      net (fanout=1)        1.808   ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X38Y68.F3      net (fanout=1)        0.557   ethernet/local_reset_signal_3
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y24.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y24.CLK     Tsrck                 0.794   ethernet/odto/counter<4>
                                                       ethernet/odto/counter_5
    -------------------------------------------------  ---------------------------
    Total                                     18.051ns (5.576ns logic, 12.475ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/odto/counter_6 (SLICE_X35Y25.SR), 397 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/odto/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.969ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/odto/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X38Y68.G1      net (fanout=21)       0.522   BTN_NORTH_strob
    SLICE_X38Y68.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X38Y68.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y25.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y25.CLK     Tsrck                 0.794   ethernet/odto/counter<6>
                                                       ethernet/odto/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.969ns (3.289ns logic, 4.680ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     61.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/odto/counter_6 (FF)
  Requirement:          80.000ns
  Data Path Delay:      18.071ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/odto/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.YQ      Tcko                  0.567   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X65Y80.G2      net (fanout=187)      4.201   ethernet/BOARD_IP<10>
    SLICE_X65Y80.COUT    Topcyg                0.871   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<9>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X65Y81.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<9>
    SLICE_X65Y81.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<10>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X65Y82.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<11>
    SLICE_X65Y82.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<12>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X65Y83.CIN     net (fanout=1)        0.000   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<13>
    SLICE_X65Y83.COUT    Tbyp                  0.103   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.F1      net (fanout=1)        1.602   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.G3      net (fanout=1)        1.808   ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X38Y68.F3      net (fanout=1)        0.557   ethernet/local_reset_signal_3
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y25.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y25.CLK     Tsrck                 0.794   ethernet/odto/counter<6>
                                                       ethernet/odto/counter_6
    -------------------------------------------------  ---------------------------
    Total                                     18.071ns (5.745ns logic, 12.326ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     61.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/BOARD_MAC (FF)
  Destination:          ethernet/odto/counter_6 (FF)
  Requirement:          80.000ns
  Data Path Delay:      18.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/BOARD_MAC to ethernet/odto/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y58.YQ      Tcko                  0.567   ethernet/BOARD_IP<10>
                                                       ethernet/dh/BOARD_MAC
    SLICE_X65Y83.F4      net (fanout=187)      4.350   ethernet/BOARD_IP<10>
    SLICE_X65Y83.COUT    Topcyf                1.011   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_lut<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<14>
                                                       ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.F1      net (fanout=1)        1.602   ethernet/dh/Mcompar_BOARD_IP[31]_input_BOARD_IP[31]_equal_24_o_cy<15>
    SLICE_X52Y87.X       Tilo                  0.660   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.G3      net (fanout=1)        1.808   ethernet/dh/isNotAValidPacket110
    SLICE_X41Y66.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X41Y66.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X38Y68.F3      net (fanout=1)        0.557   ethernet/local_reset_signal_3
    SLICE_X38Y68.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X44Y24.G2      net (fanout=129)      2.766   ethernet/local_reset_summary
    SLICE_X44Y24.Y       Tilo                  0.660   ethernet/odto/GND_26_o_counter[9]_AND_301_o1
                                                       ethernet/odto/Mcount_counter_val1
    SLICE_X35Y25.SR      net (fanout=7)        1.372   ethernet/odto/Mcount_counter_val
    SLICE_X35Y25.CLK     Tsrck                 0.794   ethernet/odto/counter<6>
                                                       ethernet/odto/counter_6
    -------------------------------------------------  ---------------------------
    Total                                     18.051ns (5.576ns logic, 12.475ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y1.DIA26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/data_14 (FF)
  Destination:          convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.029 - 0.022)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/data_14 to convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y20.YQ      Tcko                  0.409   eth_comp_data<15>
                                                       ethernet/odto/data_14
    RAMB16_X1Y1.DIA26    net (fanout=4)        0.268   eth_comp_data<14>
    RAMB16_X1Y1.CLKA     Tbckd       (-Th)     0.110   convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[1].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.299ns logic, 0.268ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y2.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/data_9 (FF)
  Destination:          convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.070 - 0.078)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/data_9 to convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y21.XQ      Tcko                  0.412   eth_comp_data<9>
                                                       ethernet/odto/data_9
    RAMB16_X1Y2.DIA17    net (fanout=4)        0.260   eth_comp_data<9>
    RAMB16_X1Y2.CLKA     Tbckd       (-Th)     0.110   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.302ns logic, 0.260ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y2.DIA19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/odto/data_11 (FF)
  Destination:          convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.030 - 0.022)
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/odto/data_11 to convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y23.XQ      Tcko                  0.412   eth_comp_data<11>
                                                       ethernet/odto/data_11
    RAMB16_X1Y2.DIA19    net (fanout=4)        0.285   eth_comp_data<11>
    RAMB16_X1Y2.CLKA     Tbckd       (-Th)     0.110   convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       convolution_top/GEN_N_BLOCKS[0].CONV_CORE/RAM_K/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.302ns logic, 0.285ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 598 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.920ns.
--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X38Y66.BY), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_f (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_f to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.YQ      Tcko                  0.567   BTN_NORTH_f
                                                       BTN_NORTH_f
    SLICE_X29Y51.G2      net (fanout=2)        2.090   BTN_NORTH_f
    SLICE_X29Y51.Y       Tilo                  0.612   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X38Y66.BY      net (fanout=1)        1.679   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X38Y66.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (2.151ns logic, 3.769ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X29Y51.G3      net (fanout=21)       1.970   BTN_NORTH_strob
    SLICE_X29Y51.Y       Tilo                  0.612   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X38Y66.BY      net (fanout=1)        1.679   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X38Y66.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (2.099ns logic, 3.649ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_ff (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.088ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.091 - 0.101)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_ff to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y50.YQ      Tcko                  0.511   BTN_NORTH_ff
                                                       BTN_NORTH_ff
    SLICE_X29Y51.G4      net (fanout=1)        0.314   BTN_NORTH_ff
    SLICE_X29Y51.Y       Tilo                  0.612   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
                                                       BTN_NORTH_f_BTN_NORTH_strob_AND_2_o1
    SLICE_X38Y66.BY      net (fanout=1)        1.679   BTN_NORTH_f_BTN_NORTH_strob_AND_2_o
    SLICE_X38Y66.CLK     Tsrck                 0.972   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (2.095ns logic, 1.993ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X38Y66.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.XQ      Tcko                  0.515   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X43Y86.G3      net (fanout=21)       2.166   BTN_NORTH_strob
    SLICE_X43Y86.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut<7>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X38Y66.SR      net (fanout=1)        1.134   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X38Y66.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (2.532ns logic, 3.300ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_28 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.072 - 0.093)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_28 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y90.XQ      Tcko                  0.515   BTN_NORTH_counter<28>
                                                       BTN_NORTH_counter_28
    SLICE_X43Y85.F1      net (fanout=2)        1.430   BTN_NORTH_counter<28>
    SLICE_X43Y85.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut<4>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<4>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<6>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X38Y66.SR      net (fanout=1)        1.134   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X38Y66.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (2.775ns logic, 2.564ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_24 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.072 - 0.092)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_24 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.XQ      Tcko                  0.515   BTN_NORTH_counter<24>
                                                       BTN_NORTH_counter_24
    SLICE_X43Y83.F2      net (fanout=2)        0.890   BTN_NORTH_counter<24>
    SLICE_X43Y83.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
                                                       BTN_NORTH_counter<24>_rt
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<0>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
    SLICE_X43Y84.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<1>
    SLICE_X43Y84.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<2>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X43Y85.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<3>
    SLICE_X43Y85.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<4>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<6>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X38Y66.SR      net (fanout=1)        1.134   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy<8>
    SLICE_X38Y66.CLK     Tsrck                 0.794   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (2.981ns logic, 2.024ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_31 (SLICE_X42Y91.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_0 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_0 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.XQ      Tcko                  0.515   BTN_NORTH_counter<0>
                                                       BTN_NORTH_counter_0
    SLICE_X42Y76.F2      net (fanout=2)        0.573   BTN_NORTH_counter<0>
    SLICE_X42Y76.COUT    Topcyf                1.011   BTN_NORTH_counter<0>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_lut<0>_INV_0
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<0>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<1>
    SLICE_X42Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<1>
    SLICE_X42Y77.COUT    Tbyp                  0.113   BTN_NORTH_counter<2>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<2>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<3>
    SLICE_X42Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<3>
    SLICE_X42Y78.COUT    Tbyp                  0.113   BTN_NORTH_counter<4>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<4>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<5>
    SLICE_X42Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<5>
    SLICE_X42Y79.COUT    Tbyp                  0.113   BTN_NORTH_counter<6>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<6>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<7>
    SLICE_X42Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<7>
    SLICE_X42Y80.COUT    Tbyp                  0.113   BTN_NORTH_counter<8>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<8>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<9>
    SLICE_X42Y81.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<9>
    SLICE_X42Y81.COUT    Tbyp                  0.113   BTN_NORTH_counter<10>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<10>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<11>
    SLICE_X42Y82.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<11>
    SLICE_X42Y82.COUT    Tbyp                  0.113   BTN_NORTH_counter<12>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<12>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<13>
    SLICE_X42Y83.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<13>
    SLICE_X42Y83.COUT    Tbyp                  0.113   BTN_NORTH_counter<14>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<14>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<15>
    SLICE_X42Y84.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<15>
    SLICE_X42Y84.COUT    Tbyp                  0.113   BTN_NORTH_counter<16>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<16>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<17>
    SLICE_X42Y85.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<17>
    SLICE_X42Y85.COUT    Tbyp                  0.113   BTN_NORTH_counter<18>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<18>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<19>
    SLICE_X42Y86.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<19>
    SLICE_X42Y86.COUT    Tbyp                  0.113   BTN_NORTH_counter<20>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<20>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<21>
    SLICE_X42Y87.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<21>
    SLICE_X42Y87.COUT    Tbyp                  0.113   BTN_NORTH_counter<22>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<22>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<23>
    SLICE_X42Y88.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<23>
    SLICE_X42Y88.COUT    Tbyp                  0.113   BTN_NORTH_counter<24>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<24>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<25>
    SLICE_X42Y89.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<25>
    SLICE_X42Y89.COUT    Tbyp                  0.113   BTN_NORTH_counter<26>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<26>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<27>
    SLICE_X42Y90.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<27>
    SLICE_X42Y90.COUT    Tbyp                  0.113   BTN_NORTH_counter<28>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<28>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<29>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<29>
    SLICE_X42Y91.CLK     Tcinck                0.884   BTN_NORTH_counter<30>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<30>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor<31>
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (3.992ns logic, 0.573ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_1 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.462ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_1 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.YQ      Tcko                  0.567   BTN_NORTH_counter<0>
                                                       BTN_NORTH_counter_1
    SLICE_X42Y76.G1      net (fanout=2)        0.445   BTN_NORTH_counter<1>
    SLICE_X42Y76.COUT    Topcyg                0.984   BTN_NORTH_counter<0>
                                                       BTN_NORTH_counter<1>_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<1>
    SLICE_X42Y77.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<1>
    SLICE_X42Y77.COUT    Tbyp                  0.113   BTN_NORTH_counter<2>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<2>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<3>
    SLICE_X42Y78.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<3>
    SLICE_X42Y78.COUT    Tbyp                  0.113   BTN_NORTH_counter<4>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<4>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<5>
    SLICE_X42Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<5>
    SLICE_X42Y79.COUT    Tbyp                  0.113   BTN_NORTH_counter<6>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<6>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<7>
    SLICE_X42Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<7>
    SLICE_X42Y80.COUT    Tbyp                  0.113   BTN_NORTH_counter<8>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<8>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<9>
    SLICE_X42Y81.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<9>
    SLICE_X42Y81.COUT    Tbyp                  0.113   BTN_NORTH_counter<10>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<10>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<11>
    SLICE_X42Y82.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<11>
    SLICE_X42Y82.COUT    Tbyp                  0.113   BTN_NORTH_counter<12>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<12>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<13>
    SLICE_X42Y83.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<13>
    SLICE_X42Y83.COUT    Tbyp                  0.113   BTN_NORTH_counter<14>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<14>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<15>
    SLICE_X42Y84.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<15>
    SLICE_X42Y84.COUT    Tbyp                  0.113   BTN_NORTH_counter<16>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<16>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<17>
    SLICE_X42Y85.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<17>
    SLICE_X42Y85.COUT    Tbyp                  0.113   BTN_NORTH_counter<18>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<18>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<19>
    SLICE_X42Y86.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<19>
    SLICE_X42Y86.COUT    Tbyp                  0.113   BTN_NORTH_counter<20>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<20>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<21>
    SLICE_X42Y87.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<21>
    SLICE_X42Y87.COUT    Tbyp                  0.113   BTN_NORTH_counter<22>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<22>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<23>
    SLICE_X42Y88.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<23>
    SLICE_X42Y88.COUT    Tbyp                  0.113   BTN_NORTH_counter<24>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<24>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<25>
    SLICE_X42Y89.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<25>
    SLICE_X42Y89.COUT    Tbyp                  0.113   BTN_NORTH_counter<26>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<26>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<27>
    SLICE_X42Y90.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<27>
    SLICE_X42Y90.COUT    Tbyp                  0.113   BTN_NORTH_counter<28>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<28>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<29>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<29>
    SLICE_X42Y91.CLK     Tcinck                0.884   BTN_NORTH_counter<30>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<30>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor<31>
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (4.017ns logic, 0.445ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_4 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.412ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_4 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y78.XQ      Tcko                  0.515   BTN_NORTH_counter<4>
                                                       BTN_NORTH_counter_4
    SLICE_X42Y78.F1      net (fanout=2)        0.646   BTN_NORTH_counter<4>
    SLICE_X42Y78.COUT    Topcyf                1.011   BTN_NORTH_counter<4>
                                                       BTN_NORTH_counter<4>_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<4>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<5>
    SLICE_X42Y79.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<5>
    SLICE_X42Y79.COUT    Tbyp                  0.113   BTN_NORTH_counter<6>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<6>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<7>
    SLICE_X42Y80.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<7>
    SLICE_X42Y80.COUT    Tbyp                  0.113   BTN_NORTH_counter<8>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<8>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<9>
    SLICE_X42Y81.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<9>
    SLICE_X42Y81.COUT    Tbyp                  0.113   BTN_NORTH_counter<10>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<10>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<11>
    SLICE_X42Y82.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<11>
    SLICE_X42Y82.COUT    Tbyp                  0.113   BTN_NORTH_counter<12>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<12>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<13>
    SLICE_X42Y83.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<13>
    SLICE_X42Y83.COUT    Tbyp                  0.113   BTN_NORTH_counter<14>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<14>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<15>
    SLICE_X42Y84.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<15>
    SLICE_X42Y84.COUT    Tbyp                  0.113   BTN_NORTH_counter<16>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<16>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<17>
    SLICE_X42Y85.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<17>
    SLICE_X42Y85.COUT    Tbyp                  0.113   BTN_NORTH_counter<18>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<18>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<19>
    SLICE_X42Y86.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<19>
    SLICE_X42Y86.COUT    Tbyp                  0.113   BTN_NORTH_counter<20>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<20>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<21>
    SLICE_X42Y87.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<21>
    SLICE_X42Y87.COUT    Tbyp                  0.113   BTN_NORTH_counter<22>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<22>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<23>
    SLICE_X42Y88.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<23>
    SLICE_X42Y88.COUT    Tbyp                  0.113   BTN_NORTH_counter<24>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<24>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<25>
    SLICE_X42Y89.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<25>
    SLICE_X42Y89.COUT    Tbyp                  0.113   BTN_NORTH_counter<26>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<26>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<27>
    SLICE_X42Y90.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<27>
    SLICE_X42Y90.COUT    Tbyp                  0.113   BTN_NORTH_counter<28>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<28>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<29>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<29>
    SLICE_X42Y91.CLK     Tcinck                0.884   BTN_NORTH_counter<30>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy<30>
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor<31>
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.412ns (3.766ns logic, 0.646ns route)
                                                       (85.4% logic, 14.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X38Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_strob (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_strob to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.XQ      Tcko                  0.412   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X38Y66.BX      net (fanout=21)       0.440   BTN_NORTH_strob
    SLICE_X38Y66.CLK     Tckdi       (-Th)    -0.116   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.528ns logic, 0.440ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_24 (SLICE_X42Y88.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_24 (FF)
  Destination:          BTN_NORTH_counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_24 to BTN_NORTH_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.XQ      Tcko                  0.412   BTN_NORTH_counter<24>
                                                       BTN_NORTH_counter_24
    SLICE_X42Y88.F4      net (fanout=2)        0.290   BTN_NORTH_counter<24>
    SLICE_X42Y88.CLK     Tckf        (-Th)    -0.736   BTN_NORTH_counter<24>
                                                       BTN_NORTH_counter<24>_rt.1
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor<24>
                                                       BTN_NORTH_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (1.148ns logic, 0.290ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_14 (SLICE_X42Y83.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_14 (FF)
  Destination:          BTN_NORTH_counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_14 to BTN_NORTH_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.XQ      Tcko                  0.412   BTN_NORTH_counter<14>
                                                       BTN_NORTH_counter_14
    SLICE_X42Y83.F4      net (fanout=2)        0.296   BTN_NORTH_counter<14>
    SLICE_X42Y83.CLK     Tckf        (-Th)    -0.736   BTN_NORTH_counter<14>
                                                       BTN_NORTH_counter<14>_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor<14>
                                                       BTN_NORTH_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (1.148ns logic, 0.296ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: BTN_NORTH_f/CLK
  Logical resource: BTN_NORTH_f/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: BTN_NORTH_f/CLK
  Logical resource: BTN_NORTH_f/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17771 paths analyzed, 2455 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.787ns.
--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_11 (SLICE_X12Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/en_reg (FF)
  Destination:          adc_01/adc_data_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/en_reg to adc_01/adc_data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y71.XQ      Tcko                  0.515   adc_01/en_reg
                                                       adc_01/en_reg
    SLICE_X12Y45.CE      net (fanout=11)       2.766   adc_01/en_reg
    SLICE_X12Y45.CLK     Tceck                 0.483   adc_01_data<11>
                                                       adc_01/adc_data_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (0.998ns logic, 2.766ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_10 (SLICE_X12Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/en_reg (FF)
  Destination:          adc_01/adc_data_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/en_reg to adc_01/adc_data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y71.XQ      Tcko                  0.515   adc_01/en_reg
                                                       adc_01/en_reg
    SLICE_X12Y45.CE      net (fanout=11)       2.766   adc_01/en_reg
    SLICE_X12Y45.CLK     Tceck                 0.483   adc_01_data<11>
                                                       adc_01/adc_data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (0.998ns logic, 2.766ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point adc_01/adc_data_reg_9 (SLICE_X2Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_01/en_reg (FF)
  Destination:          adc_01/adc_data_reg_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 0.000ns
  Destination Clock:    adc_01_sck_OBUF falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_01/en_reg to adc_01/adc_data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y71.XQ      Tcko                  0.515   adc_01/en_reg
                                                       adc_01/en_reg
    SLICE_X2Y45.CE       net (fanout=11)       2.490   adc_01/en_reg
    SLICE_X2Y45.CLK      Tceck                 0.483   adc_01_data<9>
                                                       adc_01/adc_data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (0.998ns logic, 2.490ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_012 (SLICE_X2Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG<0>_0_12 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_012 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG<0>_0_12 to convolution_top/Mshreg_DATA_REG_0_012
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.YQ       Tcko                  0.409   convolution_top/DATA_REG<0>_0<13>
                                                       convolution_top/DATA_REG<0>_0_12
    SLICE_X2Y47.BY       net (fanout=3)        0.309   convolution_top/DATA_REG<0>_0<12>
    SLICE_X2Y47.CLK      Tdh         (-Th)     0.110   convolution_top/DATA_REG_012
                                                       convolution_top/Mshreg_DATA_REG_0_012
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.299ns logic, 0.309ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_0121 (SLICE_X52Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG<0>_0_2521 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_0121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.028 - 0.020)
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG<0>_0_2521 to convolution_top/Mshreg_DATA_REG_0_0121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.XQ      Tcko                  0.411   convolution_top/DATA_REG<0>_0<2521>
                                                       convolution_top/DATA_REG<0>_0_2521
    SLICE_X52Y40.BY      net (fanout=2)        0.331   convolution_top/DATA_REG<0>_0<2521>
    SLICE_X52Y40.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_0121
                                                       convolution_top/Mshreg_DATA_REG_0_0121
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.301ns logic, 0.331ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point convolution_top/Mshreg_DATA_REG_0_028 (SLICE_X28Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               convolution_top/DATA_REG<0>_0_28 (FF)
  Destination:          convolution_top/Mshreg_DATA_REG_0_028 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         adc_01_sck_OBUF rising at 40.000ns
  Destination Clock:    adc_01_sck_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: convolution_top/DATA_REG<0>_0_28 to convolution_top/Mshreg_DATA_REG_0_028
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.YQ      Tcko                  0.409   convolution_top/DATA_REG<0>_0<29>
                                                       convolution_top/DATA_REG<0>_0_28
    SLICE_X28Y40.BY      net (fanout=3)        0.331   convolution_top/DATA_REG<0>_0<28>
    SLICE_X28Y40.CLK     Tdh         (-Th)     0.110   convolution_top/DATA_REG_028
                                                       convolution_top/Mshreg_DATA_REG_0_028
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.299ns logic, 0.331ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.852ns (Tmspwl_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X1Y6.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------
Slack: 36.296ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.852ns (Tmspwh_P)
  Physical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Logical resource: convolution_top/GEN_N_BLOCKS[3].CONV_CORE/Mmult_DATA_IN_A[15]_Q_RAM_D[15]_MuLt_1_OUT/CLK
  Location pin: MULT18X18_X1Y6.CLK
  Clock network: adc_01_sck_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.290ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_3 (SLICE_X46Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.082 - 0.107)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X46Y41.SR      net (fanout=7)        2.730   ethernet/fte/ena_posedge
    SLICE_X46Y41.CLK     Tsrck                 0.794   ethernet/fte/datastorage<3>
                                                       ethernet/fte/datastorage_3
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.361ns logic, 2.730ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_2 (SLICE_X46Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.082 - 0.107)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X46Y41.SR      net (fanout=7)        2.730   ethernet/fte/ena_posedge
    SLICE_X46Y41.CLK     Tsrck                 0.794   ethernet/fte/datastorage<3>
                                                       ethernet/fte/datastorage_2
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.361ns logic, 2.730ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/error_pzdc (SLICE_X43Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/error_pzdc (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.094 - 0.107)
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/error_pzdc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.YQ      Tcko                  0.567   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X43Y43.SR      net (fanout=7)        2.731   ethernet/fte/ena_posedge
    SLICE_X43Y43.CLK     Tsrck                 0.794   ethernet/local_reset_signal_1
                                                       ethernet/fte/error_pzdc
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.361ns logic, 2.731ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (SLICE_X47Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.YQ      Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X47Y44.BX      net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X47Y44.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X53Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.008 - 0.005)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.XQ      Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X53Y57.BX      net (fanout=1)        0.329   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X53Y57.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X45Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.YQ      Tcko                  0.409   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X45Y48.BX      net (fanout=2)        0.362   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X45Y48.CLK     Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.489ns logic, 0.362ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X64Y32.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.768ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.768ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y49.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y48.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y48.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y34.G1      net (fanout=2)        0.653   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y34.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X64Y29.G4      net (fanout=1)        0.544   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X64Y29.X       Tif5x                 1.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X64Y32.F3      net (fanout=1)        0.238   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X64Y32.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (4.016ns logic, 1.752ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X55Y48.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.537ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y49.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y48.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y48.X       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X55Y48.BY      net (fanout=2)        0.666   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X55Y48.CLK     Tdick                 0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (1.554ns logic, 0.983ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y48.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.673ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y49.YQ      Tcklo                 0.580   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y48.F4      net (fanout=1)        0.317   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y48.CLK     Tfck                  0.776   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (1.356ns logic, 0.317ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y48.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.204ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y49.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y48.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y48.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.951ns logic, 0.253ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X55Y48.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.895ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y49.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y48.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y48.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X55Y48.BY      net (fanout=2)        0.533   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X55Y48.CLK     Tckdi       (-Th)    -0.117   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (1.109ns logic, 0.786ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X64Y32.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.479ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.479ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y49.YQ      Tcklo                 0.464   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y48.F4      net (fanout=1)        0.253   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y48.X       Tilo                  0.528   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y34.G1      net (fanout=2)        0.522   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y34.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X64Y29.G4      net (fanout=1)        0.435   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X64Y29.X       Tif5x                 0.800   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X64Y32.F3      net (fanout=1)        0.190   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X64Y32.CLK     Tckf        (-Th)    -0.487   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (3.079ns logic, 1.400ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X65Y49.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.362ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.362ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y65.XQ      Tcko                  0.514   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X64Y52.F2      net (fanout=10)       1.646   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X64Y52.X       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X64Y53.G1      net (fanout=1)        0.107   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X64Y53.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y49.CLK     net (fanout=4)        0.775   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.834ns logic, 2.528ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.293ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.293ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y72.YQ      Tcko                  0.511   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X67Y73.F1      net (fanout=2)        0.486   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X67Y73.X       Tilo                  0.612   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X64Y53.G2      net (fanout=10)       1.249   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X64Y53.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y49.CLK     net (fanout=4)        0.775   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (1.783ns logic, 2.510ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.269ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.269ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y64.XQ      Tcko                  0.515   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X66Y65.G2      net (fanout=4)        1.019   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X66Y65.Y       Tilo                  0.660   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X64Y53.G3      net (fanout=10)       0.640   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X64Y53.Y       Tilo                  0.660   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y49.CLK     net (fanout=4)        0.775   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.835ns logic, 2.434ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.366ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y85.YQ      Tcko                  0.567   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y85.BY      net (fanout=7)        0.466   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X66Y85.CLK     Tdick                 0.333   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.900ns logic, 0.466ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y85.YQ      Tcko                  0.454   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y85.BY      net (fanout=7)        0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X66Y85.CLK     Tckdi       (-Th)    -0.132   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.586ns logic, 0.373ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X14Y90.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X14Y90.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X21Y72.SR
  Clock network: locked_2_INV_138_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432 paths analyzed, 272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.794ns.
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y7.WEA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.XQ      Tcko                  0.515   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X26Y72.G4      net (fanout=1)        0.368   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X26Y72.Y       Tilo                  0.660   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y7.WEA      net (fanout=18)       2.161   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y7.CLKA     Tbwck                 1.090   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (2.265ns logic, 2.529ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y8.WEA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y86.XQ      Tcko                  0.515   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y86.G4      net (fanout=1)        0.368   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X18Y86.Y       Tilo                  0.660   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y8.WEA      net (fanout=18)       2.083   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y8.CLKA     Tbwck                 1.090   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (2.265ns logic, 2.451ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y7.ENA), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_01_cs_ff_BUFG rising at 0.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.XQ      Tcko                  0.515   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X26Y72.G4      net (fanout=1)        0.368   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X26Y72.Y       Tilo                  0.660   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X0Y7.ENA      net (fanout=18)       2.381   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X0Y7.CLKA     Tbeck                 0.670   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.845ns logic, 2.749ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X18Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.733ns (1.430 - 0.697)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.XQ      Tcko                  0.411   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X18Y90.BX      net (fanout=1)        0.317   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X18Y90.CLK     Tckdi       (-Th)    -0.116   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (SLICE_X18Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.733ns (1.430 - 0.697)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.YQ      Tcko                  0.409   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    SLICE_X18Y90.BY      net (fanout=1)        0.330   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<4>
    SLICE_X18Y90.CLK     Tckdi       (-Th)    -0.132   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (SLICE_X14Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 (FF)
  Destination:          fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.990ns (1.469 - 0.479)
  Source Clock:         adc_01_cs_ff_BUFG rising at 20.000ns
  Destination Clock:    adc_01_cs_ff_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 to fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y86.YQ      Tcko                  0.409   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    SLICE_X14Y86.BX      net (fanout=3)        0.604   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<1>
    SLICE_X14Y86.CLK     Tckdi       (-Th)    -0.116   fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<1>
                                                       fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.525ns logic, 0.604ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X13Y78.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X13Y78.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X18Y75.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     15.938ns|            0|            0|            0|       160138|
| pll_1/CLK0_BUF                |     20.000ns|      6.000ns|     15.938ns|            0|            0|            0|       141769|
|  pll_2/CLKDV_BUF              |     80.000ns|     63.752ns|          N/A|            0|            0|       141769|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      5.920ns|          N/A|            0|            0|          598|            0|
| pll_1/CLKDV_BUF               |     40.000ns|     10.787ns|          N/A|            0|            0|        17771|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.071|    8.118|    4.198|    3.911|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    4.116|    6.772|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   18.391|   16.860|    7.016|    5.757|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 581666 paths, 0 nets, and 14401 connections

Design statistics:
   Minimum period:  63.752ns{1}   (Maximum frequency:  15.686MHz)
   Maximum path delay from/to any node:   1.366ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 18 19:43:09 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



