\hypertarget{mln__timer_8h}{}\doxysection{mlnlib/mln/mln\+\_\+timer.h File Reference}
\label{mln__timer_8h}\index{mlnlib/mln/mln\_timer.h@{mlnlib/mln/mln\_timer.h}}
{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include $<$avr/io.\+h$>$}\newline
{\ttfamily \#include $<$avr/interrupt.\+h$>$}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classmln__timer}{mln\+\_\+timer}}
\begin{DoxyCompactList}\small\item\em TCA peripheral class. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{mln__timer_8h_ac68f1facca19ba4a28669dd35228c055}{MLN\+\_\+\+TIMER\+\_\+\+DIV}}~(F\+\_\+\+CPU / 1000000\+UL)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{mln__timer_8h_a277a817875df0f08a3c56759de8b9f88}{MLN\+\_\+\+TIMER\+\_\+\+GET\+\_\+\+DIV}} (uint32\+\_\+t period)
\begin{DoxyCompactList}\small\item\em Helper function to get the lowest possible clock division to get certain period. \end{DoxyCompactList}\item 
\mbox{\hyperlink{mln__timer_8h_a9c263623c85a6f82cee2e0ed5610625e}{ISR}} (TCA0\+\_\+\+OVF\+\_\+vect)
\begin{DoxyCompactList}\small\item\em Standard ISR for TCA0. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classmln__timer}{mln\+\_\+timer}} $\ast$ \mbox{\hyperlink{mln__timer_8h_a6e8dd1c2b28f60698ee31371a23993ee}{timer0\+\_\+isr}}
\item 
const uint16\+\_\+t \mbox{\hyperlink{mln__timer_8h_a6c25be2a0a9cf79a5f1a4b9f1477c5b2}{mln\+\_\+timer\+\_\+divs}} \mbox{[}$\,$\mbox{]} = \{1, 2, 4, 8, 16, 64, 256, 1024\}
\begin{DoxyCompactList}\small\item\em Available clock dividers in the TCA peripheral in numerical form. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{mln__timer_8h_ae75531c80076103d1cf0808af85c17d3}{mln\+\_\+timer\+\_\+max\+\_\+periods}} \mbox{[}$\,$\mbox{]} = \{65, 131, 262, 524, 1048, 4194, 16776, 67107\}
\begin{DoxyCompactList}\small\item\em The maximum periods achievable by clock division, in ms at 1MHz. \end{DoxyCompactList}\item 
const TCA\+\_\+\+SINGLE\+\_\+\+CLKSEL\+\_\+t \mbox{\hyperlink{mln__timer_8h_a046cdd9ee0b957825702e84b535caf56}{mln\+\_\+timer\+\_\+divs\+\_\+bm}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Available clock dividers in the TCA peripheral as bitmasks. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{mln__timer_8h_ac68f1facca19ba4a28669dd35228c055}\label{mln__timer_8h_ac68f1facca19ba4a28669dd35228c055}} 
\index{mln\_timer.h@{mln\_timer.h}!MLN\_TIMER\_DIV@{MLN\_TIMER\_DIV}}
\index{MLN\_TIMER\_DIV@{MLN\_TIMER\_DIV}!mln\_timer.h@{mln\_timer.h}}
\doxysubsubsection{\texorpdfstring{MLN\_TIMER\_DIV}{MLN\_TIMER\_DIV}}
{\footnotesize\ttfamily \#define MLN\+\_\+\+TIMER\+\_\+\+DIV~(F\+\_\+\+CPU / 1000000\+UL)}



Definition at line \mbox{\hyperlink{mln__timer_8h_source_l00020}{20}} of file \mbox{\hyperlink{mln__timer_8h_source}{mln\+\_\+timer.\+h}}.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{mln__timer_8h_a9c263623c85a6f82cee2e0ed5610625e}\label{mln__timer_8h_a9c263623c85a6f82cee2e0ed5610625e}} 
\index{mln\_timer.h@{mln\_timer.h}!ISR@{ISR}}
\index{ISR@{ISR}!mln\_timer.h@{mln\_timer.h}}
\doxysubsubsection{\texorpdfstring{ISR()}{ISR()}}
{\footnotesize\ttfamily ISR (\begin{DoxyParamCaption}\item[{TCA0\+\_\+\+OVF\+\_\+vect}]{ }\end{DoxyParamCaption})}



Standard ISR for TCA0. 

\begin{DoxyNote}{Note}
Does nothing but reset the corresponding flag 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{mln__timer_8h_source_l00194}{194}} of file \mbox{\hyperlink{mln__timer_8h_source}{mln\+\_\+timer.\+h}}.

\mbox{\Hypertarget{mln__timer_8h_a277a817875df0f08a3c56759de8b9f88}\label{mln__timer_8h_a277a817875df0f08a3c56759de8b9f88}} 
\index{mln\_timer.h@{mln\_timer.h}!MLN\_TIMER\_GET\_DIV@{MLN\_TIMER\_GET\_DIV}}
\index{MLN\_TIMER\_GET\_DIV@{MLN\_TIMER\_GET\_DIV}!mln\_timer.h@{mln\_timer.h}}
\doxysubsubsection{\texorpdfstring{MLN\_TIMER\_GET\_DIV()}{MLN\_TIMER\_GET\_DIV()}}
{\footnotesize\ttfamily uint8\+\_\+t MLN\+\_\+\+TIMER\+\_\+\+GET\+\_\+\+DIV (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{period }\end{DoxyParamCaption})}



Helper function to get the lowest possible clock division to get certain period. 


\begin{DoxyParams}{Parameters}
{\em period} & Required period\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Index for {\ttfamily mln\+\_\+timer\+\_\+...} arrays 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{mln__timer_8h_source_l00071}{71}} of file \mbox{\hyperlink{mln__timer_8h_source}{mln\+\_\+timer.\+h}}.



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{mln__timer_8h_a6c25be2a0a9cf79a5f1a4b9f1477c5b2}\label{mln__timer_8h_a6c25be2a0a9cf79a5f1a4b9f1477c5b2}} 
\index{mln\_timer.h@{mln\_timer.h}!mln\_timer\_divs@{mln\_timer\_divs}}
\index{mln\_timer\_divs@{mln\_timer\_divs}!mln\_timer.h@{mln\_timer.h}}
\doxysubsubsection{\texorpdfstring{mln\_timer\_divs}{mln\_timer\_divs}}
{\footnotesize\ttfamily const uint16\+\_\+t mln\+\_\+timer\+\_\+divs\mbox{[}$\,$\mbox{]} = \{1, 2, 4, 8, 16, 64, 256, 1024\}}



Available clock dividers in the TCA peripheral in numerical form. 



Definition at line \mbox{\hyperlink{mln__timer_8h_source_l00042}{42}} of file \mbox{\hyperlink{mln__timer_8h_source}{mln\+\_\+timer.\+h}}.

\mbox{\Hypertarget{mln__timer_8h_a046cdd9ee0b957825702e84b535caf56}\label{mln__timer_8h_a046cdd9ee0b957825702e84b535caf56}} 
\index{mln\_timer.h@{mln\_timer.h}!mln\_timer\_divs\_bm@{mln\_timer\_divs\_bm}}
\index{mln\_timer\_divs\_bm@{mln\_timer\_divs\_bm}!mln\_timer.h@{mln\_timer.h}}
\doxysubsubsection{\texorpdfstring{mln\_timer\_divs\_bm}{mln\_timer\_divs\_bm}}
{\footnotesize\ttfamily const TCA\+\_\+\+SINGLE\+\_\+\+CLKSEL\+\_\+t mln\+\_\+timer\+\_\+divs\+\_\+bm\mbox{[}$\,$\mbox{]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{=\ \{}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV1\_gc,}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV2\_gc,}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV4\_gc,}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV8\_gc,}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV16\_gc,}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV64\_gc,}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV256\_gc,}
\DoxyCodeLine{\ \ \ \ TCA\_SINGLE\_CLKSEL\_DIV1024\_gc}
\DoxyCodeLine{\}}

\end{DoxyCode}


Available clock dividers in the TCA peripheral as bitmasks. 



Definition at line \mbox{\hyperlink{mln__timer_8h_source_l00052}{52}} of file \mbox{\hyperlink{mln__timer_8h_source}{mln\+\_\+timer.\+h}}.

\mbox{\Hypertarget{mln__timer_8h_ae75531c80076103d1cf0808af85c17d3}\label{mln__timer_8h_ae75531c80076103d1cf0808af85c17d3}} 
\index{mln\_timer.h@{mln\_timer.h}!mln\_timer\_max\_periods@{mln\_timer\_max\_periods}}
\index{mln\_timer\_max\_periods@{mln\_timer\_max\_periods}!mln\_timer.h@{mln\_timer.h}}
\doxysubsubsection{\texorpdfstring{mln\_timer\_max\_periods}{mln\_timer\_max\_periods}}
{\footnotesize\ttfamily uint32\+\_\+t mln\+\_\+timer\+\_\+max\+\_\+periods\mbox{[}$\,$\mbox{]} = \{65, 131, 262, 524, 1048, 4194, 16776, 67107\}}



The maximum periods achievable by clock division, in ms at 1MHz. 



Definition at line \mbox{\hyperlink{mln__timer_8h_source_l00047}{47}} of file \mbox{\hyperlink{mln__timer_8h_source}{mln\+\_\+timer.\+h}}.

\mbox{\Hypertarget{mln__timer_8h_a6e8dd1c2b28f60698ee31371a23993ee}\label{mln__timer_8h_a6e8dd1c2b28f60698ee31371a23993ee}} 
\index{mln\_timer.h@{mln\_timer.h}!timer0\_isr@{timer0\_isr}}
\index{timer0\_isr@{timer0\_isr}!mln\_timer.h@{mln\_timer.h}}
\doxysubsubsection{\texorpdfstring{timer0\_isr}{timer0\_isr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classmln__timer}{mln\+\_\+timer}}$\ast$ timer0\+\_\+isr}



Definition at line \mbox{\hyperlink{mln__timer_8h_source_l00032}{32}} of file \mbox{\hyperlink{mln__timer_8h_source}{mln\+\_\+timer.\+h}}.

