

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Wed Apr 26 11:16:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      682|      682|  3.410 us|  3.410 us|  682|  682|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      680|      680|        34|         34|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1755|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|  120|    8600|      40|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     473|    -|
|Register         |        -|    -|    3108|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  120|   11708|    2268|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   20|       5|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U2   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U3   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U4   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U5   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U6   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U7   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U8   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U9   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U10  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U11  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U12  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U13  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U14  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U15  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U16  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U17  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U18  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U19  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U20  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U21  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U22  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U23  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U24  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U25  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U26  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U27  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U28  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U29  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U30  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U31  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U32  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U33  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U34  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U35  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U36  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U37  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U38  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U39  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U40  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0| 120| 8600|  40|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_655_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln18_10_fu_948_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_11_fu_927_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_12_fu_952_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_13_fu_977_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln18_14_fu_1008_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln18_15_fu_965_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln18_16_fu_981_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_17_fu_985_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_18_fu_1012_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln18_19_fu_1039_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln18_1_fu_999_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_20_fu_686_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln18_21_fu_871_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln18_22_fu_745_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln18_23_fu_771_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln18_24_fu_776_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln18_25_fu_726_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_26_fu_801_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_27_fu_876_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_28_fu_806_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_29_fu_711_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_2_fu_1003_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_30_fu_827_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_31_fu_905_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_32_fu_832_p2   |         +|   0|  0|  16|           9|           4|
    |add_ln18_33_fu_853_p2   |         +|   0|  0|  16|           9|           5|
    |add_ln18_34_fu_910_p2   |         +|   0|  0|  16|           9|           5|
    |add_ln18_35_fu_858_p2   |         +|   0|  0|  16|           9|           5|
    |add_ln18_36_fu_754_p2   |         +|   0|  0|  16|           9|           5|
    |add_ln18_3_fu_1021_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_4_fu_1026_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_5_fu_990_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_6_fu_994_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_7_fu_1030_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_8_fu_1035_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln18_9_fu_923_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_fu_1017_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln20_10_fu_1174_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_11_fu_1179_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_12_fu_1184_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_13_fu_1189_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_14_fu_1194_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_15_fu_1199_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_16_fu_1204_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_17_fu_1209_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_18_fu_1214_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_19_fu_1219_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln20_1_fu_1089_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_2_fu_1102_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_3_fu_1107_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_4_fu_1120_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_5_fu_1125_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_6_fu_1138_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_7_fu_1143_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_8_fu_1156_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_9_fu_1161_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln20_fu_1084_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln14_fu_649_p2     |      icmp|   0|  0|   9|           5|           5|
    |or_ln18_1_fu_735_p2     |        or|   0|  0|   9|           2|           9|
    |or_ln18_2_fu_701_p2     |        or|   0|  0|   9|           2|           9|
    |or_ln18_fu_716_p2       |        or|   0|  0|   9|           1|           9|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1755|        1448|        1386|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |A_address0            |   45|         11|    9|         99|
    |A_address1            |   45|         11|    9|         99|
    |ap_NS_fsm             |  155|         35|    1|         35|
    |ap_done_int           |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |    9|          2|    5|         10|
    |i_fu_164              |    9|          2|    5|         10|
    |tmp_address0          |   13|          3|    5|         15|
    |y_address0            |   49|         12|    5|         60|
    |y_address1            |   49|         12|    5|         60|
    |y_d0                  |   45|         11|   32|        352|
    |y_d1                  |   45|         11|   32|        352|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  473|        112|  109|       1094|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_load_10_reg_1880    |  32|   0|   32|          0|
    |A_load_11_reg_1734    |  32|   0|   32|          0|
    |A_load_12_reg_1556    |  32|   0|   32|          0|
    |A_load_13_reg_1780    |  32|   0|   32|          0|
    |A_load_14_reg_1916    |  32|   0|   32|          0|
    |A_load_15_reg_1786    |  32|   0|   32|          0|
    |A_load_16_reg_1832    |  32|   0|   32|          0|
    |A_load_17_reg_1922    |  32|   0|   32|          0|
    |A_load_18_reg_1838    |  32|   0|   32|          0|
    |A_load_19_reg_1640    |  32|   0|   32|          0|
    |A_load_1_reg_1550     |  32|   0|   32|          0|
    |A_load_2_reg_1592     |  32|   0|   32|          0|
    |A_load_3_reg_1514     |  32|   0|   32|          0|
    |A_load_4_reg_1869     |  32|   0|   32|          0|
    |A_load_5_reg_1634     |  32|   0|   32|          0|
    |A_load_6_reg_1676     |  32|   0|   32|          0|
    |A_load_7_reg_1682     |  32|   0|   32|          0|
    |A_load_8_reg_1598     |  32|   0|   32|          0|
    |A_load_9_reg_1728     |  32|   0|   32|          0|
    |A_load_reg_1508       |  32|   0|   32|          0|
    |add_ln18_11_reg_1844  |  32|   0|   32|          0|
    |add_ln18_12_reg_1891  |  32|   0|   32|          0|
    |add_ln18_13_reg_1943  |  32|   0|   32|          0|
    |add_ln18_15_reg_1928  |  32|   0|   32|          0|
    |add_ln18_17_reg_1948  |  32|   0|   32|          0|
    |add_ln18_18_reg_2003  |  32|   0|   32|          0|
    |add_ln18_19_reg_2018  |  32|   0|   32|          0|
    |add_ln18_20_reg_1434  |   7|   0|    9|          2|
    |add_ln18_21_reg_1750  |   7|   0|    9|          2|
    |add_ln18_22_reg_1535  |   7|   0|    9|          2|
    |add_ln18_23_reg_1577  |   7|   0|    9|          2|
    |add_ln18_24_reg_1582  |   7|   0|    9|          2|
    |add_ln18_25_reg_1498  |   7|   0|    9|          2|
    |add_ln18_26_reg_1624  |   7|   0|    9|          2|
    |add_ln18_27_reg_1755  |   7|   0|    9|          2|
    |add_ln18_28_reg_1629  |   7|   0|    9|          2|
    |add_ln18_29_reg_1473  |   7|   0|    9|          2|
    |add_ln18_2_reg_1988   |  32|   0|   32|          0|
    |add_ln18_30_reg_1666  |   7|   0|    9|          2|
    |add_ln18_31_reg_1812  |   7|   0|    9|          2|
    |add_ln18_32_reg_1671  |   7|   0|    9|          2|
    |add_ln18_33_reg_1708  |   7|   0|    9|          2|
    |add_ln18_34_reg_1817  |   7|   0|    9|          2|
    |add_ln18_35_reg_1713  |   7|   0|    9|          2|
    |add_ln18_36_reg_1545  |   7|   0|    9|          2|
    |add_ln18_3_reg_2008   |  32|   0|   32|          0|
    |add_ln18_6_reg_1973   |  32|   0|   32|          0|
    |add_ln18_7_reg_2013   |  32|   0|   32|          0|
    |ap_CS_fsm             |  34|   0|   34|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_fu_164              |   5|   0|    5|          0|
    |mul_ln18_10_reg_1983  |  32|   0|   32|          0|
    |mul_ln18_11_reg_1938  |  32|   0|   32|          0|
    |mul_ln18_12_reg_1775  |  32|   0|   32|          0|
    |mul_ln18_13_reg_1953  |  32|   0|   32|          0|
    |mul_ln18_14_reg_1993  |  32|   0|   32|          0|
    |mul_ln18_15_reg_1958  |  32|   0|   32|          0|
    |mul_ln18_16_reg_1963  |  32|   0|   32|          0|
    |mul_ln18_17_reg_1998  |  32|   0|   32|          0|
    |mul_ln18_18_reg_1968  |  32|   0|   32|          0|
    |mul_ln18_19_reg_1886  |  32|   0|   32|          0|
    |mul_ln18_1_reg_1770   |  32|   0|   32|          0|
    |mul_ln18_2_reg_1822   |  32|   0|   32|          0|
    |mul_ln18_3_reg_1723   |  32|   0|   32|          0|
    |mul_ln18_4_reg_1978   |  32|   0|   32|          0|
    |mul_ln18_5_reg_1875   |  32|   0|   32|          0|
    |mul_ln18_6_reg_1906   |  32|   0|   32|          0|
    |mul_ln18_7_reg_1911   |  32|   0|   32|          0|
    |mul_ln18_8_reg_1827   |  32|   0|   32|          0|
    |mul_ln18_9_reg_1933   |  32|   0|   32|          0|
    |mul_ln18_reg_1718     |  32|   0|   32|          0|
    |mul_ln20_10_reg_2093  |  32|   0|   32|          0|
    |mul_ln20_11_reg_2098  |  32|   0|   32|          0|
    |mul_ln20_12_reg_2103  |  32|   0|   32|          0|
    |mul_ln20_13_reg_2108  |  32|   0|   32|          0|
    |mul_ln20_14_reg_2113  |  32|   0|   32|          0|
    |mul_ln20_15_reg_2118  |  32|   0|   32|          0|
    |mul_ln20_16_reg_2123  |  32|   0|   32|          0|
    |mul_ln20_17_reg_2128  |  32|   0|   32|          0|
    |mul_ln20_18_reg_2133  |  32|   0|   32|          0|
    |mul_ln20_19_reg_2138  |  32|   0|   32|          0|
    |mul_ln20_1_reg_2048   |  32|   0|   32|          0|
    |mul_ln20_2_reg_2053   |  32|   0|   32|          0|
    |mul_ln20_3_reg_2058   |  32|   0|   32|          0|
    |mul_ln20_4_reg_2063   |  32|   0|   32|          0|
    |mul_ln20_5_reg_2068   |  32|   0|   32|          0|
    |mul_ln20_6_reg_2073   |  32|   0|   32|          0|
    |mul_ln20_7_reg_2078   |  32|   0|   32|          0|
    |mul_ln20_8_reg_2083   |  32|   0|   32|          0|
    |mul_ln20_9_reg_2088   |  32|   0|   32|          0|
    |mul_ln20_reg_2043     |  32|   0|   32|          0|
    |t_reg_1478            |  32|   0|   32|          0|
    |tmp_addr_reg_1458     |   5|   0|    5|          0|
    |y_load_10_reg_1688    |  32|   0|   32|          0|
    |y_load_11_reg_1693    |  32|   0|   32|          0|
    |y_load_12_reg_1740    |  32|   0|   32|          0|
    |y_load_13_reg_1745    |  32|   0|   32|          0|
    |y_load_14_reg_1792    |  32|   0|   32|          0|
    |y_load_15_reg_1797    |  32|   0|   32|          0|
    |y_load_16_reg_1849    |  32|   0|   32|          0|
    |y_load_17_reg_1854    |  32|   0|   32|          0|
    |y_load_18_reg_1896    |  32|   0|   32|          0|
    |y_load_19_reg_1901    |  32|   0|   32|          0|
    |y_load_1_reg_1488     |  32|   0|   32|          0|
    |y_load_2_reg_1520     |  32|   0|   32|          0|
    |y_load_3_reg_1525     |  32|   0|   32|          0|
    |y_load_4_reg_1562     |  32|   0|   32|          0|
    |y_load_5_reg_1567     |  32|   0|   32|          0|
    |y_load_6_reg_1604     |  32|   0|   32|          0|
    |y_load_7_reg_1609     |  32|   0|   32|          0|
    |y_load_8_reg_1646     |  32|   0|   32|          0|
    |y_load_9_reg_1651     |  32|   0|   32|          0|
    |y_load_reg_1483       |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |3108|   0| 3142|         34|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_14_1|  return value|
|y_address0    |  out|    5|   ap_memory|                              y|         array|
|y_ce0         |  out|    1|   ap_memory|                              y|         array|
|y_we0         |  out|    1|   ap_memory|                              y|         array|
|y_d0          |  out|   32|   ap_memory|                              y|         array|
|y_q0          |   in|   32|   ap_memory|                              y|         array|
|y_address1    |  out|    5|   ap_memory|                              y|         array|
|y_ce1         |  out|    1|   ap_memory|                              y|         array|
|y_we1         |  out|    1|   ap_memory|                              y|         array|
|y_d1          |  out|   32|   ap_memory|                              y|         array|
|y_q1          |   in|   32|   ap_memory|                              y|         array|
|A_address0    |  out|    9|   ap_memory|                              A|         array|
|A_ce0         |  out|    1|   ap_memory|                              A|         array|
|A_q0          |   in|   32|   ap_memory|                              A|         array|
|A_address1    |  out|    9|   ap_memory|                              A|         array|
|A_ce1         |  out|    1|   ap_memory|                              A|         array|
|A_q1          |   in|   32|   ap_memory|                              A|         array|
|tmp_address0  |  out|    5|   ap_memory|                            tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|                            tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|                            tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|                            tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|                            tmp|         array|
|x_load        |   in|   32|     ap_none|                         x_load|        scalar|
|x_load_1      |   in|   32|     ap_none|                       x_load_1|        scalar|
|x_load_2      |   in|   32|     ap_none|                       x_load_2|        scalar|
|x_load_3      |   in|   32|     ap_none|                       x_load_3|        scalar|
|x_load_4      |   in|   32|     ap_none|                       x_load_4|        scalar|
|x_load_5      |   in|   32|     ap_none|                       x_load_5|        scalar|
|x_load_6      |   in|   32|     ap_none|                       x_load_6|        scalar|
|x_load_7      |   in|   32|     ap_none|                       x_load_7|        scalar|
|x_load_8      |   in|   32|     ap_none|                       x_load_8|        scalar|
|x_load_9      |   in|   32|     ap_none|                       x_load_9|        scalar|
|x_load_10     |   in|   32|     ap_none|                      x_load_10|        scalar|
|x_load_11     |   in|   32|     ap_none|                      x_load_11|        scalar|
|x_load_12     |   in|   32|     ap_none|                      x_load_12|        scalar|
|x_load_13     |   in|   32|     ap_none|                      x_load_13|        scalar|
|x_load_14     |   in|   32|     ap_none|                      x_load_14|        scalar|
|x_load_15     |   in|   32|     ap_none|                      x_load_15|        scalar|
|x_load_16     |   in|   32|     ap_none|                      x_load_16|        scalar|
|x_load_17     |   in|   32|     ap_none|                      x_load_17|        scalar|
|x_load_18     |   in|   32|     ap_none|                      x_load_18|        scalar|
|x_load_19     |   in|   32|     ap_none|                      x_load_19|        scalar|
+--------------+-----+-----+------------+-------------------------------+--------------+

