S_STEP2MIN_ABALSTEP_B_NAME = S_STEP2MIN_STP2MINOS_ONE_SHOT;
S_STEP2MIN_BRKROPEN_NOT =! IFACE_CORE_Z_BREAKER;
S_STEP2MIN_BRNSTP2MN_A_NAME = S_STEP2MIN_STEPMUX_A_MUX_HSS;
A_MUX_HSS_FUNCTION(1 , 110 , ADJ_DWBMNG03J_A_NAME , ADJ_DWBMNG05J_A_NAME , ADJ_DWBMNG07J_A_NAME , ADJ_DWBMNG10J_A_NAME , ADJ_DWBMNG13J_A_NAME , S_STEP2MIN_STEPLTCH_SEL_1 , S_STEP2MIN_STEPLTCH_SEL_2 , S_STEP2MIN_STEPLTCH_SEL_3 , S_STEP2MIN_STEPLTCH_SEL_4 , S_STEP2MIN_STEPLTCH_SEL_5,&S_STEP2MIN_DWBMNGRST_A_MUX_HSS,&S_STEP2MIN_DWBMNGRST_INT_SEL);
A_COMPARE_FUNCTION(0 , D_TFAIRREG_DWB36PCT_A_NAME , S_STEP2MIN_LIQGASDWBS_A_SW,&S_STEP2MIN_DWBRESET_A_COMPARE,&S_STEP2MIN_DWBRESET_A_EQUAL);
S_STEP2MIN_LIQGASDWBS_A_SW = A_SW_FUNCTION( 0 , E_SEQUENCG_LIQDMD_B_NAME , S_STEP2MIN_DWBMNGRST_A_MUX_HSS );
S_STEP2MIN_N_STEPMIN_NOR =! IFACE_CORE_Z_STEPTO03 || IFACE_CORE_Z_STEPTO05 || IFACE_CORE_Z_STEPTO07 || IFACE_CORE_Z_STEPTO10 || IFACE_CORE_Z_STEPTO13;
I_COMPARE_FUNCTION(1 , R_ISSL_REGULATORI_I_NAME,&S_STEP2MIN_REG_1_EQ,&S_STEP2MIN_REG_1_GT,&S_STEP2MIN_REG_1_LT);
DELAY_FUNCTION(1 , 0 , ADJ_STP2MNDLYJ_A_NAME , S_STEP2MIN_STP2MNRSET_AND,&S_STEP2MIN_RSETDLY_DELAY,&S_STEP2MIN_RSETDLY_R_TIME);
S_STEP2MIN_STEP13ENA_AND = IFACE_CORE_Z_STEPTO13 && S_COLDAB9C_T2SW13_B_NAME;
S_STEP2MIN_STEP2MIN_B_NAME = S_STEP2MIN_STEPLTCH_LATCH1;
S_STEP2MIN_STEP2MNALM_B_NAME = S_STEP2MIN_STEPLTCH_LATCH1;
LATCH1_FUNCTION(0 , 1 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , IFACE_CORE_Z_STEPTO03 , IFACE_CORE_Z_STEPTO05 , IFACE_CORE_Z_STEPTO07 , IFACE_CORE_Z_STEPTO10 , S_STEP2MIN_STEP13ENA_AND , S_STEP2MIN_STEPRESET_OR,&S_STEP2MIN_STEPLTCH_ALM_NO_1,&S_STEP2MIN_STEPLTCH_ALM_NO_2,&S_STEP2MIN_STEPLTCH_ALM_NO_3,&S_STEP2MIN_STEPLTCH_ALM_NO_4,&S_STEP2MIN_STEPLTCH_ALM_NO_5,&S_STEP2MIN_STEPLTCH_FIRST_ALM,&S_STEP2MIN_STEPLTCH_HORN,&S_STEP2MIN_STEPLTCH_LATCH1,&S_STEP2MIN_STEPLTCH_SEL_1,&S_STEP2MIN_STEPLTCH_SEL_2,&S_STEP2MIN_STEPLTCH_SEL_3,&S_STEP2MIN_STEPLTCH_SEL_4,&S_STEP2MIN_STEPLTCH_SEL_5);
A_MUX_HSS_FUNCTION(1 , 10 , 13 , 15 , 3 , 5 , 7 , S_STEP2MIN_STEPLTCH_SEL_1 , S_STEP2MIN_STEPLTCH_SEL_2 , S_STEP2MIN_STEPLTCH_SEL_3 , S_STEP2MIN_STEPLTCH_SEL_4 , S_STEP2MIN_STEPLTCH_SEL_5,&S_STEP2MIN_STEPMUX_A_MUX_HSS,&S_STEP2MIN_STEPMUX_INT_SEL);
S_STEP2MIN_STEPRESET_OR = RESET_IDLE_RESET_B_NAME || RESET_SD_RESET_B_NAME || S_STEP2MIN_BRKROPEN_NOT || S_STEP2MIN_STEPRSET_ZMINUS1_B;
S_STEP2MIN_STEPRSET_ZMINUS1_B = S_STEP2MIN_RSETDLY_DELAY;
  bool S_STEP2MIN_STP2MINOS_LAST_TRIGGER;
ONE_SHOT_FUNCTION(0 , 1 , ADJ_ABLSTPDLYJ_A_NAME , S_STEP2MIN_STEPLTCH_LATCH1,&S_STEP2MIN_STP2MINOS_ONE_SHOT,&S_STEP2MIN_STP2MINOS_R_TIME,&S_STEP2MIN_STP2MINOS_LAST_TRIGGER);
S_STEP2MIN_STP2MNRSET_AND = S_STEP2MIN_DWBRESET_A_COMPARE && S_STEP2MIN_N_STEPMIN_NOR && S_STEP2MIN_REG_1_EQ && S_STEP2MIN_STPMNCMP_A_COMPARE;
A_COMPARE_FUNCTION(0 , S_BRNDMDG_BRNDMDR_A_NAME , S_STEP2MIN_STEPMUX_A_MUX_HSS,&S_STEP2MIN_STPMNCMP_A_COMPARE,&S_STEP2MIN_STPMNCMP_A_EQUAL);
