# ğŸ§  VLSI Design & Verification Repository

![Verilog](https://img.shields.io/badge/HDL-Verilog-blue)
![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-orange)
![UVM](https://img.shields.io/badge/Verification-UVM-green)
![FPGA](https://img.shields.io/badge/Hardware-FPGA-yellow)
![Vivado](https://img.shields.io/badge/Tool-Xilinx%20Vivado-red)
![GTKWave](https://img.shields.io/badge/Tool-GTKWave-purple)
![Icarus](https://img.shields.io/badge/Simulator-Icarus%20Verilog-brightgreen)

---

## ğŸš€ Overview

Welcome to my **VLSI Design & Verification** collection â€”  
a showcase of my complete journey through **Verilog**, **SystemVerilog**, and **UVM**, including **RTL design**, **verification**, and **FPGA implementation**.

This repository includes everything from **basic circuits** to **industry-grade UVM testbenches**, organized for learning, simulation, and practical hardware design.

---

## ğŸ“ Repository Structure


---

## âš™ï¸ Combinational Logic Circuits

> Designs that generate outputs purely from current inputs.

### ğŸ§® Included Designs
- Half Adder / Full Adder  
- Subtractor (Half, Full)  
- Multiplexer / Demultiplexer (2:1, 4:1, 8:1)  
- Encoder / Decoder (3:8, 4:2 priority encoder)  
- Comparator (2-bit, 4-bit)  
- Basic Logic Gates  

ğŸ§  **Key Concepts:** Boolean equations, gate-level modeling, and combinational optimization.  
ğŸ“ˆ **Use Case:** Arithmetic Units and Data Routing Circuits.

---

## ğŸ”„ Sequential Logic Circuits

> Designs that depend on both **current input** and **previous state** (clock-driven).

### â± Designs Implemented
- **Flip-Flops** â€” SR, D, JK, T, Master-Slave SR  
- **Counters** â€” Up, Down, Mod-N, Ring, Johnson  
- **Shift Registers** â€” SISO, SIPO, PISO, PIPO  
- **Finite State Machines (FSM)** â€” Moore & Mealy Models  
- **Sequence Detectors** â€” Detect 101, 1101, 1001 patterns  

ğŸ§  **Key Concepts:** Clocking, edge-triggered design, timing control.  
ğŸ“ˆ **Use Case:** Control systems, timing units, digital controllers.

---

## ğŸš€ Verilog Mini Projects

> Real-world digital systems combining combinational and sequential logic.

### ğŸ§© Projects List
- ğŸ›° **UART Transmitter & Receiver**  
- ğŸ§  **Sobel Edge Detection (with Python visualization)**  
- ğŸ—³ **Voting Machine using FSM**  
- ğŸ”— **IÂ²C Masterâ€“Slave Communication**  
- ğŸ’¾ **8-bit SRAM Memory Controller**  
- ğŸ§® **ALU Design with Multiple Operations**  
- âš¡ **Traffic Light Controller**  
- ğŸ’§ **Fertilizer Automation using Relay Control**  
- ğŸ§â€â™‚ï¸ **Drowsiness Detection System (FPGA + Camera Integration)**  

ğŸ§  **Highlights:**  
- Integrated image processing with Verilog  
- 46+ Filter operations implemented  
- Real-time FPGA synthesis using **Vivado**

---

## ğŸ§© SystemVerilog Designs

> High-level design and verification modeling using SystemVerilog.

### ğŸ§± Topics Covered
- Data Types, Operators, and Procedural Blocks  
- Interfaces and Modports  
- Structures, Enums, and Dynamic Arrays  
- Covergroups, Assertions, and Constraints  
- Object-Oriented Programming Concepts  
- Constrained Random Verification (CRV)  
- Functional Coverage & Assertions (SVA)

### âš¡ Designs & Testbenches
- **D Flip-Flop using `always_ff`**  
- **4-bit Counter with Interface**  
- **FIFO Design & Verification**  
- **ALU Verification**  
- **FSM Verification using Assertions**  
- **Scoreboard & Coverage Implementation**

ğŸ§  **Key Concepts:** Abstraction, modularity, and testbench automation.  
ğŸ“ˆ **Use Case:** Verification of complex RTL blocks.

---

## ğŸ§ª UVM (Universal Verification Methodology)

> Industry-standard verification framework built on SystemVerilog OOP concepts.

### ğŸ§± Components Implemented
| Component | Description |
|------------|-------------|
| **Sequence Item** | Transaction data model |
| **Sequencer** | Controls transaction flow |
| **Driver** | Drives DUT interface |
| **Monitor** | Observes DUT signals |
| **Agent** | Combines driver & monitor |
| **Environment** | Integrates all components |
| **Test** | Configures and runs the environment |

### ğŸ§© Example UVM Projects
- âœ… **Half Adder / D Flip-Flop Verification**  
- âœ… **UART Protocol Verification**  
- âœ… **IÂ²C Master-Slave Verification**  
- âœ… **FSM Verification Example**  
- âœ… **FIFO Verification with Scoreboard**

ğŸ§  **Concepts Applied:**  
Factory registration, configuration database, sequences, transactions, coverage, and reporting mechanisms.

---

## ğŸ›  Tools & Technologies

| Tool | Purpose |
|------|----------|
| **Icarus Verilog** | Simulation of Verilog/SystemVerilog |
| **GTKWave** | Waveform analysis |
| **Vivado** | FPGA Synthesis and Implementation |
| **Python** | Image data visualization (Sobel Filter outputs) |
| **QuestaSim / Synopsys VCS** | UVM testbench simulation |

---

## ğŸ¨ Design Showcase

### ğŸ§  Image Processing (Sobel Edge Detection)
- Implemented **3Ã—3 Sobel Operator** with line buffers  
- 46 filter operations including brightness, inversion, thresholding  
- Simulated with Icarus and visualized using Python  

### âš¡ FPGA Real-Time Implementation
- **Artix-7** FPGA integration  
- **OV5640 Camera â†’ SDRAM â†’ VGA Output Pipeline**  
- Fully synthesized using **Vivado**  

### ğŸ’§ Fertilizer Automation
- Controlled **3 solenoid valves** and **1 water pump** using **4-channel relay**  
- Real-time hardware prototype developed on **12V power system**

---

## ğŸ“š Learning Milestones

- âœ… Mastered **Verilog RTL Design** and **FPGA Implementation**  
- âœ… Completed **SystemVerilog Functional Verification**  
- âœ… Built **UVM Testbench Environments**  
- âœ… Developed **real-time FPGA-based Image Processing System**  
- âœ… Created 100+ simulation test cases and 46 filter operations  

---

## ğŸ‘¨â€ğŸ’» Author

**DHANASANKAR K**  
ğŸ“ Electronics & Communication Engineering  
ğŸ’¼ FPGA | Digital Design | SystemVerilog | UVM | Image Processing  

ğŸ”— **GitHub:** [Dhanasankar2003](https://github.com/DHANASANKAR2003)  
ğŸ”— **LinkedIn:** [linkedin.com/in/dhanasankar-k-23b196291](https://www.linkedin.com/in/dhanasankar-k-23b196291)

---

## ğŸŒŸ Acknowledgment

This repository compiles all of my **VLSI design and verification work**, from academic projects to professional internship experiences at  
**Silicic Innova Technology** and **Silicon Craft VLSI Training & Research Institute**.

> â€œDesign with precision, verify with perfection.â€
