// Seed: 56157635
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  inout wire id_3;
  output wire id_2;
  output tri1 id_1;
  assign id_1 = -1 - 1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd29
) (
    input wire _id_0,
    input wire id_1,
    input supply1 id_2
    , id_7,
    input tri1 id_3,
    input tri1 id_4,
    output tri id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire [-1 : id_0] id_8;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  ;
  assign module_0.id_1 = 0;
endmodule
