// Seed: 1367368274
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    output wand id_13,
    output tri0 id_14
    , id_25,
    input tri1 id_15,
    input wire id_16,
    output wand id_17,
    input tri id_18,
    input tri id_19,
    input wire id_20,
    output uwire id_21,
    input wor id_22,
    output wor id_23
);
  assign id_25[1'h0] = 1'b0;
  wire id_26;
  id_27(
      .id_0(1),
      .id_1(1'b0 < id_20 | id_15),
      .id_2(1),
      .id_3(1 & 1 == id_6 & id_10 & 1'b0 & id_0 & ""),
      .id_4(id_13)
  );
  initial id_21 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    output supply1 id_8
    , id_11,
    output tri1 id_9
);
  uwire id_12 = id_1, id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_1,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_6,
      id_5,
      id_1,
      id_0,
      id_6,
      id_8,
      id_8,
      id_13,
      id_7,
      id_8,
      id_7,
      id_2,
      id_6,
      id_12,
      id_0,
      id_9
  );
  assign modCall_1.type_5 = 0;
endmodule
