// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "12/03/2019 07:33:22"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sonic (
	clock_sonic,
	out_out_pc,
	out_rom_value,
	out_op_code_sonic,
	out_reg1,
	out_reg2,
	out_ula_sonic,
	out_out_somador_pc);
input 	clock_sonic;
output 	[7:0] out_out_pc;
output 	[7:0] out_rom_value;
output 	[3:0] out_op_code_sonic;
output 	[1:0] out_reg1;
output 	[1:0] out_reg2;
output 	[7:0] out_ula_sonic;
output 	[7:0] out_out_somador_pc;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock_sonic~input_o ;
wire \memoria_rom_port_map|Mux1~0_combout ;
wire \memoria_rom_port_map|Mux0~0_combout ;
wire \memoria_rom_port_map|Mux0~1_combout ;
wire \pc_port_map|pc_out[0]~0_combout ;
wire \memoria_rom_port_map|Mux6~0_combout ;
wire \memoria_rom_port_map|Mux5~0_combout ;
wire \memoria_rom_port_map|Mux4~0_combout ;
wire \unidade_controle_map|Mux2~0_combout ;
wire \unidade_controle_map|Mux6~0_combout ;
wire \unidade_controle_map|Mux7~0_combout ;
wire \unidade_controle_map|Mux8~0_combout ;
wire \banco_registradores_map|registrador~51_combout ;
wire \banco_registradores_map|registrador~11_q ;
wire \multiplexador_2x1_map|out_port[0]~0_combout ;
wire \ula_map|Mux7~0_combout ;
wire \banco_registradores_map|registrador~12_q ;
wire \multiplexador_2x1_map|out_port[1]~1_combout ;
wire \~GND~combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[2]~2_combout ;
wire \banco_registradores_map|registrador~13_q ;
wire \banco_registradores_map|registrador~52_combout ;
wire \banco_registradores_map|registrador~21_q ;
wire \multiplexador_2x1_map|out_port[2]~2_combout ;
wire \banco_registradores_map|registrador~53_combout ;
wire \banco_registradores_map|registrador~44_combout ;
wire \ula_map|port_map_multi|Add0~2_cout ;
wire \ula_map|port_map_multi|Add0~6 ;
wire \ula_map|port_map_multi|Add0~9_sumout ;
wire \banco_registradores_map|registrador~43_combout ;
wire \ula_map|port_map_multi|Add1~2 ;
wire \ula_map|port_map_multi|Add1~5_sumout ;
wire \ula_map|port_map_multi|Add2~30_cout ;
wire \ula_map|port_map_multi|Add2~2 ;
wire \ula_map|port_map_multi|Add2~5_sumout ;
wire \ula_map|port_map_multi|produto~25_combout ;
wire \ula_map|port_map_multi|Add3~1_sumout ;
wire \ula_map|port_map_multi|Add4~26_cout ;
wire \ula_map|port_map_multi|Add4~1_sumout ;
wire \ula_map|port_map_multi|out_port[2]~0_combout ;
wire \ula_map|port_map_multi|out_port[2]~1_combout ;
wire \banco_registradores_map|registrador~45_combout ;
wire \ula_map|port_map_sub|A1|A1|cout~0_combout ;
wire \ula_map|port_map_adder|A1|cout~combout ;
wire \ula_map|Mux9~0_combout ;
wire \ula_map|Mux9~1_combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[1]~1_combout ;
wire \banco_registradores_map|registrador~20_q ;
wire \ula_map|port_map_multi|Add0~5_sumout ;
wire \ula_map|port_map_multi|Add1~1_sumout ;
wire \ula_map|port_map_multi|Add2~1_sumout ;
wire \ula_map|Mux10~0_combout ;
wire \ula_map|Mux10~1_combout ;
wire \ula_map|Mux10~2_combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[0]~0_combout ;
wire \banco_registradores_map|registrador~19_q ;
wire \ula_map|Mux11~0_combout ;
wire \ula_map|port_map_multi|process_0~1_combout ;
wire \ula_map|port_map_multi|process_0~2_combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[3]~3_combout ;
wire \banco_registradores_map|registrador~22_q ;
wire \banco_registradores_map|registrador~14_q ;
wire \ula_map|port_map_multi|Add0~10 ;
wire \ula_map|port_map_multi|Add0~13_sumout ;
wire \ula_map|port_map_multi|Add1~6 ;
wire \ula_map|port_map_multi|Add1~9_sumout ;
wire \ula_map|port_map_multi|Add2~6 ;
wire \ula_map|port_map_multi|Add2~9_sumout ;
wire \ula_map|port_map_multi|produto~0_combout ;
wire \ula_map|port_map_multi|Add4~2 ;
wire \ula_map|port_map_multi|Add4~5_sumout ;
wire \ula_map|port_map_multi|produto~1_combout ;
wire \ula_map|port_map_multi|Add3~2 ;
wire \ula_map|port_map_multi|Add3~5_sumout ;
wire \ula_map|port_map_multi|Add6~22_cout ;
wire \ula_map|port_map_multi|Add6~1_sumout ;
wire \multiplexador_2x1_map|out_port[3]~3_combout ;
wire \ula_map|port_map_multi|Add5~1_sumout ;
wire \ula_map|port_map_multi|out_port[3]~6_combout ;
wire \banco_registradores_map|registrador~46_combout ;
wire \ula_map|Mux8~0_combout ;
wire \ula_map|Mux8~1_combout ;
wire \ula_map|Mux8~2_combout ;
wire \ula_map|port_map_multi|process_0~0_combout ;
wire \ula_map|port_map_multi|process_0~3_combout ;
wire \banco_registradores_map|registrador~23_q ;
wire \ula_map|port_map_multi|Add0~14 ;
wire \ula_map|port_map_multi|Add0~17_sumout ;
wire \ula_map|port_map_multi|Add1~10 ;
wire \ula_map|port_map_multi|Add1~13_sumout ;
wire \ula_map|port_map_multi|Add2~10 ;
wire \ula_map|port_map_multi|Add2~13_sumout ;
wire \ula_map|port_map_multi|produto~2_combout ;
wire \ula_map|port_map_multi|Add3~6 ;
wire \ula_map|port_map_multi|Add3~9_sumout ;
wire \ula_map|port_map_multi|Add4~6 ;
wire \ula_map|port_map_multi|Add4~9_sumout ;
wire \ula_map|port_map_multi|produto~3_combout ;
wire \ula_map|port_map_multi|Add6~2 ;
wire \ula_map|port_map_multi|Add6~5_sumout ;
wire \ula_map|port_map_multi|produto~4_combout ;
wire \ula_map|port_map_multi|Add5~2 ;
wire \ula_map|port_map_multi|Add5~5_sumout ;
wire \ula_map|port_map_multi|Add8~18_cout ;
wire \ula_map|port_map_multi|Add8~1_sumout ;
wire \ula_map|port_map_multi|out_port[4]~3_combout ;
wire \banco_registradores_map|registrador~47_combout ;
wire \ula_map|port_map_sub|A1|A3|cout~0_combout ;
wire \ula_map|port_map_adder|A3|cout~combout ;
wire \ula_map|Mux7~2_combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[4]~4_combout ;
wire \banco_registradores_map|registrador~15_q ;
wire \multiplexador_2x1_map|out_port[4]~4_combout ;
wire \ula_map|port_map_multi|Add7~1_sumout ;
wire \ula_map|port_map_multi|out_port[4]~2_combout ;
wire \ula_map|Mux7~1_combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[5]~5_combout ;
wire \banco_registradores_map|registrador~24_q ;
wire \banco_registradores_map|registrador~16_q ;
wire \multiplexador_2x1_map|out_port[5]~5_combout ;
wire \ula_map|port_map_multi|Add0~18 ;
wire \ula_map|port_map_multi|Add0~21_sumout ;
wire \ula_map|port_map_multi|Add1~14 ;
wire \ula_map|port_map_multi|Add1~17_sumout ;
wire \ula_map|port_map_multi|Add2~14 ;
wire \ula_map|port_map_multi|Add2~17_sumout ;
wire \ula_map|port_map_multi|produto~28_combout ;
wire \ula_map|port_map_multi|Add3~10 ;
wire \ula_map|port_map_multi|Add3~13_sumout ;
wire \ula_map|port_map_multi|Add4~10 ;
wire \ula_map|port_map_multi|Add4~13_sumout ;
wire \ula_map|port_map_multi|produto~5_combout ;
wire \ula_map|port_map_multi|produto~27_combout ;
wire \ula_map|port_map_multi|Add5~6 ;
wire \ula_map|port_map_multi|Add5~9_sumout ;
wire \ula_map|port_map_multi|Add6~6 ;
wire \ula_map|port_map_multi|Add6~9_sumout ;
wire \ula_map|port_map_multi|produto~6_combout ;
wire \ula_map|port_map_multi|produto~26_combout ;
wire \ula_map|port_map_multi|Add7~2 ;
wire \ula_map|port_map_multi|Add7~5_sumout ;
wire \ula_map|port_map_multi|Add8~2 ;
wire \ula_map|port_map_multi|Add8~5_sumout ;
wire \ula_map|port_map_multi|produto~7_combout ;
wire \ula_map|port_map_multi|produto~8_combout ;
wire \banco_registradores_map|registrador~48_combout ;
wire \ula_map|Mux6~0_combout ;
wire \ula_map|Mux6~1_combout ;
wire \ula_map|Mux6~2_combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[6]~6_combout ;
wire \banco_registradores_map|registrador~25_q ;
wire \banco_registradores_map|registrador~17_q ;
wire \ula_map|port_map_multi|Add0~22 ;
wire \ula_map|port_map_multi|Add0~25_sumout ;
wire \ula_map|port_map_multi|Add1~18 ;
wire \ula_map|port_map_multi|Add1~21_sumout ;
wire \ula_map|port_map_multi|Add2~18 ;
wire \ula_map|port_map_multi|Add2~21_sumout ;
wire \ula_map|port_map_multi|produto~31_combout ;
wire \ula_map|port_map_multi|Add3~14 ;
wire \ula_map|port_map_multi|Add3~17_sumout ;
wire \ula_map|port_map_multi|Add4~14 ;
wire \ula_map|port_map_multi|Add4~17_sumout ;
wire \ula_map|port_map_multi|produto~9_combout ;
wire \ula_map|port_map_multi|produto~30_combout ;
wire \ula_map|port_map_multi|Add5~10 ;
wire \ula_map|port_map_multi|Add5~13_sumout ;
wire \ula_map|port_map_multi|Add6~10 ;
wire \ula_map|port_map_multi|Add6~13_sumout ;
wire \ula_map|port_map_multi|produto~10_combout ;
wire \ula_map|port_map_multi|produto~29_combout ;
wire \ula_map|port_map_multi|Add7~6 ;
wire \ula_map|port_map_multi|Add7~9_sumout ;
wire \ula_map|port_map_multi|Add8~6 ;
wire \ula_map|port_map_multi|Add8~9_sumout ;
wire \ula_map|port_map_multi|produto~11_combout ;
wire \ula_map|port_map_multi|produto~12_combout ;
wire \ula_map|port_map_multi|produto~13_combout ;
wire \banco_registradores_map|registrador~49_combout ;
wire \ula_map|port_map_multi|out_port[6]~4_combout ;
wire \multiplexador_2x1_map|out_port[6]~6_combout ;
wire \banco_registradores_map|registrador~50_combout ;
wire \ula_map|port_map_sub|A1|A5|cout~0_combout ;
wire \ula_map|port_map_adder|A5|cout~combout ;
wire \ula_map|Mux5~0_combout ;
wire \ula_map|Mux5~1_combout ;
wire \ula_map|port_map_multi|produto~14_combout ;
wire \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \multiplexador_2x1_ram_map|out_port[7]~7_combout ;
wire \banco_registradores_map|registrador~26_q ;
wire \banco_registradores_map|registrador~18_q ;
wire \ula_map|port_map_multi|Add0~26 ;
wire \ula_map|port_map_multi|Add0~29_sumout ;
wire \ula_map|port_map_multi|Add1~22 ;
wire \ula_map|port_map_multi|Add1~25_sumout ;
wire \ula_map|port_map_multi|Add2~22 ;
wire \ula_map|port_map_multi|Add2~25_sumout ;
wire \ula_map|port_map_multi|produto~34_combout ;
wire \ula_map|port_map_multi|Add3~18 ;
wire \ula_map|port_map_multi|Add3~21_sumout ;
wire \ula_map|port_map_multi|Add4~18 ;
wire \ula_map|port_map_multi|Add4~21_sumout ;
wire \ula_map|port_map_multi|produto~15_combout ;
wire \ula_map|port_map_multi|produto~33_combout ;
wire \ula_map|port_map_multi|Add5~14 ;
wire \ula_map|port_map_multi|Add5~17_sumout ;
wire \ula_map|port_map_multi|Add6~14 ;
wire \ula_map|port_map_multi|Add6~17_sumout ;
wire \ula_map|port_map_multi|produto~16_combout ;
wire \ula_map|port_map_multi|produto~32_combout ;
wire \ula_map|port_map_multi|Add7~10 ;
wire \ula_map|port_map_multi|Add7~13_sumout ;
wire \ula_map|port_map_multi|Add8~10 ;
wire \ula_map|port_map_multi|Add8~13_sumout ;
wire \ula_map|port_map_multi|produto~17_combout ;
wire \ula_map|port_map_multi|Add10~0_combout ;
wire \ula_map|port_map_multi|produto~18_combout ;
wire \ula_map|port_map_multi|process_0~4_combout ;
wire \ula_map|port_map_multi|Add9~0_combout ;
wire \ula_map|port_map_multi|produto~19_combout ;
wire \ula_map|port_map_multi|produto~20_combout ;
wire \ula_map|port_map_multi|produto~21_combout ;
wire \ula_map|port_map_multi|produto~22_combout ;
wire \ula_map|port_map_multi|Add12~0_combout ;
wire \ula_map|port_map_multi|produto~23_combout ;
wire \ula_map|port_map_multi|produto~24_combout ;
wire \multiplexador_2x1_map|out_port[7]~7_combout ;
wire \ula_map|port_map_multi|out_port[7]~5_combout ;
wire \ula_map|port_map_sub|A1|A7|ha2|sum~0_combout ;
wire \ula_map|Mux4~0_combout ;
wire \ula_map|Mux4~2_combout ;
wire \ula_map|Mux4~1_combout ;
wire \somador_pc_map|Add0~0_combout ;
wire \somador_pc_map|Add0~1_combout ;
wire \somador_pc_map|Add0~2_combout ;
wire \somador_pc_map|Add0~3_combout ;
wire [7:0] \pc_port_map|pc_out ;

wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \out_out_pc[0]~output (
	.i(\pc_port_map|pc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[0]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[0]~output .bus_hold = "false";
defparam \out_out_pc[0]~output .open_drain_output = "false";
defparam \out_out_pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_pc[1]~output (
	.i(\pc_port_map|pc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[1]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[1]~output .bus_hold = "false";
defparam \out_out_pc[1]~output .open_drain_output = "false";
defparam \out_out_pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_pc[2]~output (
	.i(\pc_port_map|pc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[2]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[2]~output .bus_hold = "false";
defparam \out_out_pc[2]~output .open_drain_output = "false";
defparam \out_out_pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_pc[3]~output (
	.i(\pc_port_map|pc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[3]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[3]~output .bus_hold = "false";
defparam \out_out_pc[3]~output .open_drain_output = "false";
defparam \out_out_pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_pc[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[4]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[4]~output .bus_hold = "false";
defparam \out_out_pc[4]~output .open_drain_output = "false";
defparam \out_out_pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_pc[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[5]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[5]~output .bus_hold = "false";
defparam \out_out_pc[5]~output .open_drain_output = "false";
defparam \out_out_pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_pc[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[6]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[6]~output .bus_hold = "false";
defparam \out_out_pc[6]~output .open_drain_output = "false";
defparam \out_out_pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_pc[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_pc[7]),
	.obar());
// synopsys translate_off
defparam \out_out_pc[7]~output .bus_hold = "false";
defparam \out_out_pc[7]~output .open_drain_output = "false";
defparam \out_out_pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[0]~output (
	.i(\memoria_rom_port_map|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[0]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[0]~output .bus_hold = "false";
defparam \out_rom_value[0]~output .open_drain_output = "false";
defparam \out_rom_value[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[1]~output (
	.i(\memoria_rom_port_map|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[1]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[1]~output .bus_hold = "false";
defparam \out_rom_value[1]~output .open_drain_output = "false";
defparam \out_rom_value[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[2]~output (
	.i(\memoria_rom_port_map|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[2]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[2]~output .bus_hold = "false";
defparam \out_rom_value[2]~output .open_drain_output = "false";
defparam \out_rom_value[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[3]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[3]~output .bus_hold = "false";
defparam \out_rom_value[3]~output .open_drain_output = "false";
defparam \out_rom_value[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[4]~output (
	.i(!\pc_port_map|pc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[4]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[4]~output .bus_hold = "false";
defparam \out_rom_value[4]~output .open_drain_output = "false";
defparam \out_rom_value[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[5]~output (
	.i(\memoria_rom_port_map|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[5]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[5]~output .bus_hold = "false";
defparam \out_rom_value[5]~output .open_drain_output = "false";
defparam \out_rom_value[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[6]~output (
	.i(\memoria_rom_port_map|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[6]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[6]~output .bus_hold = "false";
defparam \out_rom_value[6]~output .open_drain_output = "false";
defparam \out_rom_value[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_rom_value[7]~output (
	.i(\memoria_rom_port_map|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_rom_value[7]),
	.obar());
// synopsys translate_off
defparam \out_rom_value[7]~output .bus_hold = "false";
defparam \out_rom_value[7]~output .open_drain_output = "false";
defparam \out_rom_value[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_op_code_sonic[0]~output (
	.i(!\pc_port_map|pc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_op_code_sonic[0]),
	.obar());
// synopsys translate_off
defparam \out_op_code_sonic[0]~output .bus_hold = "false";
defparam \out_op_code_sonic[0]~output .open_drain_output = "false";
defparam \out_op_code_sonic[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_op_code_sonic[1]~output (
	.i(\memoria_rom_port_map|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_op_code_sonic[1]),
	.obar());
// synopsys translate_off
defparam \out_op_code_sonic[1]~output .bus_hold = "false";
defparam \out_op_code_sonic[1]~output .open_drain_output = "false";
defparam \out_op_code_sonic[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_op_code_sonic[2]~output (
	.i(\memoria_rom_port_map|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_op_code_sonic[2]),
	.obar());
// synopsys translate_off
defparam \out_op_code_sonic[2]~output .bus_hold = "false";
defparam \out_op_code_sonic[2]~output .open_drain_output = "false";
defparam \out_op_code_sonic[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_op_code_sonic[3]~output (
	.i(\memoria_rom_port_map|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_op_code_sonic[3]),
	.obar());
// synopsys translate_off
defparam \out_op_code_sonic[3]~output .bus_hold = "false";
defparam \out_op_code_sonic[3]~output .open_drain_output = "false";
defparam \out_op_code_sonic[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_reg1[0]~output (
	.i(\memoria_rom_port_map|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_reg1[0]),
	.obar());
// synopsys translate_off
defparam \out_reg1[0]~output .bus_hold = "false";
defparam \out_reg1[0]~output .open_drain_output = "false";
defparam \out_reg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_reg1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_reg1[1]),
	.obar());
// synopsys translate_off
defparam \out_reg1[1]~output .bus_hold = "false";
defparam \out_reg1[1]~output .open_drain_output = "false";
defparam \out_reg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_reg2[0]~output (
	.i(\memoria_rom_port_map|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_reg2[0]),
	.obar());
// synopsys translate_off
defparam \out_reg2[0]~output .bus_hold = "false";
defparam \out_reg2[0]~output .open_drain_output = "false";
defparam \out_reg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_reg2[1]~output (
	.i(\memoria_rom_port_map|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_reg2[1]),
	.obar());
// synopsys translate_off
defparam \out_reg2[1]~output .bus_hold = "false";
defparam \out_reg2[1]~output .open_drain_output = "false";
defparam \out_reg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[0]~output (
	.i(\ula_map|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[0]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[0]~output .bus_hold = "false";
defparam \out_ula_sonic[0]~output .open_drain_output = "false";
defparam \out_ula_sonic[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[1]~output (
	.i(\ula_map|Mux10~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[1]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[1]~output .bus_hold = "false";
defparam \out_ula_sonic[1]~output .open_drain_output = "false";
defparam \out_ula_sonic[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[2]~output (
	.i(\ula_map|Mux9~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[2]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[2]~output .bus_hold = "false";
defparam \out_ula_sonic[2]~output .open_drain_output = "false";
defparam \out_ula_sonic[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[3]~output (
	.i(\ula_map|Mux8~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[3]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[3]~output .bus_hold = "false";
defparam \out_ula_sonic[3]~output .open_drain_output = "false";
defparam \out_ula_sonic[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[4]~output (
	.i(\ula_map|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[4]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[4]~output .bus_hold = "false";
defparam \out_ula_sonic[4]~output .open_drain_output = "false";
defparam \out_ula_sonic[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[5]~output (
	.i(\ula_map|Mux6~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[5]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[5]~output .bus_hold = "false";
defparam \out_ula_sonic[5]~output .open_drain_output = "false";
defparam \out_ula_sonic[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[6]~output (
	.i(\ula_map|Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[6]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[6]~output .bus_hold = "false";
defparam \out_ula_sonic[6]~output .open_drain_output = "false";
defparam \out_ula_sonic[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_ula_sonic[7]~output (
	.i(\ula_map|Mux4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_ula_sonic[7]),
	.obar());
// synopsys translate_off
defparam \out_ula_sonic[7]~output .bus_hold = "false";
defparam \out_ula_sonic[7]~output .open_drain_output = "false";
defparam \out_ula_sonic[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[0]~output (
	.i(!\pc_port_map|pc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[0]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[0]~output .bus_hold = "false";
defparam \out_out_somador_pc[0]~output .open_drain_output = "false";
defparam \out_out_somador_pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[1]~output (
	.i(\somador_pc_map|Add0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[1]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[1]~output .bus_hold = "false";
defparam \out_out_somador_pc[1]~output .open_drain_output = "false";
defparam \out_out_somador_pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[2]~output (
	.i(\somador_pc_map|Add0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[2]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[2]~output .bus_hold = "false";
defparam \out_out_somador_pc[2]~output .open_drain_output = "false";
defparam \out_out_somador_pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[3]~output (
	.i(\somador_pc_map|Add0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[3]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[3]~output .bus_hold = "false";
defparam \out_out_somador_pc[3]~output .open_drain_output = "false";
defparam \out_out_somador_pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[4]~output (
	.i(\somador_pc_map|Add0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[4]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[4]~output .bus_hold = "false";
defparam \out_out_somador_pc[4]~output .open_drain_output = "false";
defparam \out_out_somador_pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[5]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[5]~output .bus_hold = "false";
defparam \out_out_somador_pc[5]~output .open_drain_output = "false";
defparam \out_out_somador_pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[6]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[6]~output .bus_hold = "false";
defparam \out_out_somador_pc[6]~output .open_drain_output = "false";
defparam \out_out_somador_pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_out_somador_pc[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_out_somador_pc[7]),
	.obar());
// synopsys translate_off
defparam \out_out_somador_pc[7]~output .bus_hold = "false";
defparam \out_out_somador_pc[7]~output .open_drain_output = "false";
defparam \out_out_somador_pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clock_sonic~input (
	.i(clock_sonic),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock_sonic~input_o ));
// synopsys translate_off
defparam \clock_sonic~input .bus_hold = "false";
defparam \clock_sonic~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \memoria_rom_port_map|Mux1~0 (
// Equation(s):
// \memoria_rom_port_map|Mux1~0_combout  = (\pc_port_map|pc_out [2] & (!\pc_port_map|pc_out [3] & ((\pc_port_map|pc_out [1]) # (\pc_port_map|pc_out [0]))))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoria_rom_port_map|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoria_rom_port_map|Mux1~0 .extended_lut = "off";
defparam \memoria_rom_port_map|Mux1~0 .lut_mask = 64'h0700070007000700;
defparam \memoria_rom_port_map|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pc_port_map|pc_out[2] (
	.clk(\clock_sonic~input_o ),
	.d(\memoria_rom_port_map|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_port_map|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_port_map|pc_out[2] .is_wysiwyg = "true";
defparam \pc_port_map|pc_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \memoria_rom_port_map|Mux0~0 (
// Equation(s):
// \memoria_rom_port_map|Mux0~0_combout  = (\pc_port_map|pc_out [2] & !\pc_port_map|pc_out [3])

	.dataa(!\pc_port_map|pc_out [2]),
	.datab(!\pc_port_map|pc_out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoria_rom_port_map|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoria_rom_port_map|Mux0~0 .extended_lut = "off";
defparam \memoria_rom_port_map|Mux0~0 .lut_mask = 64'h4444444444444444;
defparam \memoria_rom_port_map|Mux0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pc_port_map|pc_out[1] (
	.clk(\clock_sonic~input_o ),
	.d(\memoria_rom_port_map|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_port_map|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_port_map|pc_out[1] .is_wysiwyg = "true";
defparam \pc_port_map|pc_out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \memoria_rom_port_map|Mux0~1 (
// Equation(s):
// \memoria_rom_port_map|Mux0~1_combout  = (\pc_port_map|pc_out [0] & (\pc_port_map|pc_out [1] & \memoria_rom_port_map|Mux0~0_combout ))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\memoria_rom_port_map|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoria_rom_port_map|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoria_rom_port_map|Mux0~1 .extended_lut = "off";
defparam \memoria_rom_port_map|Mux0~1 .lut_mask = 64'h0101010101010101;
defparam \memoria_rom_port_map|Mux0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pc_port_map|pc_out[3] (
	.clk(\clock_sonic~input_o ),
	.d(\memoria_rom_port_map|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_port_map|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_port_map|pc_out[3] .is_wysiwyg = "true";
defparam \pc_port_map|pc_out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc_port_map|pc_out[0]~0 (
// Equation(s):
// \pc_port_map|pc_out[0]~0_combout  = !\pc_port_map|pc_out [3]

	.dataa(!\pc_port_map|pc_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_port_map|pc_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_port_map|pc_out[0]~0 .extended_lut = "off";
defparam \pc_port_map|pc_out[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \pc_port_map|pc_out[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pc_port_map|pc_out[0] (
	.clk(\clock_sonic~input_o ),
	.d(\pc_port_map|pc_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_port_map|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_port_map|pc_out[0] .is_wysiwyg = "true";
defparam \pc_port_map|pc_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \memoria_rom_port_map|Mux6~0 (
// Equation(s):
// \memoria_rom_port_map|Mux6~0_combout  = (!\pc_port_map|pc_out [2] & (!\pc_port_map|pc_out [3] & (!\pc_port_map|pc_out [0] $ (!\pc_port_map|pc_out [1]))))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoria_rom_port_map|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoria_rom_port_map|Mux6~0 .extended_lut = "off";
defparam \memoria_rom_port_map|Mux6~0 .lut_mask = 64'h6000600060006000;
defparam \memoria_rom_port_map|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memoria_rom_port_map|Mux5~0 (
// Equation(s):
// \memoria_rom_port_map|Mux5~0_combout  = (!\pc_port_map|pc_out [1] & (!\pc_port_map|pc_out [3] & ((!\pc_port_map|pc_out [0]) # (!\pc_port_map|pc_out [2]))))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoria_rom_port_map|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoria_rom_port_map|Mux5~0 .extended_lut = "off";
defparam \memoria_rom_port_map|Mux5~0 .lut_mask = 64'hC800C800C800C800;
defparam \memoria_rom_port_map|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memoria_rom_port_map|Mux4~0 (
// Equation(s):
// \memoria_rom_port_map|Mux4~0_combout  = (!\pc_port_map|pc_out [3] & ((!\pc_port_map|pc_out [0] & (\pc_port_map|pc_out [1] & \pc_port_map|pc_out [2])) # (\pc_port_map|pc_out [0] & (!\pc_port_map|pc_out [1] & !\pc_port_map|pc_out [2]))))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memoria_rom_port_map|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memoria_rom_port_map|Mux4~0 .extended_lut = "off";
defparam \memoria_rom_port_map|Mux4~0 .lut_mask = 64'h4200420042004200;
defparam \memoria_rom_port_map|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidade_controle_map|Mux2~0 (
// Equation(s):
// \unidade_controle_map|Mux2~0_combout  = (\pc_port_map|pc_out [3] & \memoria_rom_port_map|Mux1~0_combout )

	.dataa(!\pc_port_map|pc_out [3]),
	.datab(!\memoria_rom_port_map|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle_map|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle_map|Mux2~0 .extended_lut = "off";
defparam \unidade_controle_map|Mux2~0 .lut_mask = 64'h1111111111111111;
defparam \unidade_controle_map|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidade_controle_map|Mux6~0 (
// Equation(s):
// \unidade_controle_map|Mux6~0_combout  = (!\pc_port_map|pc_out [2] & (!\pc_port_map|pc_out [3] & \memoria_rom_port_map|Mux1~0_combout ))

	.dataa(!\pc_port_map|pc_out [2]),
	.datab(!\pc_port_map|pc_out [3]),
	.datac(!\memoria_rom_port_map|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle_map|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle_map|Mux6~0 .extended_lut = "off";
defparam \unidade_controle_map|Mux6~0 .lut_mask = 64'h0808080808080808;
defparam \unidade_controle_map|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidade_controle_map|Mux7~0 (
// Equation(s):
// \unidade_controle_map|Mux7~0_combout  = ((\pc_port_map|pc_out [1] & (\pc_port_map|pc_out [0] & \pc_port_map|pc_out [2]))) # (\pc_port_map|pc_out [3])

	.dataa(!\pc_port_map|pc_out [1]),
	.datab(!\pc_port_map|pc_out [0]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle_map|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle_map|Mux7~0 .extended_lut = "off";
defparam \unidade_controle_map|Mux7~0 .lut_mask = 64'h01FF01FF01FF01FF;
defparam \unidade_controle_map|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \unidade_controle_map|Mux8~0 (
// Equation(s):
// \unidade_controle_map|Mux8~0_combout  = (\pc_port_map|pc_out [1] & (\pc_port_map|pc_out [0] & (\pc_port_map|pc_out [2] & !\pc_port_map|pc_out [3])))

	.dataa(!\pc_port_map|pc_out [1]),
	.datab(!\pc_port_map|pc_out [0]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\unidade_controle_map|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \unidade_controle_map|Mux8~0 .extended_lut = "off";
defparam \unidade_controle_map|Mux8~0 .lut_mask = 64'h0100010001000100;
defparam \unidade_controle_map|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~51 (
// Equation(s):
// \banco_registradores_map|registrador~51_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & !\unidade_controle_map|Mux8~0_combout )

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\unidade_controle_map|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~51 .extended_lut = "off";
defparam \banco_registradores_map|registrador~51 .lut_mask = 64'h8888888888888888;
defparam \banco_registradores_map|registrador~51 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~11 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~11 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~11 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[0]~0 (
// Equation(s):
// \multiplexador_2x1_map|out_port[0]~0_combout  = ( \banco_registradores_map|registrador~19_q  & ( (!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # (\unidade_controle_map|Mux7~0_combout  & 
// (!\memoria_rom_port_map|Mux5~0_combout  & ((\banco_registradores_map|registrador~11_q ) # (\memoria_rom_port_map|Mux6~0_combout )))) ) ) # ( !\banco_registradores_map|registrador~19_q  & ( (!\memoria_rom_port_map|Mux6~0_combout  & 
// (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & \banco_registradores_map|registrador~11_q ))) # (\memoria_rom_port_map|Mux6~0_combout  & (((!\unidade_controle_map|Mux7~0_combout )))) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~11_q ),
	.datae(!\banco_registradores_map|registrador~19_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[0]~0 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[0]~0 .lut_mask = 64'h5058545C5058545C;
defparam \multiplexador_2x1_map|out_port[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux7~0 (
// Equation(s):
// \ula_map|Mux7~0_combout  = (\pc_port_map|pc_out [2] & (!\pc_port_map|pc_out [3] & (!\memoria_rom_port_map|Mux1~0_combout  & \memoria_rom_port_map|Mux0~1_combout )))

	.dataa(!\pc_port_map|pc_out [2]),
	.datab(!\pc_port_map|pc_out [3]),
	.datac(!\memoria_rom_port_map|Mux1~0_combout ),
	.datad(!\memoria_rom_port_map|Mux0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux7~0 .extended_lut = "off";
defparam \ula_map|Mux7~0 .lut_mask = 64'h0040004000400040;
defparam \ula_map|Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~12 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~12 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~12 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[1]~1 (
// Equation(s):
// \multiplexador_2x1_map|out_port[1]~1_combout  = ( \banco_registradores_map|registrador~12_q  & ( (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & ((!\memoria_rom_port_map|Mux6~0_combout ) # 
// (\banco_registradores_map|registrador~20_q )))) # (\memoria_rom_port_map|Mux5~0_combout  & (((!\unidade_controle_map|Mux7~0_combout )))) ) ) # ( !\banco_registradores_map|registrador~12_q  & ( (!\memoria_rom_port_map|Mux5~0_combout  & 
// (\memoria_rom_port_map|Mux6~0_combout  & (\unidade_controle_map|Mux7~0_combout  & \banco_registradores_map|registrador~20_q ))) # (\memoria_rom_port_map|Mux5~0_combout  & (((!\unidade_controle_map|Mux7~0_combout )))) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~20_q ),
	.datae(!\banco_registradores_map|registrador~12_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[1]~1 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[1]~1 .lut_mask = 64'h3034383C3034383C;
defparam \multiplexador_2x1_map|out_port[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[2]~2 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[2]~2_combout  = (!\unidade_controle_map|Mux2~0_combout  & ((\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\unidade_controle_map|Mux2~0_combout  & (\ula_map|Mux9~1_combout ))

	.dataa(!\ula_map|Mux9~1_combout ),
	.datab(!\unidade_controle_map|Mux2~0_combout ),
	.datac(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[2]~2 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[2]~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \multiplexador_2x1_ram_map|out_port[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~13 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~13 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~13 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~52 (
// Equation(s):
// \banco_registradores_map|registrador~52_combout  = (\memoria_rom_port_map|Mux4~0_combout  & !\unidade_controle_map|Mux8~0_combout )

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\unidade_controle_map|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~52 .extended_lut = "off";
defparam \banco_registradores_map|registrador~52 .lut_mask = 64'h4444444444444444;
defparam \banco_registradores_map|registrador~52 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~21 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~21 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~21 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[2]~2 (
// Equation(s):
// \multiplexador_2x1_map|out_port[2]~2_combout  = ( \banco_registradores_map|registrador~21_q  & ( (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~13_q ) # 
// (\memoria_rom_port_map|Mux6~0_combout )))) ) ) # ( !\banco_registradores_map|registrador~21_q  & ( (!\memoria_rom_port_map|Mux6~0_combout  & (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & 
// \banco_registradores_map|registrador~13_q ))) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~13_q ),
	.datae(!\banco_registradores_map|registrador~21_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[2]~2 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[2]~2 .lut_mask = 64'h0008040C0008040C;
defparam \multiplexador_2x1_map|out_port[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~53 (
// Equation(s):
// \banco_registradores_map|registrador~53_combout  = (!\memoria_rom_port_map|Mux5~0_combout  & ((!\memoria_rom_port_map|Mux6~0_combout  & (\banco_registradores_map|registrador~11_q )) # (\memoria_rom_port_map|Mux6~0_combout  & 
// ((\banco_registradores_map|registrador~19_q )))))

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\banco_registradores_map|registrador~11_q ),
	.datad(!\banco_registradores_map|registrador~19_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~53 .extended_lut = "off";
defparam \banco_registradores_map|registrador~53 .lut_mask = 64'h084C084C084C084C;
defparam \banco_registradores_map|registrador~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~44 (
// Equation(s):
// \banco_registradores_map|registrador~44_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & ((\banco_registradores_map|registrador~12_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (\banco_registradores_map|registrador~20_q ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~20_q ),
	.datac(!\banco_registradores_map|registrador~12_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~44 .extended_lut = "off";
defparam \banco_registradores_map|registrador~44 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \banco_registradores_map|registrador~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~2 (
// Equation(s):
// \ula_map|port_map_multi|Add0~2_cout  = CARRY(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~11_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~19_q )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~19_q ),
	.datad(!\banco_registradores_map|registrador~11_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula_map|port_map_multi|Add0~2_cout ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~2 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~2 .lut_mask = 64'h000000000000FA50;
defparam \ula_map|port_map_multi|Add0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~5 (
// Equation(s):
// \ula_map|port_map_multi|Add0~5_sumout  = SUM(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~12_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~20_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~2_cout  ))
// \ula_map|port_map_multi|Add0~6  = CARRY(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~12_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~20_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~2_cout  ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~20_q ),
	.datad(!\banco_registradores_map|registrador~12_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add0~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add0~5_sumout ),
	.cout(\ula_map|port_map_multi|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~5 .lut_mask = 64'h0000FFFF0000FA50;
defparam \ula_map|port_map_multi|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~9 (
// Equation(s):
// \ula_map|port_map_multi|Add0~9_sumout  = SUM(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~13_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~21_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~6  ))
// \ula_map|port_map_multi|Add0~10  = CARRY(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~13_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~21_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~6  ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~21_q ),
	.datad(!\banco_registradores_map|registrador~13_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add0~9_sumout ),
	.cout(\ula_map|port_map_multi|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~9 .lut_mask = 64'h0000FFFF0000FA50;
defparam \ula_map|port_map_multi|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~43 (
// Equation(s):
// \banco_registradores_map|registrador~43_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & (\banco_registradores_map|registrador~11_q )) # (\memoria_rom_port_map|Mux4~0_combout  & ((\banco_registradores_map|registrador~19_q )))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~11_q ),
	.datac(!\banco_registradores_map|registrador~19_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~43 .extended_lut = "off";
defparam \banco_registradores_map|registrador~43 .lut_mask = 64'h2727272727272727;
defparam \banco_registradores_map|registrador~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add1~1 (
// Equation(s):
// \ula_map|port_map_multi|Add1~1_sumout  = SUM(( \banco_registradores_map|registrador~43_combout  ) + ( (\ula_map|port_map_multi|Add0~5_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( !VCC ))
// \ula_map|port_map_multi|Add1~2  = CARRY(( \banco_registradores_map|registrador~43_combout  ) + ( (\ula_map|port_map_multi|Add0~5_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( !VCC ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~43_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add1~1_sumout ),
	.cout(\ula_map|port_map_multi|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add1~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add1~1 .lut_mask = 64'h0000FFD8000000FF;
defparam \ula_map|port_map_multi|Add1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add1~5 (
// Equation(s):
// \ula_map|port_map_multi|Add1~5_sumout  = SUM(( \banco_registradores_map|registrador~44_combout  ) + ( (\ula_map|port_map_multi|Add0~9_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~2  ))
// \ula_map|port_map_multi|Add1~6  = CARRY(( \banco_registradores_map|registrador~44_combout  ) + ( (\ula_map|port_map_multi|Add0~9_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~2  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~44_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~9_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add1~5_sumout ),
	.cout(\ula_map|port_map_multi|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add1~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add1~5 .lut_mask = 64'h0000FFD8000000FF;
defparam \ula_map|port_map_multi|Add1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~30 (
// Equation(s):
// \ula_map|port_map_multi|Add2~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula_map|port_map_multi|Add2~30_cout ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~30 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~30 .lut_mask = 64'h000000000000FFFF;
defparam \ula_map|port_map_multi|Add2~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~1 (
// Equation(s):
// \ula_map|port_map_multi|Add2~1_sumout  = SUM(( !\banco_registradores_map|registrador~43_combout  ) + ( (\ula_map|port_map_multi|Add0~5_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~30_cout  ))
// \ula_map|port_map_multi|Add2~2  = CARRY(( !\banco_registradores_map|registrador~43_combout  ) + ( (\ula_map|port_map_multi|Add0~5_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~30_cout  ))

	.dataa(!\ula_map|port_map_multi|Add0~5_sumout ),
	.datab(!\unidade_controle_map|Mux7~0_combout ),
	.datac(!\memoria_rom_port_map|Mux6~0_combout ),
	.datad(!\banco_registradores_map|registrador~43_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~53_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add2~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add2~1_sumout ),
	.cout(\ula_map|port_map_multi|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~1 .lut_mask = 64'h0000FBEA0000FF00;
defparam \ula_map|port_map_multi|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~5 (
// Equation(s):
// \ula_map|port_map_multi|Add2~5_sumout  = SUM(( !\banco_registradores_map|registrador~44_combout  ) + ( (\ula_map|port_map_multi|Add0~9_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~2  ))
// \ula_map|port_map_multi|Add2~6  = CARRY(( !\banco_registradores_map|registrador~44_combout  ) + ( (\ula_map|port_map_multi|Add0~9_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~2  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~44_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~9_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add2~5_sumout ),
	.cout(\ula_map|port_map_multi|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~5 .lut_mask = 64'h0000FFD80000FF00;
defparam \ula_map|port_map_multi|Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~25 (
// Equation(s):
// \ula_map|port_map_multi|produto~25_combout  = (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add2~5_sumout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// (((\ula_map|port_map_multi|Add0~9_sumout ))))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~9_sumout ),
	.datad(!\ula_map|port_map_multi|Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~25 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~25 .lut_mask = 64'h0527052705270527;
defparam \ula_map|port_map_multi|produto~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add3~1 (
// Equation(s):
// \ula_map|port_map_multi|Add3~1_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~25_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~5_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~25_combout ))))) ) + ( \banco_registradores_map|registrador~43_combout  ) + ( !VCC ))
// \ula_map|port_map_multi|Add3~2  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~25_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~5_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~25_combout ))))) ) + ( \banco_registradores_map|registrador~43_combout  ) + ( !VCC ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~5_sumout ),
	.datad(!\ula_map|port_map_multi|produto~25_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add3~1_sumout ),
	.cout(\ula_map|port_map_multi|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add3~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add3~1 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add4~26 (
// Equation(s):
// \ula_map|port_map_multi|Add4~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula_map|port_map_multi|Add4~26_cout ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add4~26 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add4~26 .lut_mask = 64'h000000000000FFFF;
defparam \ula_map|port_map_multi|Add4~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add4~1 (
// Equation(s):
// \ula_map|port_map_multi|Add4~1_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~25_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~5_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~25_combout ))))) ) + ( !\banco_registradores_map|registrador~43_combout  ) + ( \ula_map|port_map_multi|Add4~26_cout  ))
// \ula_map|port_map_multi|Add4~2  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~25_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~5_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~25_combout ))))) ) + ( !\banco_registradores_map|registrador~43_combout  ) + ( \ula_map|port_map_multi|Add4~26_cout  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~5_sumout ),
	.datad(!\ula_map|port_map_multi|produto~25_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~43_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add4~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add4~1_sumout ),
	.cout(\ula_map|port_map_multi|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add4~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add4~1 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|out_port[2]~0 (
// Equation(s):
// \ula_map|port_map_multi|out_port[2]~0_combout  = ( \ula_map|port_map_multi|Add2~5_sumout  & ( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout )) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~5_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~9_sumout )))) ) ) # ( !\ula_map|port_map_multi|Add2~5_sumout  & ( 
// (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~5_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~9_sumout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~9_sumout ),
	.datad(!\ula_map|port_map_multi|Add1~5_sumout ),
	.datae(!\ula_map|port_map_multi|Add2~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|out_port[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|out_port[2]~0 .extended_lut = "off";
defparam \ula_map|port_map_multi|out_port[2]~0 .lut_mask = 64'h0145236701452367;
defparam \ula_map|port_map_multi|out_port[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|out_port[2]~1 (
// Equation(s):
// \ula_map|port_map_multi|out_port[2]~1_combout  = ( \ula_map|port_map_multi|out_port[2]~0_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout ) # ((\ula_map|port_map_multi|Add4~1_sumout )))) # 
// (\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|Add3~1_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout ))) ) ) # ( !\ula_map|port_map_multi|out_port[2]~0_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|Add4~1_sumout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  & (\ula_map|port_map_multi|Add3~1_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~1_sumout ),
	.datad(!\ula_map|port_map_multi|Add4~1_sumout ),
	.datae(!\ula_map|port_map_multi|out_port[2]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|out_port[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|out_port[2]~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|out_port[2]~1 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|out_port[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~45 (
// Equation(s):
// \banco_registradores_map|registrador~45_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & (\banco_registradores_map|registrador~13_q )) # (\memoria_rom_port_map|Mux4~0_combout  & ((\banco_registradores_map|registrador~21_q )))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~13_q ),
	.datac(!\banco_registradores_map|registrador~21_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~45 .extended_lut = "off";
defparam \banco_registradores_map|registrador~45 .lut_mask = 64'h2727272727272727;
defparam \banco_registradores_map|registrador~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_sub|A1|A1|cout~0 (
// Equation(s):
// \ula_map|port_map_sub|A1|A1|cout~0_combout  = (!\multiplexador_2x1_map|out_port[1]~1_combout  & (\multiplexador_2x1_map|out_port[0]~0_combout  & (!\banco_registradores_map|registrador~43_combout  & !\banco_registradores_map|registrador~44_combout ))) # 
// (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\banco_registradores_map|registrador~44_combout ) # ((\multiplexador_2x1_map|out_port[0]~0_combout  & !\banco_registradores_map|registrador~43_combout ))))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\banco_registradores_map|registrador~43_combout ),
	.datac(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datad(!\banco_registradores_map|registrador~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_sub|A1|A1|cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_sub|A1|A1|cout~0 .extended_lut = "off";
defparam \ula_map|port_map_sub|A1|A1|cout~0 .lut_mask = 64'h4F044F044F044F04;
defparam \ula_map|port_map_sub|A1|A1|cout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_adder|A1|cout (
// Equation(s):
// \ula_map|port_map_adder|A1|cout~combout  = (!\multiplexador_2x1_map|out_port[1]~1_combout  & (\multiplexador_2x1_map|out_port[0]~0_combout  & (\banco_registradores_map|registrador~43_combout  & \banco_registradores_map|registrador~44_combout ))) # 
// (\multiplexador_2x1_map|out_port[1]~1_combout  & (((\multiplexador_2x1_map|out_port[0]~0_combout  & \banco_registradores_map|registrador~43_combout )) # (\banco_registradores_map|registrador~44_combout )))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\banco_registradores_map|registrador~43_combout ),
	.datac(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datad(!\banco_registradores_map|registrador~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_adder|A1|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_adder|A1|cout .extended_lut = "off";
defparam \ula_map|port_map_adder|A1|cout .lut_mask = 64'h011F011F011F011F;
defparam \ula_map|port_map_adder|A1|cout .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux9~0 (
// Equation(s):
// \ula_map|Mux9~0_combout  = ( \ula_map|port_map_sub|A1|A1|cout~0_combout  & ( \ula_map|port_map_adder|A1|cout~combout  & ( (!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  $ 
// (\banco_registradores_map|registrador~45_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & ((!\memoria_rom_port_map|Mux0~0_combout  & ((\banco_registradores_map|registrador~45_combout ))) # (\memoria_rom_port_map|Mux0~0_combout  & 
// (\multiplexador_2x1_map|out_port[2]~2_combout )))) ) ) ) # ( !\ula_map|port_map_sub|A1|A1|cout~0_combout  & ( \ula_map|port_map_adder|A1|cout~combout  & ( (!\memoria_rom_port_map|Mux0~0_combout  & (!\banco_registradores_map|registrador~45_combout  $ 
// (((\multiplexador_2x1_map|out_port[2]~2_combout ) # (\memoria_rom_port_map|Mux1~0_combout ))))) # (\memoria_rom_port_map|Mux0~0_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  $ (((!\banco_registradores_map|registrador~45_combout ) # 
// (\memoria_rom_port_map|Mux1~0_combout ))))) ) ) ) # ( \ula_map|port_map_sub|A1|A1|cout~0_combout  & ( !\ula_map|port_map_adder|A1|cout~combout  & ( (!\memoria_rom_port_map|Mux0~0_combout  & (!\banco_registradores_map|registrador~45_combout  $ 
// (((!\multiplexador_2x1_map|out_port[2]~2_combout ) # (\memoria_rom_port_map|Mux1~0_combout ))))) # (\memoria_rom_port_map|Mux0~0_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  $ (((\banco_registradores_map|registrador~45_combout ) # 
// (\memoria_rom_port_map|Mux1~0_combout ))))) ) ) ) # ( !\ula_map|port_map_sub|A1|A1|cout~0_combout  & ( !\ula_map|port_map_adder|A1|cout~combout  & ( (!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  $ 
// (!\banco_registradores_map|registrador~45_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & ((!\memoria_rom_port_map|Mux0~0_combout  & ((\banco_registradores_map|registrador~45_combout ))) # (\memoria_rom_port_map|Mux0~0_combout  & 
// (\multiplexador_2x1_map|out_port[2]~2_combout )))) ) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\memoria_rom_port_map|Mux1~0_combout ),
	.datac(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datad(!\banco_registradores_map|registrador~45_combout ),
	.datae(!\ula_map|port_map_sub|A1|A1|cout~0_combout ),
	.dataf(!\ula_map|port_map_adder|A1|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux9~0 .extended_lut = "off";
defparam \ula_map|Mux9~0 .lut_mask = 64'h0DE349A7856BC12F;
defparam \ula_map|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux9~1 (
// Equation(s):
// \ula_map|Mux9~1_combout  = (!\memoria_rom_port_map|Mux0~1_combout  & (((\ula_map|Mux7~0_combout  & \ula_map|port_map_multi|out_port[2]~1_combout )) # (\ula_map|Mux9~0_combout ))) # (\memoria_rom_port_map|Mux0~1_combout  & (\ula_map|Mux7~0_combout  & 
// (\ula_map|port_map_multi|out_port[2]~1_combout )))

	.dataa(!\memoria_rom_port_map|Mux0~1_combout ),
	.datab(!\ula_map|Mux7~0_combout ),
	.datac(!\ula_map|port_map_multi|out_port[2]~1_combout ),
	.datad(!\ula_map|Mux9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux9~1 .extended_lut = "off";
defparam \ula_map|Mux9~1 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \ula_map|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memoria_rom_port_map|Mux5~0_combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[1]~1 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[1]~1_combout  = (!\unidade_controle_map|Mux2~0_combout  & ((\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\unidade_controle_map|Mux2~0_combout  & (\ula_map|Mux10~2_combout ))

	.dataa(!\ula_map|Mux10~2_combout ),
	.datab(!\unidade_controle_map|Mux2~0_combout ),
	.datac(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[1]~1 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[1]~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \multiplexador_2x1_ram_map|out_port[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~20 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~20 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~20 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux10~0 (
// Equation(s):
// \ula_map|Mux10~0_combout  = ( \ula_map|port_map_multi|Add2~1_sumout  & ( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\multiplexador_2x1_map|out_port[1]~1_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~1_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~5_sumout )))) ) ) # ( !\ula_map|port_map_multi|Add2~1_sumout  & ( 
// (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~1_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~5_sumout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\ula_map|port_map_multi|Add0~5_sumout ),
	.datac(!\ula_map|port_map_multi|Add1~1_sumout ),
	.datad(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datae(!\ula_map|port_map_multi|Add2~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux10~0 .extended_lut = "off";
defparam \ula_map|Mux10~0 .lut_mask = 64'h051105BB051105BB;
defparam \ula_map|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux10~1 (
// Equation(s):
// \ula_map|Mux10~1_combout  = ( \multiplexador_2x1_map|out_port[1]~1_combout  & ( \banco_registradores_map|registrador~44_combout  & ( ((\multiplexador_2x1_map|out_port[0]~0_combout  & (!\memoria_rom_port_map|Mux0~0_combout  $ 
// (!\banco_registradores_map|registrador~43_combout )))) # (\memoria_rom_port_map|Mux1~0_combout ) ) ) ) # ( !\multiplexador_2x1_map|out_port[1]~1_combout  & ( \banco_registradores_map|registrador~44_combout  & ( (!\memoria_rom_port_map|Mux1~0_combout  & 
// ((!\multiplexador_2x1_map|out_port[0]~0_combout ) # (!\memoria_rom_port_map|Mux0~0_combout  $ (\banco_registradores_map|registrador~43_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & (!\memoria_rom_port_map|Mux0~0_combout )) ) ) ) # ( 
// \multiplexador_2x1_map|out_port[1]~1_combout  & ( !\banco_registradores_map|registrador~44_combout  & ( (!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[0]~0_combout ) # (!\memoria_rom_port_map|Mux0~0_combout  $ 
// (\banco_registradores_map|registrador~43_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & (\memoria_rom_port_map|Mux0~0_combout )) ) ) ) # ( !\multiplexador_2x1_map|out_port[1]~1_combout  & ( !\banco_registradores_map|registrador~44_combout  & ( 
// (!\memoria_rom_port_map|Mux1~0_combout  & (\multiplexador_2x1_map|out_port[0]~0_combout  & (!\memoria_rom_port_map|Mux0~0_combout  $ (!\banco_registradores_map|registrador~43_combout )))) ) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\memoria_rom_port_map|Mux1~0_combout ),
	.datac(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datad(!\banco_registradores_map|registrador~43_combout ),
	.datae(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.dataf(!\banco_registradores_map|registrador~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux10~1 .extended_lut = "off";
defparam \ula_map|Mux10~1 .lut_mask = 64'h0408D9D5EAE6373B;
defparam \ula_map|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux10~2 (
// Equation(s):
// \ula_map|Mux10~2_combout  = (!\memoria_rom_port_map|Mux0~1_combout  & (((\ula_map|Mux10~0_combout  & \ula_map|Mux7~0_combout )) # (\ula_map|Mux10~1_combout ))) # (\memoria_rom_port_map|Mux0~1_combout  & (\ula_map|Mux10~0_combout  & 
// (\ula_map|Mux7~0_combout )))

	.dataa(!\memoria_rom_port_map|Mux0~1_combout ),
	.datab(!\ula_map|Mux10~0_combout ),
	.datac(!\ula_map|Mux7~0_combout ),
	.datad(!\ula_map|Mux10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux10~2 .extended_lut = "off";
defparam \ula_map|Mux10~2 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \ula_map|Mux10~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memoria_rom_port_map|Mux6~0_combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[0]~0 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[0]~0_combout  = (!\unidade_controle_map|Mux2~0_combout  & ((\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\unidade_controle_map|Mux2~0_combout  & (\ula_map|Mux11~0_combout ))

	.dataa(!\ula_map|Mux11~0_combout ),
	.datab(!\unidade_controle_map|Mux2~0_combout ),
	.datac(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[0]~0 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[0]~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \multiplexador_2x1_ram_map|out_port[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~19 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~19 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~19 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux11~0 (
// Equation(s):
// \ula_map|Mux11~0_combout  = ( !\pc_port_map|pc_out [3] & ( \pc_port_map|pc_out [2] & ( (\banco_registradores_map|registrador~11_q  & (!\pc_port_map|pc_out [1] & !\pc_port_map|pc_out [0])) ) ) ) # ( !\pc_port_map|pc_out [3] & ( !\pc_port_map|pc_out [2] & ( 
// (!\pc_port_map|pc_out [1] & ((!\pc_port_map|pc_out [0] & ((\banco_registradores_map|registrador~11_q ))) # (\pc_port_map|pc_out [0] & (!\banco_registradores_map|registrador~19_q )))) # (\pc_port_map|pc_out [1] & 
// ((!\banco_registradores_map|registrador~11_q  $ (\pc_port_map|pc_out [0])))) ) ) )

	.dataa(!\banco_registradores_map|registrador~19_q ),
	.datab(!\banco_registradores_map|registrador~11_q ),
	.datac(!\pc_port_map|pc_out [1]),
	.datad(!\pc_port_map|pc_out [0]),
	.datae(!\pc_port_map|pc_out [3]),
	.dataf(!\pc_port_map|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux11~0 .extended_lut = "off";
defparam \ula_map|Mux11~0 .lut_mask = 64'h3CA3000030000000;
defparam \ula_map|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|process_0~1 (
// Equation(s):
// \ula_map|port_map_multi|process_0~1_combout  = (\multiplexador_2x1_map|out_port[0]~0_combout  & !\multiplexador_2x1_map|out_port[1]~1_combout )

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|process_0~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|process_0~1 .lut_mask = 64'h4444444444444444;
defparam \ula_map|port_map_multi|process_0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|process_0~2 (
// Equation(s):
// \ula_map|port_map_multi|process_0~2_combout  = (!\multiplexador_2x1_map|out_port[1]~1_combout  & \multiplexador_2x1_map|out_port[2]~2_combout )

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|process_0~2 .extended_lut = "off";
defparam \ula_map|port_map_multi|process_0~2 .lut_mask = 64'h2222222222222222;
defparam \ula_map|port_map_multi|process_0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[3]~3 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[3]~3_combout  = (!\unidade_controle_map|Mux2~0_combout  & ((\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\unidade_controle_map|Mux2~0_combout  & (\ula_map|Mux8~2_combout ))

	.dataa(!\ula_map|Mux8~2_combout ),
	.datab(!\unidade_controle_map|Mux2~0_combout ),
	.datac(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[3]~3 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[3]~3 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \multiplexador_2x1_ram_map|out_port[3]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~22 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~22 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~22 .power_up = "low";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~14 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~14 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~14 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~13 (
// Equation(s):
// \ula_map|port_map_multi|Add0~13_sumout  = SUM(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~14_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~22_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~10  ))
// \ula_map|port_map_multi|Add0~14  = CARRY(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~14_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~22_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~10  ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~22_q ),
	.datad(!\banco_registradores_map|registrador~14_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add0~13_sumout ),
	.cout(\ula_map|port_map_multi|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~13 .lut_mask = 64'h0000FFFF0000FA50;
defparam \ula_map|port_map_multi|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add1~9 (
// Equation(s):
// \ula_map|port_map_multi|Add1~9_sumout  = SUM(( \banco_registradores_map|registrador~45_combout  ) + ( (\ula_map|port_map_multi|Add0~13_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~6  ))
// \ula_map|port_map_multi|Add1~10  = CARRY(( \banco_registradores_map|registrador~45_combout  ) + ( (\ula_map|port_map_multi|Add0~13_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~6  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~45_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~13_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add1~9_sumout ),
	.cout(\ula_map|port_map_multi|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add1~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add1~9 .lut_mask = 64'h0000FFD8000000FF;
defparam \ula_map|port_map_multi|Add1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~9 (
// Equation(s):
// \ula_map|port_map_multi|Add2~9_sumout  = SUM(( !\banco_registradores_map|registrador~45_combout  ) + ( (\ula_map|port_map_multi|Add0~13_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~6  ))
// \ula_map|port_map_multi|Add2~10  = CARRY(( !\banco_registradores_map|registrador~45_combout  ) + ( (\ula_map|port_map_multi|Add0~13_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~6  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~45_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~13_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add2~9_sumout ),
	.cout(\ula_map|port_map_multi|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~9 .lut_mask = 64'h0000FFD80000FF00;
defparam \ula_map|port_map_multi|Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~0 (
// Equation(s):
// \ula_map|port_map_multi|produto~0_combout  = (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add2~9_sumout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// (((\ula_map|port_map_multi|Add0~13_sumout ))))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~13_sumout ),
	.datad(!\ula_map|port_map_multi|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~0 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~0 .lut_mask = 64'h0527052705270527;
defparam \ula_map|port_map_multi|produto~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add4~5 (
// Equation(s):
// \ula_map|port_map_multi|Add4~5_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~0_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~9_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~0_combout ))))) ) + ( !\banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add4~2  ))
// \ula_map|port_map_multi|Add4~6  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~0_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~9_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~0_combout ))))) ) + ( !\banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add4~2  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~44_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add4~5_sumout ),
	.cout(\ula_map|port_map_multi|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add4~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add4~5 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~1 (
// Equation(s):
// \ula_map|port_map_multi|produto~1_combout  = ( \ula_map|port_map_multi|Add4~5_sumout  & ( ((!\ula_map|port_map_multi|process_0~1_combout  & ((\ula_map|port_map_multi|produto~0_combout ))) # (\ula_map|port_map_multi|process_0~1_combout  & 
// (\ula_map|port_map_multi|Add1~9_sumout ))) # (\ula_map|port_map_multi|process_0~2_combout ) ) ) # ( !\ula_map|port_map_multi|Add4~5_sumout  & ( (!\ula_map|port_map_multi|process_0~2_combout  & ((!\ula_map|port_map_multi|process_0~1_combout  & 
// ((\ula_map|port_map_multi|produto~0_combout ))) # (\ula_map|port_map_multi|process_0~1_combout  & (\ula_map|port_map_multi|Add1~9_sumout )))) ) )

	.dataa(!\ula_map|port_map_multi|process_0~1_combout ),
	.datab(!\ula_map|port_map_multi|process_0~2_combout ),
	.datac(!\ula_map|port_map_multi|Add1~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~0_combout ),
	.datae(!\ula_map|port_map_multi|Add4~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~1 .lut_mask = 64'h048C37BF048C37BF;
defparam \ula_map|port_map_multi|produto~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add3~5 (
// Equation(s):
// \ula_map|port_map_multi|Add3~5_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~0_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~9_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~0_combout ))))) ) + ( \banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add3~2  ))
// \ula_map|port_map_multi|Add3~6  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~0_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~9_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~0_combout ))))) ) + ( \banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add3~2  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~44_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add3~5_sumout ),
	.cout(\ula_map|port_map_multi|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add3~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add3~5 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add6~22 (
// Equation(s):
// \ula_map|port_map_multi|Add6~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula_map|port_map_multi|Add6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add6~22 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add6~22 .lut_mask = 64'h000000000000FFFF;
defparam \ula_map|port_map_multi|Add6~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add6~1 (
// Equation(s):
// \ula_map|port_map_multi|Add6~1_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~1_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~5_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~1_combout ))))) ) + ( !\banco_registradores_map|registrador~43_combout  ) + ( \ula_map|port_map_multi|Add6~22_cout  ))
// \ula_map|port_map_multi|Add6~2  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~1_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~5_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~1_combout ))))) ) + ( !\banco_registradores_map|registrador~43_combout  ) + ( \ula_map|port_map_multi|Add6~22_cout  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~5_sumout ),
	.datad(!\ula_map|port_map_multi|produto~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~43_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add6~1_sumout ),
	.cout(\ula_map|port_map_multi|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add6~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add6~1 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[3]~3 (
// Equation(s):
// \multiplexador_2x1_map|out_port[3]~3_combout  = ( \banco_registradores_map|registrador~22_q  & ( (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~14_q ) # 
// (\memoria_rom_port_map|Mux6~0_combout )))) ) ) # ( !\banco_registradores_map|registrador~22_q  & ( (!\memoria_rom_port_map|Mux6~0_combout  & (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & 
// \banco_registradores_map|registrador~14_q ))) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~14_q ),
	.datae(!\banco_registradores_map|registrador~22_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[3]~3 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[3]~3 .lut_mask = 64'h0008040C0008040C;
defparam \multiplexador_2x1_map|out_port[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add5~1 (
// Equation(s):
// \ula_map|port_map_multi|Add5~1_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~1_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~5_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~1_combout ))))) ) + ( \banco_registradores_map|registrador~43_combout  ) + ( !VCC ))
// \ula_map|port_map_multi|Add5~2  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~1_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~5_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~1_combout ))))) ) + ( \banco_registradores_map|registrador~43_combout  ) + ( !VCC ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~5_sumout ),
	.datad(!\ula_map|port_map_multi|produto~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add5~1_sumout ),
	.cout(\ula_map|port_map_multi|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add5~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add5~1 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|out_port[3]~6 (
// Equation(s):
// \ula_map|port_map_multi|out_port[3]~6_combout  = ( !\multiplexador_2x1_map|out_port[3]~3_combout  & ( (!\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|produto~1_combout )) # 
// (\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|Add3~5_sumout )))))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((((\ula_map|port_map_multi|Add5~1_sumout ))))) ) ) # ( \multiplexador_2x1_map|out_port[3]~3_combout  & ( 
// (((!\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|Add6~1_sumout ))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & (\ula_map|port_map_multi|produto~1_combout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\ula_map|port_map_multi|produto~1_combout ),
	.datac(!\ula_map|port_map_multi|Add6~1_sumout ),
	.datad(!\ula_map|port_map_multi|Add3~5_sumout ),
	.datae(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.dataf(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datag(!\ula_map|port_map_multi|Add5~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|out_port[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|out_port[3]~6 .extended_lut = "on";
defparam \ula_map|port_map_multi|out_port[3]~6 .lut_mask = 64'h22770F0F0F0F3333;
defparam \ula_map|port_map_multi|out_port[3]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~46 (
// Equation(s):
// \banco_registradores_map|registrador~46_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & (\banco_registradores_map|registrador~14_q )) # (\memoria_rom_port_map|Mux4~0_combout  & ((\banco_registradores_map|registrador~22_q )))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~14_q ),
	.datac(!\banco_registradores_map|registrador~22_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~46 .extended_lut = "off";
defparam \banco_registradores_map|registrador~46 .lut_mask = 64'h2727272727272727;
defparam \banco_registradores_map|registrador~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux8~0 (
// Equation(s):
// \ula_map|Mux8~0_combout  = ( \ula_map|port_map_adder|A1|cout~combout  & ( (!\banco_registradores_map|registrador~45_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # 
// (!\ula_map|port_map_sub|A1|A1|cout~0_combout )))) # (\banco_registradores_map|registrador~45_combout  & (\memoria_rom_port_map|Mux0~0_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout ) # (!\ula_map|port_map_sub|A1|A1|cout~0_combout )))) ) ) # ( 
// !\ula_map|port_map_adder|A1|cout~combout  & ( (!\banco_registradores_map|registrador~45_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # ((!\multiplexador_2x1_map|out_port[2]~2_combout  & !\ula_map|port_map_sub|A1|A1|cout~0_combout )))) # 
// (\banco_registradores_map|registrador~45_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout ) # ((\memoria_rom_port_map|Mux0~0_combout  & !\ula_map|port_map_sub|A1|A1|cout~0_combout )))) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\banco_registradores_map|registrador~45_combout ),
	.datad(!\ula_map|port_map_sub|A1|A1|cout~0_combout ),
	.datae(!\ula_map|port_map_adder|A1|cout~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux8~0 .extended_lut = "off";
defparam \ula_map|Mux8~0 .lut_mask = 64'hEDACC584EDACC584;
defparam \ula_map|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux8~1 (
// Equation(s):
// \ula_map|Mux8~1_combout  = ( \ula_map|Mux8~0_combout  & ( (!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  $ (!\banco_registradores_map|registrador~46_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & 
// ((!\memoria_rom_port_map|Mux0~0_combout  & ((\banco_registradores_map|registrador~46_combout ))) # (\memoria_rom_port_map|Mux0~0_combout  & (\multiplexador_2x1_map|out_port[3]~3_combout )))) ) ) # ( !\ula_map|Mux8~0_combout  & ( 
// (!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  $ (\banco_registradores_map|registrador~46_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & ((!\memoria_rom_port_map|Mux0~0_combout  & 
// ((\banco_registradores_map|registrador~46_combout ))) # (\memoria_rom_port_map|Mux0~0_combout  & (\multiplexador_2x1_map|out_port[3]~3_combout )))) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\memoria_rom_port_map|Mux1~0_combout ),
	.datac(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datad(!\banco_registradores_map|registrador~46_combout ),
	.datae(!\ula_map|Mux8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux8~1 .extended_lut = "off";
defparam \ula_map|Mux8~1 .lut_mask = 64'hC12F0DE3C12F0DE3;
defparam \ula_map|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux8~2 (
// Equation(s):
// \ula_map|Mux8~2_combout  = (!\memoria_rom_port_map|Mux0~1_combout  & (((\ula_map|Mux7~0_combout  & \ula_map|port_map_multi|out_port[3]~6_combout )) # (\ula_map|Mux8~1_combout ))) # (\memoria_rom_port_map|Mux0~1_combout  & (\ula_map|Mux7~0_combout  & 
// (\ula_map|port_map_multi|out_port[3]~6_combout )))

	.dataa(!\memoria_rom_port_map|Mux0~1_combout ),
	.datab(!\ula_map|Mux7~0_combout ),
	.datac(!\ula_map|port_map_multi|out_port[3]~6_combout ),
	.datad(!\ula_map|Mux8~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux8~2 .extended_lut = "off";
defparam \ula_map|Mux8~2 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \ula_map|Mux8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|process_0~0 (
// Equation(s):
// \ula_map|port_map_multi|process_0~0_combout  = (\multiplexador_2x1_map|out_port[1]~1_combout  & !\multiplexador_2x1_map|out_port[2]~2_combout )

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|process_0~0 .extended_lut = "off";
defparam \ula_map|port_map_multi|process_0~0 .lut_mask = 64'h4444444444444444;
defparam \ula_map|port_map_multi|process_0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|process_0~3 (
// Equation(s):
// \ula_map|port_map_multi|process_0~3_combout  = (!\multiplexador_2x1_map|out_port[2]~2_combout  & \multiplexador_2x1_map|out_port[3]~3_combout )

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|process_0~3 .extended_lut = "off";
defparam \ula_map|port_map_multi|process_0~3 .lut_mask = 64'h2222222222222222;
defparam \ula_map|port_map_multi|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~23 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~23 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~23 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~17 (
// Equation(s):
// \ula_map|port_map_multi|Add0~17_sumout  = SUM(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~15_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~23_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~14  ))
// \ula_map|port_map_multi|Add0~18  = CARRY(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~15_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~23_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~14  ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~23_q ),
	.datad(!\banco_registradores_map|registrador~15_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add0~17_sumout ),
	.cout(\ula_map|port_map_multi|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~17 .lut_mask = 64'h0000FFFF0000FA50;
defparam \ula_map|port_map_multi|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add1~13 (
// Equation(s):
// \ula_map|port_map_multi|Add1~13_sumout  = SUM(( \banco_registradores_map|registrador~46_combout  ) + ( (\ula_map|port_map_multi|Add0~17_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~10  ))
// \ula_map|port_map_multi|Add1~14  = CARRY(( \banco_registradores_map|registrador~46_combout  ) + ( (\ula_map|port_map_multi|Add0~17_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~10  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~46_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~17_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add1~13_sumout ),
	.cout(\ula_map|port_map_multi|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add1~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add1~13 .lut_mask = 64'h0000FFD8000000FF;
defparam \ula_map|port_map_multi|Add1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~13 (
// Equation(s):
// \ula_map|port_map_multi|Add2~13_sumout  = SUM(( !\banco_registradores_map|registrador~46_combout  ) + ( (\ula_map|port_map_multi|Add0~17_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~10  ))
// \ula_map|port_map_multi|Add2~14  = CARRY(( !\banco_registradores_map|registrador~46_combout  ) + ( (\ula_map|port_map_multi|Add0~17_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~10  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~46_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~17_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add2~13_sumout ),
	.cout(\ula_map|port_map_multi|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~13 .lut_mask = 64'h0000FFD80000FF00;
defparam \ula_map|port_map_multi|Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~2 (
// Equation(s):
// \ula_map|port_map_multi|produto~2_combout  = (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add2~13_sumout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// (((\ula_map|port_map_multi|Add0~17_sumout ))))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~17_sumout ),
	.datad(!\ula_map|port_map_multi|Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~2 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~2 .lut_mask = 64'h0527052705270527;
defparam \ula_map|port_map_multi|produto~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add3~9 (
// Equation(s):
// \ula_map|port_map_multi|Add3~9_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~2_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~13_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~2_combout ))))) ) + ( \banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add3~6  ))
// \ula_map|port_map_multi|Add3~10  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~2_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~13_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~2_combout ))))) ) + ( \banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add3~6  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~13_sumout ),
	.datad(!\ula_map|port_map_multi|produto~2_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~45_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add3~9_sumout ),
	.cout(\ula_map|port_map_multi|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add3~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add3~9 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add4~9 (
// Equation(s):
// \ula_map|port_map_multi|Add4~9_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~2_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~13_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~2_combout ))))) ) + ( !\banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add4~6  ))
// \ula_map|port_map_multi|Add4~10  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~2_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~13_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~2_combout ))))) ) + ( !\banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add4~6  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~13_sumout ),
	.datad(!\ula_map|port_map_multi|produto~2_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~45_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add4~9_sumout ),
	.cout(\ula_map|port_map_multi|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add4~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add4~9 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~3 (
// Equation(s):
// \ula_map|port_map_multi|produto~3_combout  = ( \ula_map|port_map_multi|Add4~9_sumout  & ( ((!\ula_map|port_map_multi|process_0~1_combout  & ((\ula_map|port_map_multi|produto~2_combout ))) # (\ula_map|port_map_multi|process_0~1_combout  & 
// (\ula_map|port_map_multi|Add1~13_sumout ))) # (\ula_map|port_map_multi|process_0~2_combout ) ) ) # ( !\ula_map|port_map_multi|Add4~9_sumout  & ( (!\ula_map|port_map_multi|process_0~2_combout  & ((!\ula_map|port_map_multi|process_0~1_combout  & 
// ((\ula_map|port_map_multi|produto~2_combout ))) # (\ula_map|port_map_multi|process_0~1_combout  & (\ula_map|port_map_multi|Add1~13_sumout )))) ) )

	.dataa(!\ula_map|port_map_multi|process_0~1_combout ),
	.datab(!\ula_map|port_map_multi|process_0~2_combout ),
	.datac(!\ula_map|port_map_multi|Add1~13_sumout ),
	.datad(!\ula_map|port_map_multi|produto~2_combout ),
	.datae(!\ula_map|port_map_multi|Add4~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~3 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~3 .lut_mask = 64'h048C37BF048C37BF;
defparam \ula_map|port_map_multi|produto~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add6~5 (
// Equation(s):
// \ula_map|port_map_multi|Add6~5_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~3_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~9_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~3_combout ))))) ) + ( !\banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add6~2  ))
// \ula_map|port_map_multi|Add6~6  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~3_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~9_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~3_combout ))))) ) + ( !\banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add6~2  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~3_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~44_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add6~5_sumout ),
	.cout(\ula_map|port_map_multi|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add6~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add6~5 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add6~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~4 (
// Equation(s):
// \ula_map|port_map_multi|produto~4_combout  = ( \ula_map|port_map_multi|Add6~5_sumout  & ( ((!\ula_map|port_map_multi|process_0~0_combout  & ((\ula_map|port_map_multi|produto~3_combout ))) # (\ula_map|port_map_multi|process_0~0_combout  & 
// (\ula_map|port_map_multi|Add3~9_sumout ))) # (\ula_map|port_map_multi|process_0~3_combout ) ) ) # ( !\ula_map|port_map_multi|Add6~5_sumout  & ( (!\ula_map|port_map_multi|process_0~3_combout  & ((!\ula_map|port_map_multi|process_0~0_combout  & 
// ((\ula_map|port_map_multi|produto~3_combout ))) # (\ula_map|port_map_multi|process_0~0_combout  & (\ula_map|port_map_multi|Add3~9_sumout )))) ) )

	.dataa(!\ula_map|port_map_multi|process_0~0_combout ),
	.datab(!\ula_map|port_map_multi|process_0~3_combout ),
	.datac(!\ula_map|port_map_multi|Add3~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~3_combout ),
	.datae(!\ula_map|port_map_multi|Add6~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~4 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~4 .lut_mask = 64'h048C37BF048C37BF;
defparam \ula_map|port_map_multi|produto~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add5~5 (
// Equation(s):
// \ula_map|port_map_multi|Add5~5_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~3_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~9_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~3_combout ))))) ) + ( \banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add5~2  ))
// \ula_map|port_map_multi|Add5~6  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~3_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~9_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~3_combout ))))) ) + ( \banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add5~2  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~3_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~44_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add5~5_sumout ),
	.cout(\ula_map|port_map_multi|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add5~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add5~5 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add8~18 (
// Equation(s):
// \ula_map|port_map_multi|Add8~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula_map|port_map_multi|Add8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add8~18 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add8~18 .lut_mask = 64'h000000000000FFFF;
defparam \ula_map|port_map_multi|Add8~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add8~1 (
// Equation(s):
// \ula_map|port_map_multi|Add8~1_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[3]~3_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & (\ula_map|port_map_multi|produto~4_combout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & 
// ((\ula_map|port_map_multi|Add5~5_sumout ))))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (\ula_map|port_map_multi|produto~4_combout )) ) + ( !\banco_registradores_map|registrador~43_combout  ) + ( \ula_map|port_map_multi|Add8~18_cout  ))
// \ula_map|port_map_multi|Add8~2  = CARRY(( (!\multiplexador_2x1_map|out_port[3]~3_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & (\ula_map|port_map_multi|produto~4_combout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & 
// ((\ula_map|port_map_multi|Add5~5_sumout ))))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (\ula_map|port_map_multi|produto~4_combout )) ) + ( !\banco_registradores_map|registrador~43_combout  ) + ( \ula_map|port_map_multi|Add8~18_cout  ))

	.dataa(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datab(!\ula_map|port_map_multi|produto~4_combout ),
	.datac(!\ula_map|port_map_multi|Add5~5_sumout ),
	.datad(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~43_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add8~1_sumout ),
	.cout(\ula_map|port_map_multi|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add8~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add8~1 .lut_mask = 64'h000000FF0000331B;
defparam \ula_map|port_map_multi|Add8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|out_port[4]~3 (
// Equation(s):
// \ula_map|port_map_multi|out_port[4]~3_combout  = ( \ula_map|port_map_multi|Add5~5_sumout  & ( \ula_map|port_map_multi|Add8~1_sumout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & (((\ula_map|port_map_multi|produto~4_combout ) # 
// (\multiplexador_2x1_map|out_port[4]~4_combout )) # (\multiplexador_2x1_map|out_port[2]~2_combout ))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (((\multiplexador_2x1_map|out_port[4]~4_combout  & \ula_map|port_map_multi|produto~4_combout )))) ) ) ) 
// # ( !\ula_map|port_map_multi|Add5~5_sumout  & ( \ula_map|port_map_multi|Add8~1_sumout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & (((!\multiplexador_2x1_map|out_port[2]~2_combout  & \ula_map|port_map_multi|produto~4_combout )) # 
// (\multiplexador_2x1_map|out_port[4]~4_combout ))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (((\multiplexador_2x1_map|out_port[4]~4_combout  & \ula_map|port_map_multi|produto~4_combout )))) ) ) ) # ( \ula_map|port_map_multi|Add5~5_sumout  & ( 
// !\ula_map|port_map_multi|Add8~1_sumout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & ((\ula_map|port_map_multi|produto~4_combout ) # (\multiplexador_2x1_map|out_port[2]~2_combout )))) # 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & (((\multiplexador_2x1_map|out_port[4]~4_combout  & \ula_map|port_map_multi|produto~4_combout )))) ) ) ) # ( !\ula_map|port_map_multi|Add5~5_sumout  & ( !\ula_map|port_map_multi|Add8~1_sumout  & ( 
// (\ula_map|port_map_multi|produto~4_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  & !\multiplexador_2x1_map|out_port[4]~4_combout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & 
// ((\multiplexador_2x1_map|out_port[4]~4_combout ))))) ) ) )

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datad(!\ula_map|port_map_multi|produto~4_combout ),
	.datae(!\ula_map|port_map_multi|Add5~5_sumout ),
	.dataf(!\ula_map|port_map_multi|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|out_port[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|out_port[4]~3 .extended_lut = "off";
defparam \ula_map|port_map_multi|out_port[4]~3 .lut_mask = 64'h008340C30C8F4CCF;
defparam \ula_map|port_map_multi|out_port[4]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~47 (
// Equation(s):
// \banco_registradores_map|registrador~47_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & (\banco_registradores_map|registrador~15_q )) # (\memoria_rom_port_map|Mux4~0_combout  & ((\banco_registradores_map|registrador~23_q )))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~15_q ),
	.datac(!\banco_registradores_map|registrador~23_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~47 .extended_lut = "off";
defparam \banco_registradores_map|registrador~47 .lut_mask = 64'h2727272727272727;
defparam \banco_registradores_map|registrador~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_sub|A1|A3|cout~0 (
// Equation(s):
// \ula_map|port_map_sub|A1|A3|cout~0_combout  = ( \banco_registradores_map|registrador~46_combout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout ) # ((!\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\ula_map|port_map_sub|A1|A1|cout~0_combout ) # 
// (\banco_registradores_map|registrador~45_combout ))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & (\banco_registradores_map|registrador~45_combout  & !\ula_map|port_map_sub|A1|A1|cout~0_combout ))) ) ) # ( 
// !\banco_registradores_map|registrador~46_combout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\ula_map|port_map_sub|A1|A1|cout~0_combout ) # (\banco_registradores_map|registrador~45_combout 
// ))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & (\banco_registradores_map|registrador~45_combout  & !\ula_map|port_map_sub|A1|A1|cout~0_combout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\banco_registradores_map|registrador~45_combout ),
	.datac(!\ula_map|port_map_sub|A1|A1|cout~0_combout ),
	.datad(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datae(!\banco_registradores_map|registrador~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_sub|A1|A3|cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_sub|A1|A3|cout~0 .extended_lut = "off";
defparam \ula_map|port_map_sub|A1|A3|cout~0 .lut_mask = 64'hB200FFB2B200FFB2;
defparam \ula_map|port_map_sub|A1|A3|cout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_adder|A3|cout (
// Equation(s):
// \ula_map|port_map_adder|A3|cout~combout  = ( \banco_registradores_map|registrador~46_combout  & ( ((!\multiplexador_2x1_map|out_port[2]~2_combout  & (\banco_registradores_map|registrador~45_combout  & \ula_map|port_map_adder|A1|cout~combout )) # 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_adder|A1|cout~combout ) # (\banco_registradores_map|registrador~45_combout )))) # (\multiplexador_2x1_map|out_port[3]~3_combout ) ) ) # ( !\banco_registradores_map|registrador~46_combout 
//  & ( (\multiplexador_2x1_map|out_port[3]~3_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & (\banco_registradores_map|registrador~45_combout  & \ula_map|port_map_adder|A1|cout~combout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & 
// ((\ula_map|port_map_adder|A1|cout~combout ) # (\banco_registradores_map|registrador~45_combout ))))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\banco_registradores_map|registrador~45_combout ),
	.datac(!\ula_map|port_map_adder|A1|cout~combout ),
	.datad(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datae(!\banco_registradores_map|registrador~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_adder|A3|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_adder|A3|cout .extended_lut = "off";
defparam \ula_map|port_map_adder|A3|cout .lut_mask = 64'h001717FF001717FF;
defparam \ula_map|port_map_adder|A3|cout .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux7~2 (
// Equation(s):
// \ula_map|Mux7~2_combout  = ( !\memoria_rom_port_map|Mux0~0_combout  & ( (!\memoria_rom_port_map|Mux0~1_combout  & (!\banco_registradores_map|registrador~47_combout  $ (((!\multiplexador_2x1_map|out_port[4]~4_combout  $ 
// (\ula_map|port_map_adder|A3|cout~combout )) # (\memoria_rom_port_map|Mux1~0_combout ))))) ) ) # ( \memoria_rom_port_map|Mux0~0_combout  & ( (!\memoria_rom_port_map|Mux0~1_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  $ 
// (((!\banco_registradores_map|registrador~47_combout  $ (!\ula_map|port_map_sub|A1|A3|cout~0_combout )) # (\memoria_rom_port_map|Mux1~0_combout ))))) ) )

	.dataa(!\banco_registradores_map|registrador~47_combout ),
	.datab(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datac(!\ula_map|port_map_sub|A1|A3|cout~0_combout ),
	.datad(!\memoria_rom_port_map|Mux1~0_combout ),
	.datae(!\memoria_rom_port_map|Mux0~0_combout ),
	.dataf(!\memoria_rom_port_map|Mux0~1_combout ),
	.datag(!\ula_map|port_map_adder|A3|cout~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux7~2 .extended_lut = "on";
defparam \ula_map|Mux7~2 .lut_mask = 64'h6955963300000000;
defparam \ula_map|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[4]~4 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[4]~4_combout  = ( \unidade_controle_map|Mux2~0_combout  & ( \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( ((\ula_map|Mux7~0_combout  & ((\ula_map|port_map_multi|out_port[4]~3_combout ) # 
// (\ula_map|port_map_multi|out_port[4]~2_combout )))) # (\ula_map|Mux7~2_combout ) ) ) ) # ( !\unidade_controle_map|Mux2~0_combout  & ( \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  ) ) # ( \unidade_controle_map|Mux2~0_combout  & ( 
// !\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( ((\ula_map|Mux7~0_combout  & ((\ula_map|port_map_multi|out_port[4]~3_combout ) # (\ula_map|port_map_multi|out_port[4]~2_combout )))) # (\ula_map|Mux7~2_combout ) ) ) )

	.dataa(!\ula_map|Mux7~0_combout ),
	.datab(!\ula_map|port_map_multi|out_port[4]~2_combout ),
	.datac(!\ula_map|port_map_multi|out_port[4]~3_combout ),
	.datad(!\ula_map|Mux7~2_combout ),
	.datae(!\unidade_controle_map|Mux2~0_combout ),
	.dataf(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[4]~4 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[4]~4 .lut_mask = 64'h000015FFFFFF15FF;
defparam \multiplexador_2x1_ram_map|out_port[4]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~15 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~15 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~15 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[4]~4 (
// Equation(s):
// \multiplexador_2x1_map|out_port[4]~4_combout  = ( \banco_registradores_map|registrador~23_q  & ( (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~15_q ) # 
// (\memoria_rom_port_map|Mux6~0_combout )))) ) ) # ( !\banco_registradores_map|registrador~23_q  & ( (!\memoria_rom_port_map|Mux6~0_combout  & (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & 
// \banco_registradores_map|registrador~15_q ))) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~15_q ),
	.datae(!\banco_registradores_map|registrador~23_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[4]~4 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[4]~4 .lut_mask = 64'h0008040C0008040C;
defparam \multiplexador_2x1_map|out_port[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add7~1 (
// Equation(s):
// \ula_map|port_map_multi|Add7~1_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~4_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// ((\ula_map|port_map_multi|Add5~5_sumout ))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (\ula_map|port_map_multi|produto~4_combout )))) ) + ( \banco_registradores_map|registrador~43_combout  ) + ( !VCC ))
// \ula_map|port_map_multi|Add7~2  = CARRY(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~4_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// ((\ula_map|port_map_multi|Add5~5_sumout ))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (\ula_map|port_map_multi|produto~4_combout )))) ) + ( \banco_registradores_map|registrador~43_combout  ) + ( !VCC ))

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|produto~4_combout ),
	.datad(!\ula_map|port_map_multi|Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add7~1_sumout ),
	.cout(\ula_map|port_map_multi|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add7~1 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add7~1 .lut_mask = 64'h0000FF0000000B4F;
defparam \ula_map|port_map_multi|Add7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|out_port[4]~2 (
// Equation(s):
// \ula_map|port_map_multi|out_port[4]~2_combout  = (\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & \ula_map|port_map_multi|Add7~1_sumout ))

	.dataa(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datab(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datac(!\ula_map|port_map_multi|Add7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|out_port[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|out_port[4]~2 .extended_lut = "off";
defparam \ula_map|port_map_multi|out_port[4]~2 .lut_mask = 64'h0404040404040404;
defparam \ula_map|port_map_multi|out_port[4]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux7~1 (
// Equation(s):
// \ula_map|Mux7~1_combout  = ((\ula_map|Mux7~0_combout  & ((\ula_map|port_map_multi|out_port[4]~3_combout ) # (\ula_map|port_map_multi|out_port[4]~2_combout )))) # (\ula_map|Mux7~2_combout )

	.dataa(!\ula_map|Mux7~0_combout ),
	.datab(!\ula_map|port_map_multi|out_port[4]~2_combout ),
	.datac(!\ula_map|port_map_multi|out_port[4]~3_combout ),
	.datad(!\ula_map|Mux7~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux7~1 .extended_lut = "off";
defparam \ula_map|Mux7~1 .lut_mask = 64'h15FF15FF15FF15FF;
defparam \ula_map|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[5]~5 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[5]~5_combout  = (!\unidade_controle_map|Mux2~0_combout  & ((\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\unidade_controle_map|Mux2~0_combout  & (\ula_map|Mux6~2_combout ))

	.dataa(!\ula_map|Mux6~2_combout ),
	.datab(!\unidade_controle_map|Mux2~0_combout ),
	.datac(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[5]~5 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[5]~5 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \multiplexador_2x1_ram_map|out_port[5]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~24 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~24 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~24 .power_up = "low";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~16 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~16 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~16 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[5]~5 (
// Equation(s):
// \multiplexador_2x1_map|out_port[5]~5_combout  = ( \banco_registradores_map|registrador~16_q  & ( (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & ((!\memoria_rom_port_map|Mux6~0_combout ) # 
// (\banco_registradores_map|registrador~24_q )))) ) ) # ( !\banco_registradores_map|registrador~16_q  & ( (\memoria_rom_port_map|Mux6~0_combout  & (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & 
// \banco_registradores_map|registrador~24_q ))) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~24_q ),
	.datae(!\banco_registradores_map|registrador~16_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[5]~5 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[5]~5 .lut_mask = 64'h0004080C0004080C;
defparam \multiplexador_2x1_map|out_port[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~21 (
// Equation(s):
// \ula_map|port_map_multi|Add0~21_sumout  = SUM(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~16_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~24_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~18  ))
// \ula_map|port_map_multi|Add0~22  = CARRY(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~16_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~24_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~18  ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~24_q ),
	.datad(!\banco_registradores_map|registrador~16_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add0~21_sumout ),
	.cout(\ula_map|port_map_multi|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~21 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~21 .lut_mask = 64'h0000FFFF0000FA50;
defparam \ula_map|port_map_multi|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add1~17 (
// Equation(s):
// \ula_map|port_map_multi|Add1~17_sumout  = SUM(( \banco_registradores_map|registrador~47_combout  ) + ( (\ula_map|port_map_multi|Add0~21_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~14  ))
// \ula_map|port_map_multi|Add1~18  = CARRY(( \banco_registradores_map|registrador~47_combout  ) + ( (\ula_map|port_map_multi|Add0~21_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~14  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~47_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~21_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add1~17_sumout ),
	.cout(\ula_map|port_map_multi|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add1~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add1~17 .lut_mask = 64'h0000FFD8000000FF;
defparam \ula_map|port_map_multi|Add1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~17 (
// Equation(s):
// \ula_map|port_map_multi|Add2~17_sumout  = SUM(( !\banco_registradores_map|registrador~47_combout  ) + ( (\ula_map|port_map_multi|Add0~21_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~14  ))
// \ula_map|port_map_multi|Add2~18  = CARRY(( !\banco_registradores_map|registrador~47_combout  ) + ( (\ula_map|port_map_multi|Add0~21_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~14  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~47_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~21_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add2~17_sumout ),
	.cout(\ula_map|port_map_multi|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~17 .lut_mask = 64'h0000FFD80000FF00;
defparam \ula_map|port_map_multi|Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~28 (
// Equation(s):
// \ula_map|port_map_multi|produto~28_combout  = (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add2~17_sumout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// (((\ula_map|port_map_multi|Add0~21_sumout ))))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~21_sumout ),
	.datad(!\ula_map|port_map_multi|Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~28 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~28 .lut_mask = 64'h0527052705270527;
defparam \ula_map|port_map_multi|produto~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add3~13 (
// Equation(s):
// \ula_map|port_map_multi|Add3~13_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~28_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~17_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~28_combout ))))) ) + ( \banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add3~10  ))
// \ula_map|port_map_multi|Add3~14  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~28_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~17_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~28_combout ))))) ) + ( \banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add3~10  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~17_sumout ),
	.datad(!\ula_map|port_map_multi|produto~28_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~46_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add3~13_sumout ),
	.cout(\ula_map|port_map_multi|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add3~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add3~13 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add4~13 (
// Equation(s):
// \ula_map|port_map_multi|Add4~13_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~28_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~17_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~28_combout ))))) ) + ( !\banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add4~10  ))
// \ula_map|port_map_multi|Add4~14  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~28_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~17_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~28_combout ))))) ) + ( !\banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add4~10  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~17_sumout ),
	.datad(!\ula_map|port_map_multi|produto~28_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~46_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add4~13_sumout ),
	.cout(\ula_map|port_map_multi|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add4~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add4~13 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~5 (
// Equation(s):
// \ula_map|port_map_multi|produto~5_combout  = ( \ula_map|port_map_multi|Add2~17_sumout  & ( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout )) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~17_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~21_sumout )))) ) ) # ( !\ula_map|port_map_multi|Add2~17_sumout  & ( 
// (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~17_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~21_sumout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~21_sumout ),
	.datad(!\ula_map|port_map_multi|Add1~17_sumout ),
	.datae(!\ula_map|port_map_multi|Add2~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~5 .lut_mask = 64'h0145236701452367;
defparam \ula_map|port_map_multi|produto~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~27 (
// Equation(s):
// \ula_map|port_map_multi|produto~27_combout  = (!\ula_map|port_map_multi|process_0~2_combout  & ((\ula_map|port_map_multi|produto~5_combout ))) # (\ula_map|port_map_multi|process_0~2_combout  & (\ula_map|port_map_multi|Add4~13_sumout ))

	.dataa(!\ula_map|port_map_multi|process_0~2_combout ),
	.datab(!\ula_map|port_map_multi|Add4~13_sumout ),
	.datac(!\ula_map|port_map_multi|produto~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~27 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \ula_map|port_map_multi|produto~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add5~9 (
// Equation(s):
// \ula_map|port_map_multi|Add5~9_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~27_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~13_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~27_combout ))))) ) + ( \banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add5~6  ))
// \ula_map|port_map_multi|Add5~10  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~27_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~13_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~27_combout ))))) ) + ( \banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add5~6  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~13_sumout ),
	.datad(!\ula_map|port_map_multi|produto~27_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~45_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add5~9_sumout ),
	.cout(\ula_map|port_map_multi|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add5~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add5~9 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add6~9 (
// Equation(s):
// \ula_map|port_map_multi|Add6~9_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~27_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~13_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~27_combout ))))) ) + ( !\banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add6~6  ))
// \ula_map|port_map_multi|Add6~10  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~27_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~13_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~27_combout ))))) ) + ( !\banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add6~6  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~13_sumout ),
	.datad(!\ula_map|port_map_multi|produto~27_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~45_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add6~9_sumout ),
	.cout(\ula_map|port_map_multi|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add6~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add6~9 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add6~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~6 (
// Equation(s):
// \ula_map|port_map_multi|produto~6_combout  = ( \ula_map|port_map_multi|produto~5_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout ) # ((\ula_map|port_map_multi|Add4~13_sumout )))) # 
// (\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|Add3~13_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~5_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|Add4~13_sumout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  & (\ula_map|port_map_multi|Add3~13_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~13_sumout ),
	.datad(!\ula_map|port_map_multi|Add4~13_sumout ),
	.datae(!\ula_map|port_map_multi|produto~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~6 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~6 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~26 (
// Equation(s):
// \ula_map|port_map_multi|produto~26_combout  = (!\ula_map|port_map_multi|process_0~3_combout  & ((\ula_map|port_map_multi|produto~6_combout ))) # (\ula_map|port_map_multi|process_0~3_combout  & (\ula_map|port_map_multi|Add6~9_sumout ))

	.dataa(!\ula_map|port_map_multi|process_0~3_combout ),
	.datab(!\ula_map|port_map_multi|Add6~9_sumout ),
	.datac(!\ula_map|port_map_multi|produto~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~26 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \ula_map|port_map_multi|produto~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add7~5 (
// Equation(s):
// \ula_map|port_map_multi|Add7~5_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~26_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~9_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~26_combout ))))) ) + ( \banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add7~2  ))
// \ula_map|port_map_multi|Add7~6  = CARRY(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~26_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~9_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~26_combout ))))) ) + ( \banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add7~2  ))

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~26_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~44_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add7~5_sumout ),
	.cout(\ula_map|port_map_multi|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add7~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add7~5 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add8~5 (
// Equation(s):
// \ula_map|port_map_multi|Add8~5_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~26_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~9_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~26_combout ))))) ) + ( !\banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add8~2  ))
// \ula_map|port_map_multi|Add8~6  = CARRY(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~26_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~9_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~26_combout ))))) ) + ( !\banco_registradores_map|registrador~44_combout  ) + ( \ula_map|port_map_multi|Add8~2  ))

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~9_sumout ),
	.datad(!\ula_map|port_map_multi|produto~26_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~44_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add8~5_sumout ),
	.cout(\ula_map|port_map_multi|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add8~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add8~5 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~7 (
// Equation(s):
// \ula_map|port_map_multi|produto~7_combout  = ( \ula_map|port_map_multi|produto~6_combout  & ( (!\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout ) # ((\ula_map|port_map_multi|Add6~9_sumout )))) # 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|Add5~9_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~6_combout  & ( (!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|Add6~9_sumout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & (!\multiplexador_2x1_map|out_port[3]~3_combout  & (\ula_map|port_map_multi|Add5~9_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~9_sumout ),
	.datad(!\ula_map|port_map_multi|Add6~9_sumout ),
	.datae(!\ula_map|port_map_multi|produto~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~7 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~7 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~8 (
// Equation(s):
// \ula_map|port_map_multi|produto~8_combout  = ( \ula_map|port_map_multi|produto~7_combout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout ) # ((\ula_map|port_map_multi|Add8~5_sumout )))) # 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & (((\ula_map|port_map_multi|Add7~5_sumout )) # (\multiplexador_2x1_map|out_port[4]~4_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~7_combout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\multiplexador_2x1_map|out_port[4]~4_combout  & ((\ula_map|port_map_multi|Add8~5_sumout )))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & (\ula_map|port_map_multi|Add7~5_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datab(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datac(!\ula_map|port_map_multi|Add7~5_sumout ),
	.datad(!\ula_map|port_map_multi|Add8~5_sumout ),
	.datae(!\ula_map|port_map_multi|produto~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~8 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~8 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~48 (
// Equation(s):
// \banco_registradores_map|registrador~48_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & ((\banco_registradores_map|registrador~16_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (\banco_registradores_map|registrador~24_q ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~24_q ),
	.datac(!\banco_registradores_map|registrador~16_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~48 .extended_lut = "off";
defparam \banco_registradores_map|registrador~48 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \banco_registradores_map|registrador~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux6~0 (
// Equation(s):
// \ula_map|Mux6~0_combout  = ( \ula_map|port_map_adder|A3|cout~combout  & ( (!\banco_registradores_map|registrador~47_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # 
// (\ula_map|port_map_sub|A1|A3|cout~0_combout )))) # (\banco_registradores_map|registrador~47_combout  & (\memoria_rom_port_map|Mux0~0_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout ) # (\ula_map|port_map_sub|A1|A3|cout~0_combout )))) ) ) # ( 
// !\ula_map|port_map_adder|A3|cout~combout  & ( (!\banco_registradores_map|registrador~47_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # ((!\multiplexador_2x1_map|out_port[4]~4_combout  & \ula_map|port_map_sub|A1|A3|cout~0_combout )))) # 
// (\banco_registradores_map|registrador~47_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout ) # ((\memoria_rom_port_map|Mux0~0_combout  & \ula_map|port_map_sub|A1|A3|cout~0_combout )))) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datac(!\banco_registradores_map|registrador~47_combout ),
	.datad(!\ula_map|port_map_sub|A1|A3|cout~0_combout ),
	.datae(!\ula_map|port_map_adder|A3|cout~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux6~0 .extended_lut = "off";
defparam \ula_map|Mux6~0 .lut_mask = 64'hACED84C5ACED84C5;
defparam \ula_map|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux6~1 (
// Equation(s):
// \ula_map|Mux6~1_combout  = ( \banco_registradores_map|registrador~48_combout  & ( \ula_map|Mux6~0_combout  & ( (!\memoria_rom_port_map|Mux0~1_combout  & ((!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[5]~5_combout ))) # 
// (\memoria_rom_port_map|Mux1~0_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # (\multiplexador_2x1_map|out_port[5]~5_combout ))))) ) ) ) # ( !\banco_registradores_map|registrador~48_combout  & ( \ula_map|Mux6~0_combout  & ( 
// (!\memoria_rom_port_map|Mux0~1_combout  & (\multiplexador_2x1_map|out_port[5]~5_combout  & ((!\memoria_rom_port_map|Mux1~0_combout ) # (\memoria_rom_port_map|Mux0~0_combout )))) ) ) ) # ( \banco_registradores_map|registrador~48_combout  & ( 
// !\ula_map|Mux6~0_combout  & ( (!\memoria_rom_port_map|Mux0~1_combout  & (((!\memoria_rom_port_map|Mux0~0_combout  & \memoria_rom_port_map|Mux1~0_combout )) # (\multiplexador_2x1_map|out_port[5]~5_combout ))) ) ) ) # ( 
// !\banco_registradores_map|registrador~48_combout  & ( !\ula_map|Mux6~0_combout  & ( (!\memoria_rom_port_map|Mux0~1_combout  & ((!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[5]~5_combout ))) # 
// (\memoria_rom_port_map|Mux1~0_combout  & (\memoria_rom_port_map|Mux0~0_combout  & \multiplexador_2x1_map|out_port[5]~5_combout )))) ) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\memoria_rom_port_map|Mux1~0_combout ),
	.datac(!\memoria_rom_port_map|Mux0~1_combout ),
	.datad(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datae(!\banco_registradores_map|registrador~48_combout ),
	.dataf(!\ula_map|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux6~1 .extended_lut = "off";
defparam \ula_map|Mux6~1 .lut_mask = 64'hC01020F000D0E030;
defparam \ula_map|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux6~2 (
// Equation(s):
// \ula_map|Mux6~2_combout  = ( \ula_map|port_map_multi|produto~8_combout  & ( \ula_map|Mux6~1_combout  ) ) # ( !\ula_map|port_map_multi|produto~8_combout  & ( \ula_map|Mux6~1_combout  ) ) # ( \ula_map|port_map_multi|produto~8_combout  & ( 
// !\ula_map|Mux6~1_combout  & ( (\ula_map|Mux7~0_combout  & ((!\banco_registradores_map|registrador~43_combout ) # (!\multiplexador_2x1_map|out_port[4]~4_combout  $ (\multiplexador_2x1_map|out_port[5]~5_combout )))) ) ) ) # ( 
// !\ula_map|port_map_multi|produto~8_combout  & ( !\ula_map|Mux6~1_combout  & ( (\banco_registradores_map|registrador~43_combout  & (\ula_map|Mux7~0_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  $ (!\multiplexador_2x1_map|out_port[5]~5_combout 
// )))) ) ) )

	.dataa(!\banco_registradores_map|registrador~43_combout ),
	.datab(!\ula_map|Mux7~0_combout ),
	.datac(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datad(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datae(!\ula_map|port_map_multi|produto~8_combout ),
	.dataf(!\ula_map|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux6~2 .extended_lut = "off";
defparam \ula_map|Mux6~2 .lut_mask = 64'h01103223FFFFFFFF;
defparam \ula_map|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[6]~6 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[6]~6_combout  = (!\unidade_controle_map|Mux2~0_combout  & ((\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\unidade_controle_map|Mux2~0_combout  & (\ula_map|Mux5~1_combout ))

	.dataa(!\ula_map|Mux5~1_combout ),
	.datab(!\unidade_controle_map|Mux2~0_combout ),
	.datac(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[6]~6 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[6]~6 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \multiplexador_2x1_ram_map|out_port[6]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~25 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~25 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~25 .power_up = "low";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~17 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~17 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~17 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~25 (
// Equation(s):
// \ula_map|port_map_multi|Add0~25_sumout  = SUM(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~17_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~25_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~22  ))
// \ula_map|port_map_multi|Add0~26  = CARRY(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~17_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~25_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~22  ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~25_q ),
	.datad(!\banco_registradores_map|registrador~17_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add0~25_sumout ),
	.cout(\ula_map|port_map_multi|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~25 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~25 .lut_mask = 64'h0000FFFF0000FA50;
defparam \ula_map|port_map_multi|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add1~21 (
// Equation(s):
// \ula_map|port_map_multi|Add1~21_sumout  = SUM(( \banco_registradores_map|registrador~48_combout  ) + ( (\ula_map|port_map_multi|Add0~25_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~18  ))
// \ula_map|port_map_multi|Add1~22  = CARRY(( \banco_registradores_map|registrador~48_combout  ) + ( (\ula_map|port_map_multi|Add0~25_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~18  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~48_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~25_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add1~21_sumout ),
	.cout(\ula_map|port_map_multi|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add1~21 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add1~21 .lut_mask = 64'h0000FFD8000000FF;
defparam \ula_map|port_map_multi|Add1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~21 (
// Equation(s):
// \ula_map|port_map_multi|Add2~21_sumout  = SUM(( !\banco_registradores_map|registrador~48_combout  ) + ( (\ula_map|port_map_multi|Add0~25_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~18  ))
// \ula_map|port_map_multi|Add2~22  = CARRY(( !\banco_registradores_map|registrador~48_combout  ) + ( (\ula_map|port_map_multi|Add0~25_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~18  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~48_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~25_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add2~21_sumout ),
	.cout(\ula_map|port_map_multi|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~21 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~21 .lut_mask = 64'h0000FFD80000FF00;
defparam \ula_map|port_map_multi|Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~31 (
// Equation(s):
// \ula_map|port_map_multi|produto~31_combout  = (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add2~21_sumout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// (((\ula_map|port_map_multi|Add0~25_sumout ))))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~25_sumout ),
	.datad(!\ula_map|port_map_multi|Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~31 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~31 .lut_mask = 64'h0527052705270527;
defparam \ula_map|port_map_multi|produto~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add3~17 (
// Equation(s):
// \ula_map|port_map_multi|Add3~17_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~31_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~21_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~31_combout ))))) ) + ( \banco_registradores_map|registrador~47_combout  ) + ( \ula_map|port_map_multi|Add3~14  ))
// \ula_map|port_map_multi|Add3~18  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~31_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~21_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~31_combout ))))) ) + ( \banco_registradores_map|registrador~47_combout  ) + ( \ula_map|port_map_multi|Add3~14  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~21_sumout ),
	.datad(!\ula_map|port_map_multi|produto~31_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~47_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add3~17_sumout ),
	.cout(\ula_map|port_map_multi|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add3~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add3~17 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add4~17 (
// Equation(s):
// \ula_map|port_map_multi|Add4~17_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~31_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~21_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~31_combout ))))) ) + ( !\banco_registradores_map|registrador~47_combout  ) + ( \ula_map|port_map_multi|Add4~14  ))
// \ula_map|port_map_multi|Add4~18  = CARRY(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~31_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~21_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~31_combout ))))) ) + ( !\banco_registradores_map|registrador~47_combout  ) + ( \ula_map|port_map_multi|Add4~14  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~21_sumout ),
	.datad(!\ula_map|port_map_multi|produto~31_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~47_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add4~17_sumout ),
	.cout(\ula_map|port_map_multi|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add4~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add4~17 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~9 (
// Equation(s):
// \ula_map|port_map_multi|produto~9_combout  = ( \ula_map|port_map_multi|Add2~21_sumout  & ( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout )) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~21_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~25_sumout )))) ) ) # ( !\ula_map|port_map_multi|Add2~21_sumout  & ( 
// (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~21_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~25_sumout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~25_sumout ),
	.datad(!\ula_map|port_map_multi|Add1~21_sumout ),
	.datae(!\ula_map|port_map_multi|Add2~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~9 .lut_mask = 64'h0145236701452367;
defparam \ula_map|port_map_multi|produto~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~30 (
// Equation(s):
// \ula_map|port_map_multi|produto~30_combout  = (!\ula_map|port_map_multi|process_0~2_combout  & ((\ula_map|port_map_multi|produto~9_combout ))) # (\ula_map|port_map_multi|process_0~2_combout  & (\ula_map|port_map_multi|Add4~17_sumout ))

	.dataa(!\ula_map|port_map_multi|process_0~2_combout ),
	.datab(!\ula_map|port_map_multi|Add4~17_sumout ),
	.datac(!\ula_map|port_map_multi|produto~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~30 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \ula_map|port_map_multi|produto~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add5~13 (
// Equation(s):
// \ula_map|port_map_multi|Add5~13_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~30_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~17_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~30_combout ))))) ) + ( \banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add5~10  ))
// \ula_map|port_map_multi|Add5~14  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~30_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~17_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~30_combout ))))) ) + ( \banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add5~10  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~17_sumout ),
	.datad(!\ula_map|port_map_multi|produto~30_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~46_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add5~13_sumout ),
	.cout(\ula_map|port_map_multi|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add5~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add5~13 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add6~13 (
// Equation(s):
// \ula_map|port_map_multi|Add6~13_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~30_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~17_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~30_combout ))))) ) + ( !\banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add6~10  ))
// \ula_map|port_map_multi|Add6~14  = CARRY(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~30_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~17_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~30_combout ))))) ) + ( !\banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add6~10  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~17_sumout ),
	.datad(!\ula_map|port_map_multi|produto~30_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~46_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add6~13_sumout ),
	.cout(\ula_map|port_map_multi|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add6~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add6~13 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add6~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~10 (
// Equation(s):
// \ula_map|port_map_multi|produto~10_combout  = ( \ula_map|port_map_multi|produto~9_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout ) # ((\ula_map|port_map_multi|Add4~17_sumout )))) # 
// (\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|Add3~17_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~9_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|Add4~17_sumout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  & (\ula_map|port_map_multi|Add3~17_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~17_sumout ),
	.datad(!\ula_map|port_map_multi|Add4~17_sumout ),
	.datae(!\ula_map|port_map_multi|produto~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~10 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~10 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~29 (
// Equation(s):
// \ula_map|port_map_multi|produto~29_combout  = (!\ula_map|port_map_multi|process_0~3_combout  & ((\ula_map|port_map_multi|produto~10_combout ))) # (\ula_map|port_map_multi|process_0~3_combout  & (\ula_map|port_map_multi|Add6~13_sumout ))

	.dataa(!\ula_map|port_map_multi|process_0~3_combout ),
	.datab(!\ula_map|port_map_multi|Add6~13_sumout ),
	.datac(!\ula_map|port_map_multi|produto~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~29 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \ula_map|port_map_multi|produto~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add7~9 (
// Equation(s):
// \ula_map|port_map_multi|Add7~9_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~29_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~13_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~29_combout ))))) ) + ( \banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add7~6  ))
// \ula_map|port_map_multi|Add7~10  = CARRY(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~29_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~13_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~29_combout ))))) ) + ( \banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add7~6  ))

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~13_sumout ),
	.datad(!\ula_map|port_map_multi|produto~29_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~45_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add7~9_sumout ),
	.cout(\ula_map|port_map_multi|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add7~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add7~9 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add7~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add8~9 (
// Equation(s):
// \ula_map|port_map_multi|Add8~9_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~29_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~13_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~29_combout ))))) ) + ( !\banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add8~6  ))
// \ula_map|port_map_multi|Add8~10  = CARRY(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~29_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~13_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~29_combout ))))) ) + ( !\banco_registradores_map|registrador~45_combout  ) + ( \ula_map|port_map_multi|Add8~6  ))

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~13_sumout ),
	.datad(!\ula_map|port_map_multi|produto~29_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~45_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add8~9_sumout ),
	.cout(\ula_map|port_map_multi|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add8~9 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add8~9 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add8~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~11 (
// Equation(s):
// \ula_map|port_map_multi|produto~11_combout  = ( \ula_map|port_map_multi|produto~10_combout  & ( (!\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout ) # ((\ula_map|port_map_multi|Add6~13_sumout )))) # 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|Add5~13_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~10_combout  & ( (!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|Add6~13_sumout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & (!\multiplexador_2x1_map|out_port[3]~3_combout  & (\ula_map|port_map_multi|Add5~13_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~13_sumout ),
	.datad(!\ula_map|port_map_multi|Add6~13_sumout ),
	.datae(!\ula_map|port_map_multi|produto~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~11 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~11 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~12 (
// Equation(s):
// \ula_map|port_map_multi|produto~12_combout  = ( \ula_map|port_map_multi|produto~11_combout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout ) # ((\ula_map|port_map_multi|Add8~9_sumout )))) # 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & (((\ula_map|port_map_multi|Add7~9_sumout )) # (\multiplexador_2x1_map|out_port[4]~4_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~11_combout  & ( (!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\multiplexador_2x1_map|out_port[4]~4_combout  & ((\ula_map|port_map_multi|Add8~9_sumout )))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & (\ula_map|port_map_multi|Add7~9_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datab(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datac(!\ula_map|port_map_multi|Add7~9_sumout ),
	.datad(!\ula_map|port_map_multi|Add8~9_sumout ),
	.datae(!\ula_map|port_map_multi|produto~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~12 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~12 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~13 (
// Equation(s):
// \ula_map|port_map_multi|produto~13_combout  = ( \ula_map|port_map_multi|produto~8_combout  & ( \ula_map|port_map_multi|produto~12_combout  & ( (!\multiplexador_2x1_map|out_port[4]~4_combout  & (((!\banco_registradores_map|registrador~44_combout ) # 
// (!\multiplexador_2x1_map|out_port[5]~5_combout )))) # (\multiplexador_2x1_map|out_port[4]~4_combout  & ((!\banco_registradores_map|registrador~43_combout  $ (\banco_registradores_map|registrador~44_combout )) # 
// (\multiplexador_2x1_map|out_port[5]~5_combout ))) ) ) ) # ( !\ula_map|port_map_multi|produto~8_combout  & ( \ula_map|port_map_multi|produto~12_combout  & ( (!\multiplexador_2x1_map|out_port[4]~4_combout  & ((!\multiplexador_2x1_map|out_port[5]~5_combout ) 
// # (!\banco_registradores_map|registrador~43_combout  $ (\banco_registradores_map|registrador~44_combout )))) # (\multiplexador_2x1_map|out_port[4]~4_combout  & (((!\banco_registradores_map|registrador~44_combout ) # 
// (\multiplexador_2x1_map|out_port[5]~5_combout )))) ) ) ) # ( \ula_map|port_map_multi|produto~8_combout  & ( !\ula_map|port_map_multi|produto~12_combout  & ( (!\multiplexador_2x1_map|out_port[4]~4_combout  & 
// (((\banco_registradores_map|registrador~44_combout  & \multiplexador_2x1_map|out_port[5]~5_combout )))) # (\multiplexador_2x1_map|out_port[4]~4_combout  & (!\multiplexador_2x1_map|out_port[5]~5_combout  & (!\banco_registradores_map|registrador~43_combout  
// $ (!\banco_registradores_map|registrador~44_combout )))) ) ) ) # ( !\ula_map|port_map_multi|produto~8_combout  & ( !\ula_map|port_map_multi|produto~12_combout  & ( (!\multiplexador_2x1_map|out_port[4]~4_combout  & 
// (\multiplexador_2x1_map|out_port[5]~5_combout  & (!\banco_registradores_map|registrador~43_combout  $ (!\banco_registradores_map|registrador~44_combout )))) # (\multiplexador_2x1_map|out_port[4]~4_combout  & 
// (((\banco_registradores_map|registrador~44_combout  & !\multiplexador_2x1_map|out_port[5]~5_combout )))) ) ) )

	.dataa(!\banco_registradores_map|registrador~43_combout ),
	.datab(!\banco_registradores_map|registrador~44_combout ),
	.datac(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datad(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datae(!\ula_map|port_map_multi|produto~8_combout ),
	.dataf(!\ula_map|port_map_multi|produto~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~13 .lut_mask = 64'h03600630FC9FF9CF;
defparam \ula_map|port_map_multi|produto~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~49 (
// Equation(s):
// \banco_registradores_map|registrador~49_combout  = (!\memoria_rom_port_map|Mux5~0_combout  & ((!\memoria_rom_port_map|Mux6~0_combout  & ((\banco_registradores_map|registrador~17_q ))) # (\memoria_rom_port_map|Mux6~0_combout  & 
// (\banco_registradores_map|registrador~25_q ))))

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\banco_registradores_map|registrador~25_q ),
	.datad(!\banco_registradores_map|registrador~17_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~49 .extended_lut = "off";
defparam \banco_registradores_map|registrador~49 .lut_mask = 64'h048C048C048C048C;
defparam \banco_registradores_map|registrador~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|out_port[6]~4 (
// Equation(s):
// \ula_map|port_map_multi|out_port[6]~4_combout  = ( \banco_registradores_map|registrador~16_q  & ( \banco_registradores_map|registrador~49_combout  & ( (\unidade_controle_map|Mux7~0_combout  & (((\memoria_rom_port_map|Mux6~0_combout  & 
// !\banco_registradores_map|registrador~24_q )) # (\memoria_rom_port_map|Mux5~0_combout ))) ) ) ) # ( !\banco_registradores_map|registrador~16_q  & ( \banco_registradores_map|registrador~49_combout  & ( (\unidade_controle_map|Mux7~0_combout  & 
// ((!\memoria_rom_port_map|Mux6~0_combout ) # ((!\banco_registradores_map|registrador~24_q ) # (\memoria_rom_port_map|Mux5~0_combout )))) ) ) ) # ( \banco_registradores_map|registrador~16_q  & ( !\banco_registradores_map|registrador~49_combout  & ( 
// (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & ((!\memoria_rom_port_map|Mux6~0_combout ) # (\banco_registradores_map|registrador~24_q )))) ) ) ) # ( !\banco_registradores_map|registrador~16_q  & ( 
// !\banco_registradores_map|registrador~49_combout  & ( (\memoria_rom_port_map|Mux6~0_combout  & (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & \banco_registradores_map|registrador~24_q ))) ) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~24_q ),
	.datae(!\banco_registradores_map|registrador~16_q ),
	.dataf(!\banco_registradores_map|registrador~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|out_port[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|out_port[6]~4 .extended_lut = "off";
defparam \ula_map|port_map_multi|out_port[6]~4 .lut_mask = 64'h0004080C0F0B0703;
defparam \ula_map|port_map_multi|out_port[6]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[6]~6 (
// Equation(s):
// \multiplexador_2x1_map|out_port[6]~6_combout  = (\unidade_controle_map|Mux7~0_combout  & \banco_registradores_map|registrador~49_combout )

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\banco_registradores_map|registrador~49_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[6]~6 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[6]~6 .lut_mask = 64'h1111111111111111;
defparam \multiplexador_2x1_map|out_port[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \banco_registradores_map|registrador~50 (
// Equation(s):
// \banco_registradores_map|registrador~50_combout  = (!\memoria_rom_port_map|Mux4~0_combout  & ((\banco_registradores_map|registrador~17_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (\banco_registradores_map|registrador~25_q ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~25_q ),
	.datac(!\banco_registradores_map|registrador~17_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores_map|registrador~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores_map|registrador~50 .extended_lut = "off";
defparam \banco_registradores_map|registrador~50 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \banco_registradores_map|registrador~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_sub|A1|A5|cout~0 (
// Equation(s):
// \ula_map|port_map_sub|A1|A5|cout~0_combout  = ( \banco_registradores_map|registrador~48_combout  & ( (!\multiplexador_2x1_map|out_port[5]~5_combout ) # ((!\multiplexador_2x1_map|out_port[4]~4_combout  & ((\ula_map|port_map_sub|A1|A3|cout~0_combout ) # 
// (\banco_registradores_map|registrador~47_combout ))) # (\multiplexador_2x1_map|out_port[4]~4_combout  & (\banco_registradores_map|registrador~47_combout  & \ula_map|port_map_sub|A1|A3|cout~0_combout ))) ) ) # ( 
// !\banco_registradores_map|registrador~48_combout  & ( (!\multiplexador_2x1_map|out_port[5]~5_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout  & ((\ula_map|port_map_sub|A1|A3|cout~0_combout ) # (\banco_registradores_map|registrador~47_combout 
// ))) # (\multiplexador_2x1_map|out_port[4]~4_combout  & (\banco_registradores_map|registrador~47_combout  & \ula_map|port_map_sub|A1|A3|cout~0_combout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datab(!\banco_registradores_map|registrador~47_combout ),
	.datac(!\ula_map|port_map_sub|A1|A3|cout~0_combout ),
	.datad(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datae(!\banco_registradores_map|registrador~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_sub|A1|A5|cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_sub|A1|A5|cout~0 .extended_lut = "off";
defparam \ula_map|port_map_sub|A1|A5|cout~0 .lut_mask = 64'h2B00FF2B2B00FF2B;
defparam \ula_map|port_map_sub|A1|A5|cout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_adder|A5|cout (
// Equation(s):
// \ula_map|port_map_adder|A5|cout~combout  = ( \banco_registradores_map|registrador~48_combout  & ( ((!\multiplexador_2x1_map|out_port[4]~4_combout  & (\banco_registradores_map|registrador~47_combout  & \ula_map|port_map_adder|A3|cout~combout )) # 
// (\multiplexador_2x1_map|out_port[4]~4_combout  & ((\ula_map|port_map_adder|A3|cout~combout ) # (\banco_registradores_map|registrador~47_combout )))) # (\multiplexador_2x1_map|out_port[5]~5_combout ) ) ) # ( !\banco_registradores_map|registrador~48_combout 
//  & ( (\multiplexador_2x1_map|out_port[5]~5_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout  & (\banco_registradores_map|registrador~47_combout  & \ula_map|port_map_adder|A3|cout~combout )) # (\multiplexador_2x1_map|out_port[4]~4_combout  & 
// ((\ula_map|port_map_adder|A3|cout~combout ) # (\banco_registradores_map|registrador~47_combout ))))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datab(!\banco_registradores_map|registrador~47_combout ),
	.datac(!\ula_map|port_map_adder|A3|cout~combout ),
	.datad(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datae(!\banco_registradores_map|registrador~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_adder|A5|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_adder|A5|cout .extended_lut = "off";
defparam \ula_map|port_map_adder|A5|cout .lut_mask = 64'h001717FF001717FF;
defparam \ula_map|port_map_adder|A5|cout .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux5~0 (
// Equation(s):
// \ula_map|Mux5~0_combout  = ( \ula_map|port_map_sub|A1|A5|cout~0_combout  & ( \ula_map|port_map_adder|A5|cout~combout  & ( (!\memoria_rom_port_map|Mux0~0_combout  & (!\banco_registradores_map|registrador~50_combout  $ 
// (((\multiplexador_2x1_map|out_port[6]~6_combout ) # (\memoria_rom_port_map|Mux1~0_combout ))))) # (\memoria_rom_port_map|Mux0~0_combout  & (!\multiplexador_2x1_map|out_port[6]~6_combout  $ (((!\banco_registradores_map|registrador~50_combout ) # 
// (\memoria_rom_port_map|Mux1~0_combout ))))) ) ) ) # ( !\ula_map|port_map_sub|A1|A5|cout~0_combout  & ( \ula_map|port_map_adder|A5|cout~combout  & ( (!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[6]~6_combout  $ 
// (\banco_registradores_map|registrador~50_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & ((!\memoria_rom_port_map|Mux0~0_combout  & ((\banco_registradores_map|registrador~50_combout ))) # (\memoria_rom_port_map|Mux0~0_combout  & 
// (\multiplexador_2x1_map|out_port[6]~6_combout )))) ) ) ) # ( \ula_map|port_map_sub|A1|A5|cout~0_combout  & ( !\ula_map|port_map_adder|A5|cout~combout  & ( (!\memoria_rom_port_map|Mux1~0_combout  & ((!\multiplexador_2x1_map|out_port[6]~6_combout  $ 
// (!\banco_registradores_map|registrador~50_combout )))) # (\memoria_rom_port_map|Mux1~0_combout  & ((!\memoria_rom_port_map|Mux0~0_combout  & ((\banco_registradores_map|registrador~50_combout ))) # (\memoria_rom_port_map|Mux0~0_combout  & 
// (\multiplexador_2x1_map|out_port[6]~6_combout )))) ) ) ) # ( !\ula_map|port_map_sub|A1|A5|cout~0_combout  & ( !\ula_map|port_map_adder|A5|cout~combout  & ( (!\memoria_rom_port_map|Mux0~0_combout  & (!\banco_registradores_map|registrador~50_combout  $ 
// (((!\multiplexador_2x1_map|out_port[6]~6_combout ) # (\memoria_rom_port_map|Mux1~0_combout ))))) # (\memoria_rom_port_map|Mux0~0_combout  & (!\multiplexador_2x1_map|out_port[6]~6_combout  $ (((\banco_registradores_map|registrador~50_combout ) # 
// (\memoria_rom_port_map|Mux1~0_combout ))))) ) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\memoria_rom_port_map|Mux1~0_combout ),
	.datac(!\multiplexador_2x1_map|out_port[6]~6_combout ),
	.datad(!\banco_registradores_map|registrador~50_combout ),
	.datae(!\ula_map|port_map_sub|A1|A5|cout~0_combout ),
	.dataf(!\ula_map|port_map_adder|A5|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux5~0 .extended_lut = "off";
defparam \ula_map|Mux5~0 .lut_mask = 64'h49A70DE3C12F856B;
defparam \ula_map|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux5~1 (
// Equation(s):
// \ula_map|Mux5~1_combout  = ( \ula_map|port_map_multi|out_port[6]~4_combout  & ( \ula_map|Mux5~0_combout  & ( (!\memoria_rom_port_map|Mux0~1_combout ) # ((\ula_map|Mux7~0_combout  & (!\banco_registradores_map|registrador~43_combout  $ 
// (!\ula_map|port_map_multi|produto~13_combout )))) ) ) ) # ( !\ula_map|port_map_multi|out_port[6]~4_combout  & ( \ula_map|Mux5~0_combout  & ( (!\memoria_rom_port_map|Mux0~1_combout ) # ((\ula_map|Mux7~0_combout  & \ula_map|port_map_multi|produto~13_combout 
// )) ) ) ) # ( \ula_map|port_map_multi|out_port[6]~4_combout  & ( !\ula_map|Mux5~0_combout  & ( (\ula_map|Mux7~0_combout  & (!\banco_registradores_map|registrador~43_combout  $ (!\ula_map|port_map_multi|produto~13_combout ))) ) ) ) # ( 
// !\ula_map|port_map_multi|out_port[6]~4_combout  & ( !\ula_map|Mux5~0_combout  & ( (\ula_map|Mux7~0_combout  & \ula_map|port_map_multi|produto~13_combout ) ) ) )

	.dataa(!\memoria_rom_port_map|Mux0~1_combout ),
	.datab(!\banco_registradores_map|registrador~43_combout ),
	.datac(!\ula_map|Mux7~0_combout ),
	.datad(!\ula_map|port_map_multi|produto~13_combout ),
	.datae(!\ula_map|port_map_multi|out_port[6]~4_combout ),
	.dataf(!\ula_map|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux5~1 .extended_lut = "off";
defparam \ula_map|Mux5~1 .lut_mask = 64'h000F030CAAAFABAE;
defparam \ula_map|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~14 (
// Equation(s):
// \ula_map|port_map_multi|produto~14_combout  = (!\multiplexador_2x1_map|out_port[4]~4_combout  & \multiplexador_2x1_map|out_port[5]~5_combout )

	.dataa(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datab(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~14 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~14 .lut_mask = 64'h2222222222222222;
defparam \ula_map|port_map_multi|produto~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\unidade_controle_map|Mux6~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\unidade_controle_map|Mux2~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock_sonic~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula_map|Mux9~1_combout ,\ula_map|Mux10~2_combout ,\ula_map|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/sonic.ram0_memoria_ram_2c141c.hdl.mif";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memoria_ram:memoria_ram_map|altsyncram:ram_rtl_0|altsyncram_afu1:auto_generated|ALTSYNCRAM";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 3;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 7;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_ram_map|out_port[7]~7 (
// Equation(s):
// \multiplexador_2x1_ram_map|out_port[7]~7_combout  = (!\unidade_controle_map|Mux2~0_combout  & ((\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (\unidade_controle_map|Mux2~0_combout  & (\ula_map|Mux4~1_combout ))

	.dataa(!\unidade_controle_map|Mux2~0_combout ),
	.datab(!\ula_map|Mux4~1_combout ),
	.datac(!\memoria_ram_map|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_ram_map|out_port[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_ram_map|out_port[7]~7 .extended_lut = "off";
defparam \multiplexador_2x1_ram_map|out_port[7]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \multiplexador_2x1_ram_map|out_port[7]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~26 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~26 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~26 .power_up = "low";
// synopsys translate_on

dffeas \banco_registradores_map|registrador~18 (
	.clk(\clock_sonic~input_o ),
	.d(\multiplexador_2x1_ram_map|out_port[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_map|registrador~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_map|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_map|registrador~18 .is_wysiwyg = "true";
defparam \banco_registradores_map|registrador~18 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add0~29 (
// Equation(s):
// \ula_map|port_map_multi|Add0~29_sumout  = SUM(( (!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~18_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & (!\banco_registradores_map|registrador~26_q )) ) + ( GND ) + ( 
// \ula_map|port_map_multi|Add0~26  ))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\banco_registradores_map|registrador~26_q ),
	.datad(!\banco_registradores_map|registrador~18_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add0~29 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add0~29 .lut_mask = 64'h0000FFFF0000FA50;
defparam \ula_map|port_map_multi|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add1~25 (
// Equation(s):
// \ula_map|port_map_multi|Add1~25_sumout  = SUM(( \banco_registradores_map|registrador~50_combout  ) + ( (\ula_map|port_map_multi|Add0~29_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add1~22  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~50_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~29_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add1~25 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add1~25 .lut_mask = 64'h0000FFD8000000FF;
defparam \ula_map|port_map_multi|Add1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add2~25 (
// Equation(s):
// \ula_map|port_map_multi|Add2~25_sumout  = SUM(( !\banco_registradores_map|registrador~50_combout  ) + ( (\ula_map|port_map_multi|Add0~29_sumout  & ((!\unidade_controle_map|Mux7~0_combout  & (\memoria_rom_port_map|Mux6~0_combout )) # 
// (\unidade_controle_map|Mux7~0_combout  & ((\banco_registradores_map|registrador~53_combout ))))) ) + ( \ula_map|port_map_multi|Add2~22  ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\memoria_rom_port_map|Mux6~0_combout ),
	.datac(!\banco_registradores_map|registrador~53_combout ),
	.datad(!\banco_registradores_map|registrador~50_combout ),
	.datae(gnd),
	.dataf(!\ula_map|port_map_multi|Add0~29_sumout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add2~25 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add2~25 .lut_mask = 64'h0000FFD80000FF00;
defparam \ula_map|port_map_multi|Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~34 (
// Equation(s):
// \ula_map|port_map_multi|produto~34_combout  = (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add2~25_sumout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// (((\ula_map|port_map_multi|Add0~29_sumout ))))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~29_sumout ),
	.datad(!\ula_map|port_map_multi|Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~34 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~34 .lut_mask = 64'h0527052705270527;
defparam \ula_map|port_map_multi|produto~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add3~21 (
// Equation(s):
// \ula_map|port_map_multi|Add3~21_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~34_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~25_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~34_combout ))))) ) + ( \banco_registradores_map|registrador~48_combout  ) + ( \ula_map|port_map_multi|Add3~18  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~25_sumout ),
	.datad(!\ula_map|port_map_multi|produto~34_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~48_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add3~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add3~21 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add3~21 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add4~21 (
// Equation(s):
// \ula_map|port_map_multi|Add4~21_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (((\ula_map|port_map_multi|produto~34_combout )))) # (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\ula_map|port_map_multi|Add1~25_sumout )) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|produto~34_combout ))))) ) + ( !\banco_registradores_map|registrador~48_combout  ) + ( \ula_map|port_map_multi|Add4~18  ))

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add1~25_sumout ),
	.datad(!\ula_map|port_map_multi|produto~34_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~48_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add4~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add4~21 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add4~21 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~15 (
// Equation(s):
// \ula_map|port_map_multi|produto~15_combout  = ( \ula_map|port_map_multi|Add2~25_sumout  & ( (!\multiplexador_2x1_map|out_port[0]~0_combout  & (\multiplexador_2x1_map|out_port[1]~1_combout )) # (\multiplexador_2x1_map|out_port[0]~0_combout  & 
// ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~25_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~29_sumout )))) ) ) # ( !\ula_map|port_map_multi|Add2~25_sumout  & ( 
// (\multiplexador_2x1_map|out_port[0]~0_combout  & ((!\multiplexador_2x1_map|out_port[1]~1_combout  & ((\ula_map|port_map_multi|Add1~25_sumout ))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (\ula_map|port_map_multi|Add0~29_sumout )))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[0]~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datac(!\ula_map|port_map_multi|Add0~29_sumout ),
	.datad(!\ula_map|port_map_multi|Add1~25_sumout ),
	.datae(!\ula_map|port_map_multi|Add2~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~15 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~15 .lut_mask = 64'h0145236701452367;
defparam \ula_map|port_map_multi|produto~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~33 (
// Equation(s):
// \ula_map|port_map_multi|produto~33_combout  = (!\ula_map|port_map_multi|process_0~2_combout  & ((\ula_map|port_map_multi|produto~15_combout ))) # (\ula_map|port_map_multi|process_0~2_combout  & (\ula_map|port_map_multi|Add4~21_sumout ))

	.dataa(!\ula_map|port_map_multi|process_0~2_combout ),
	.datab(!\ula_map|port_map_multi|Add4~21_sumout ),
	.datac(!\ula_map|port_map_multi|produto~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~33 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~33 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \ula_map|port_map_multi|produto~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add5~17 (
// Equation(s):
// \ula_map|port_map_multi|Add5~17_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~33_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~21_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~33_combout ))))) ) + ( \banco_registradores_map|registrador~47_combout  ) + ( \ula_map|port_map_multi|Add5~14  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~21_sumout ),
	.datad(!\ula_map|port_map_multi|produto~33_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~47_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add5~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add5~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add5~17 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add6~17 (
// Equation(s):
// \ula_map|port_map_multi|Add6~17_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|produto~33_combout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\ula_map|port_map_multi|Add3~21_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|produto~33_combout ))))) ) + ( !\banco_registradores_map|registrador~47_combout  ) + ( \ula_map|port_map_multi|Add6~14  ))

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~21_sumout ),
	.datad(!\ula_map|port_map_multi|produto~33_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~47_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add6~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add6~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add6~17 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add6~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~16 (
// Equation(s):
// \ula_map|port_map_multi|produto~16_combout  = ( \ula_map|port_map_multi|produto~15_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & ((!\multiplexador_2x1_map|out_port[2]~2_combout ) # ((\ula_map|port_map_multi|Add4~21_sumout )))) # 
// (\multiplexador_2x1_map|out_port[1]~1_combout  & (((\ula_map|port_map_multi|Add3~21_sumout )) # (\multiplexador_2x1_map|out_port[2]~2_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~15_combout  & ( (!\multiplexador_2x1_map|out_port[1]~1_combout  & 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & ((\ula_map|port_map_multi|Add4~21_sumout )))) # (\multiplexador_2x1_map|out_port[1]~1_combout  & (!\multiplexador_2x1_map|out_port[2]~2_combout  & (\ula_map|port_map_multi|Add3~21_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[1]~1_combout ),
	.datab(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datac(!\ula_map|port_map_multi|Add3~21_sumout ),
	.datad(!\ula_map|port_map_multi|Add4~21_sumout ),
	.datae(!\ula_map|port_map_multi|produto~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~16 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~16 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~32 (
// Equation(s):
// \ula_map|port_map_multi|produto~32_combout  = (!\ula_map|port_map_multi|process_0~3_combout  & ((\ula_map|port_map_multi|produto~16_combout ))) # (\ula_map|port_map_multi|process_0~3_combout  & (\ula_map|port_map_multi|Add6~17_sumout ))

	.dataa(!\ula_map|port_map_multi|process_0~3_combout ),
	.datab(!\ula_map|port_map_multi|Add6~17_sumout ),
	.datac(!\ula_map|port_map_multi|produto~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~32 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \ula_map|port_map_multi|produto~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add7~13 (
// Equation(s):
// \ula_map|port_map_multi|Add7~13_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~32_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~17_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~32_combout ))))) ) + ( \banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add7~10  ))

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~17_sumout ),
	.datad(!\ula_map|port_map_multi|produto~32_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~46_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add7~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add7~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add7~13 .lut_mask = 64'h0000FF00000004BF;
defparam \ula_map|port_map_multi|Add7~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add8~13 (
// Equation(s):
// \ula_map|port_map_multi|Add8~13_sumout  = SUM(( (!\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|produto~32_combout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (\ula_map|port_map_multi|Add5~17_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|produto~32_combout ))))) ) + ( !\banco_registradores_map|registrador~46_combout  ) + ( \ula_map|port_map_multi|Add8~10  ))

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~17_sumout ),
	.datad(!\ula_map|port_map_multi|produto~32_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores_map|registrador~46_combout ),
	.datag(gnd),
	.cin(\ula_map|port_map_multi|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula_map|port_map_multi|Add8~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add8~13 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add8~13 .lut_mask = 64'h000000FF000004BF;
defparam \ula_map|port_map_multi|Add8~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~17 (
// Equation(s):
// \ula_map|port_map_multi|produto~17_combout  = ( \ula_map|port_map_multi|produto~16_combout  & ( (!\multiplexador_2x1_map|out_port[2]~2_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout ) # ((\ula_map|port_map_multi|Add6~17_sumout )))) # 
// (\multiplexador_2x1_map|out_port[2]~2_combout  & (((\ula_map|port_map_multi|Add5~17_sumout )) # (\multiplexador_2x1_map|out_port[3]~3_combout ))) ) ) # ( !\ula_map|port_map_multi|produto~16_combout  & ( (!\multiplexador_2x1_map|out_port[2]~2_combout  & 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|Add6~17_sumout )))) # (\multiplexador_2x1_map|out_port[2]~2_combout  & (!\multiplexador_2x1_map|out_port[3]~3_combout  & (\ula_map|port_map_multi|Add5~17_sumout ))) ) )

	.dataa(!\multiplexador_2x1_map|out_port[2]~2_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\ula_map|port_map_multi|Add5~17_sumout ),
	.datad(!\ula_map|port_map_multi|Add6~17_sumout ),
	.datae(!\ula_map|port_map_multi|produto~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~17 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~17 .lut_mask = 64'h04269DBF04269DBF;
defparam \ula_map|port_map_multi|produto~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add10~0 (
// Equation(s):
// \ula_map|port_map_multi|Add10~0_combout  = ( \ula_map|port_map_multi|Add8~13_sumout  & ( \ula_map|port_map_multi|produto~17_combout  & ( !\banco_registradores_map|registrador~45_combout  $ (((\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (!\multiplexador_2x1_map|out_port[4]~4_combout  & !\ula_map|port_map_multi|Add7~13_sumout )))) ) ) ) # ( !\ula_map|port_map_multi|Add8~13_sumout  & ( \ula_map|port_map_multi|produto~17_combout  & ( !\banco_registradores_map|registrador~45_combout  $ 
// (((!\multiplexador_2x1_map|out_port[3]~3_combout  & (\multiplexador_2x1_map|out_port[4]~4_combout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & !\ula_map|port_map_multi|Add7~13_sumout )))) ) ) ) # 
// ( \ula_map|port_map_multi|Add8~13_sumout  & ( !\ula_map|port_map_multi|produto~17_combout  & ( !\banco_registradores_map|registrador~45_combout  $ (((!\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout )) # 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & ((!\ula_map|port_map_multi|Add7~13_sumout ) # (\multiplexador_2x1_map|out_port[4]~4_combout ))))) ) ) ) # ( !\ula_map|port_map_multi|Add8~13_sumout  & ( !\ula_map|port_map_multi|produto~17_combout  & ( 
// !\banco_registradores_map|registrador~45_combout  $ (((!\multiplexador_2x1_map|out_port[3]~3_combout ) # ((!\ula_map|port_map_multi|Add7~13_sumout ) # (\multiplexador_2x1_map|out_port[4]~4_combout )))) ) ) )

	.dataa(!\banco_registradores_map|registrador~45_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datad(!\ula_map|port_map_multi|Add7~13_sumout ),
	.datae(!\ula_map|port_map_multi|Add8~13_sumout ),
	.dataf(!\ula_map|port_map_multi|produto~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|Add10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add10~0 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add10~0 .lut_mask = 64'h5565596996A69AAA;
defparam \ula_map|port_map_multi|Add10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~18 (
// Equation(s):
// \ula_map|port_map_multi|produto~18_combout  = ( \ula_map|port_map_multi|produto~14_combout  & ( \ula_map|port_map_multi|Add10~0_combout  & ( (!\banco_registradores_map|registrador~44_combout  & ((!\banco_registradores_map|registrador~43_combout ) # 
// ((\ula_map|port_map_multi|produto~12_combout ) # (\ula_map|port_map_multi|produto~8_combout )))) # (\banco_registradores_map|registrador~44_combout  & (\ula_map|port_map_multi|produto~12_combout  & ((!\banco_registradores_map|registrador~43_combout ) # 
// (\ula_map|port_map_multi|produto~8_combout )))) ) ) ) # ( \ula_map|port_map_multi|produto~14_combout  & ( !\ula_map|port_map_multi|Add10~0_combout  & ( (!\banco_registradores_map|registrador~44_combout  & (\banco_registradores_map|registrador~43_combout  
// & (!\ula_map|port_map_multi|produto~8_combout  & !\ula_map|port_map_multi|produto~12_combout ))) # (\banco_registradores_map|registrador~44_combout  & ((!\ula_map|port_map_multi|produto~12_combout ) # ((\banco_registradores_map|registrador~43_combout  & 
// !\ula_map|port_map_multi|produto~8_combout )))) ) ) )

	.dataa(!\banco_registradores_map|registrador~43_combout ),
	.datab(!\banco_registradores_map|registrador~44_combout ),
	.datac(!\ula_map|port_map_multi|produto~8_combout ),
	.datad(!\ula_map|port_map_multi|produto~12_combout ),
	.datae(!\ula_map|port_map_multi|produto~14_combout ),
	.dataf(!\ula_map|port_map_multi|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~18 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~18 .lut_mask = 64'h0000731000008CEF;
defparam \ula_map|port_map_multi|produto~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|process_0~4 (
// Equation(s):
// \ula_map|port_map_multi|process_0~4_combout  = (\multiplexador_2x1_map|out_port[4]~4_combout  & !\multiplexador_2x1_map|out_port[5]~5_combout )

	.dataa(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datab(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|process_0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|process_0~4 .extended_lut = "off";
defparam \ula_map|port_map_multi|process_0~4 .lut_mask = 64'h4444444444444444;
defparam \ula_map|port_map_multi|process_0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add9~0 (
// Equation(s):
// \ula_map|port_map_multi|Add9~0_combout  = ( \ula_map|port_map_multi|Add8~5_sumout  & ( \ula_map|port_map_multi|produto~7_combout  & ( (\banco_registradores_map|registrador~43_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout ) # 
// ((\ula_map|port_map_multi|Add7~5_sumout ) # (\multiplexador_2x1_map|out_port[4]~4_combout )))) ) ) ) # ( !\ula_map|port_map_multi|Add8~5_sumout  & ( \ula_map|port_map_multi|produto~7_combout  & ( (\banco_registradores_map|registrador~43_combout  & 
// ((!\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout )) # (\multiplexador_2x1_map|out_port[3]~3_combout  & ((\ula_map|port_map_multi|Add7~5_sumout ) # (\multiplexador_2x1_map|out_port[4]~4_combout ))))) ) ) ) # 
// ( \ula_map|port_map_multi|Add8~5_sumout  & ( !\ula_map|port_map_multi|produto~7_combout  & ( (\banco_registradores_map|registrador~43_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout  & (\multiplexador_2x1_map|out_port[4]~4_combout )) # 
// (\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & \ula_map|port_map_multi|Add7~5_sumout )))) ) ) ) # ( !\ula_map|port_map_multi|Add8~5_sumout  & ( !\ula_map|port_map_multi|produto~7_combout  & ( 
// (\banco_registradores_map|registrador~43_combout  & (\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & \ula_map|port_map_multi|Add7~5_sumout ))) ) ) )

	.dataa(!\banco_registradores_map|registrador~43_combout ),
	.datab(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datac(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datad(!\ula_map|port_map_multi|Add7~5_sumout ),
	.datae(!\ula_map|port_map_multi|Add8~5_sumout ),
	.dataf(!\ula_map|port_map_multi|produto~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|Add9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add9~0 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add9~0 .lut_mask = 64'h0010041441514555;
defparam \ula_map|port_map_multi|Add9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~19 (
// Equation(s):
// \ula_map|port_map_multi|produto~19_combout  = ( \ula_map|port_map_multi|Add8~13_sumout  & ( \ula_map|port_map_multi|produto~17_combout  & ( (!\multiplexador_2x1_map|out_port[4]~4_combout  & (!\multiplexador_2x1_map|out_port[5]~5_combout  & 
// ((!\multiplexador_2x1_map|out_port[3]~3_combout ) # (\ula_map|port_map_multi|Add7~13_sumout )))) # (\multiplexador_2x1_map|out_port[4]~4_combout  & (((\multiplexador_2x1_map|out_port[5]~5_combout )))) ) ) ) # ( !\ula_map|port_map_multi|Add8~13_sumout  & ( 
// \ula_map|port_map_multi|produto~17_combout  & ( (!\multiplexador_2x1_map|out_port[4]~4_combout  & (!\multiplexador_2x1_map|out_port[5]~5_combout  & ((!\multiplexador_2x1_map|out_port[3]~3_combout ) # (\ula_map|port_map_multi|Add7~13_sumout )))) # 
// (\multiplexador_2x1_map|out_port[4]~4_combout  & (\multiplexador_2x1_map|out_port[3]~3_combout  & (\multiplexador_2x1_map|out_port[5]~5_combout ))) ) ) ) # ( \ula_map|port_map_multi|Add8~13_sumout  & ( !\ula_map|port_map_multi|produto~17_combout  & ( 
// (!\multiplexador_2x1_map|out_port[3]~3_combout  & (\multiplexador_2x1_map|out_port[4]~4_combout  & (\multiplexador_2x1_map|out_port[5]~5_combout ))) # (\multiplexador_2x1_map|out_port[3]~3_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & 
// (!\multiplexador_2x1_map|out_port[5]~5_combout  & \ula_map|port_map_multi|Add7~13_sumout ))) ) ) ) # ( !\ula_map|port_map_multi|Add8~13_sumout  & ( !\ula_map|port_map_multi|produto~17_combout  & ( (\multiplexador_2x1_map|out_port[3]~3_combout  & 
// (!\multiplexador_2x1_map|out_port[4]~4_combout  & (!\multiplexador_2x1_map|out_port[5]~5_combout  & \ula_map|port_map_multi|Add7~13_sumout ))) ) ) )

	.dataa(!\multiplexador_2x1_map|out_port[3]~3_combout ),
	.datab(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datac(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datad(!\ula_map|port_map_multi|Add7~13_sumout ),
	.datae(!\ula_map|port_map_multi|Add8~13_sumout ),
	.dataf(!\ula_map|port_map_multi|produto~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~19 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~19 .lut_mask = 64'h0040024281C183C3;
defparam \ula_map|port_map_multi|produto~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~20 (
// Equation(s):
// \ula_map|port_map_multi|produto~20_combout  = ( \ula_map|port_map_multi|Add10~0_combout  & ( !\ula_map|port_map_multi|produto~19_combout  & ( (!\ula_map|port_map_multi|process_0~4_combout ) # ((!\banco_registradores_map|registrador~44_combout  & 
// (\ula_map|port_map_multi|Add9~0_combout  & \ula_map|port_map_multi|produto~12_combout )) # (\banco_registradores_map|registrador~44_combout  & ((\ula_map|port_map_multi|produto~12_combout ) # (\ula_map|port_map_multi|Add9~0_combout )))) ) ) ) # ( 
// !\ula_map|port_map_multi|Add10~0_combout  & ( !\ula_map|port_map_multi|produto~19_combout  & ( (!\ula_map|port_map_multi|process_0~4_combout ) # ((!\banco_registradores_map|registrador~44_combout  & ((!\ula_map|port_map_multi|Add9~0_combout ) # 
// (!\ula_map|port_map_multi|produto~12_combout ))) # (\banco_registradores_map|registrador~44_combout  & (!\ula_map|port_map_multi|Add9~0_combout  & !\ula_map|port_map_multi|produto~12_combout ))) ) ) )

	.dataa(!\banco_registradores_map|registrador~44_combout ),
	.datab(!\ula_map|port_map_multi|process_0~4_combout ),
	.datac(!\ula_map|port_map_multi|Add9~0_combout ),
	.datad(!\ula_map|port_map_multi|produto~12_combout ),
	.datae(!\ula_map|port_map_multi|Add10~0_combout ),
	.dataf(!\ula_map|port_map_multi|produto~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~20 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~20 .lut_mask = 64'hFEECCDDF00000000;
defparam \ula_map|port_map_multi|produto~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~21 (
// Equation(s):
// \ula_map|port_map_multi|produto~21_combout  = (\multiplexador_2x1_map|out_port[5]~5_combout  & !\multiplexador_2x1_map|out_port[6]~6_combout )

	.dataa(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datab(!\multiplexador_2x1_map|out_port[6]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~21 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~21 .lut_mask = 64'h4444444444444444;
defparam \ula_map|port_map_multi|produto~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~22 (
// Equation(s):
// \ula_map|port_map_multi|produto~22_combout  = ( \ula_map|port_map_multi|produto~20_combout  & ( \ula_map|port_map_multi|produto~21_combout  & ( !\banco_registradores_map|registrador~44_combout  $ (!\ula_map|port_map_multi|produto~18_combout  $ 
// (((\banco_registradores_map|registrador~43_combout  & \ula_map|port_map_multi|produto~13_combout )))) ) ) ) # ( !\ula_map|port_map_multi|produto~20_combout  & ( \ula_map|port_map_multi|produto~21_combout  & ( 
// !\banco_registradores_map|registrador~44_combout  $ (((\banco_registradores_map|registrador~43_combout  & \ula_map|port_map_multi|produto~13_combout ))) ) ) )

	.dataa(!\banco_registradores_map|registrador~43_combout ),
	.datab(!\banco_registradores_map|registrador~44_combout ),
	.datac(!\ula_map|port_map_multi|produto~13_combout ),
	.datad(!\ula_map|port_map_multi|produto~18_combout ),
	.datae(!\ula_map|port_map_multi|produto~20_combout ),
	.dataf(!\ula_map|port_map_multi|produto~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~22 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~22 .lut_mask = 64'h00000000C9C936C9;
defparam \ula_map|port_map_multi|produto~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|Add12~0 (
// Equation(s):
// \ula_map|port_map_multi|Add12~0_combout  = ( \ula_map|port_map_multi|produto~8_combout  & ( \ula_map|port_map_multi|produto~12_combout  & ( (\banco_registradores_map|registrador~43_combout  & ((!\banco_registradores_map|registrador~44_combout  & 
// (\multiplexador_2x1_map|out_port[4]~4_combout  & !\multiplexador_2x1_map|out_port[5]~5_combout )) # (\banco_registradores_map|registrador~44_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  & \multiplexador_2x1_map|out_port[5]~5_combout )))) ) ) 
// ) # ( !\ula_map|port_map_multi|produto~8_combout  & ( \ula_map|port_map_multi|produto~12_combout  & ( (\banco_registradores_map|registrador~43_combout  & ((!\banco_registradores_map|registrador~44_combout  & (!\multiplexador_2x1_map|out_port[4]~4_combout  
// & \multiplexador_2x1_map|out_port[5]~5_combout )) # (\banco_registradores_map|registrador~44_combout  & (\multiplexador_2x1_map|out_port[4]~4_combout  & !\multiplexador_2x1_map|out_port[5]~5_combout )))) ) ) ) # ( \ula_map|port_map_multi|produto~8_combout 
//  & ( !\ula_map|port_map_multi|produto~12_combout  & ( (\banco_registradores_map|registrador~43_combout  & ((!\banco_registradores_map|registrador~44_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout ) # 
// (\multiplexador_2x1_map|out_port[5]~5_combout ))) # (\banco_registradores_map|registrador~44_combout  & ((!\multiplexador_2x1_map|out_port[5]~5_combout ) # (\multiplexador_2x1_map|out_port[4]~4_combout ))))) ) ) ) # ( 
// !\ula_map|port_map_multi|produto~8_combout  & ( !\ula_map|port_map_multi|produto~12_combout  & ( (\banco_registradores_map|registrador~43_combout  & ((!\banco_registradores_map|registrador~44_combout  & ((!\multiplexador_2x1_map|out_port[5]~5_combout ) # 
// (\multiplexador_2x1_map|out_port[4]~4_combout ))) # (\banco_registradores_map|registrador~44_combout  & ((!\multiplexador_2x1_map|out_port[4]~4_combout ) # (\multiplexador_2x1_map|out_port[5]~5_combout ))))) ) ) )

	.dataa(!\banco_registradores_map|registrador~43_combout ),
	.datab(!\banco_registradores_map|registrador~44_combout ),
	.datac(!\multiplexador_2x1_map|out_port[4]~4_combout ),
	.datad(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datae(!\ula_map|port_map_multi|produto~8_combout ),
	.dataf(!\ula_map|port_map_multi|produto~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|Add12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|Add12~0 .extended_lut = "off";
defparam \ula_map|port_map_multi|Add12~0 .lut_mask = 64'h5415514501400410;
defparam \ula_map|port_map_multi|Add12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~23 (
// Equation(s):
// \ula_map|port_map_multi|produto~23_combout  = (\unidade_controle_map|Mux7~0_combout  & (!\multiplexador_2x1_map|out_port[5]~5_combout  & \banco_registradores_map|registrador~49_combout ))

	.dataa(!\unidade_controle_map|Mux7~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[5]~5_combout ),
	.datac(!\banco_registradores_map|registrador~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~23 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~23 .lut_mask = 64'h0404040404040404;
defparam \ula_map|port_map_multi|produto~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|produto~24 (
// Equation(s):
// \ula_map|port_map_multi|produto~24_combout  = ( \ula_map|port_map_multi|Add12~0_combout  & ( \ula_map|port_map_multi|produto~23_combout  & ( (!\ula_map|port_map_multi|produto~21_combout  & (!\banco_registradores_map|registrador~44_combout  $ 
// (((!\ula_map|port_map_multi|produto~20_combout ) # (\ula_map|port_map_multi|produto~18_combout ))))) ) ) ) # ( !\ula_map|port_map_multi|Add12~0_combout  & ( \ula_map|port_map_multi|produto~23_combout  & ( (!\ula_map|port_map_multi|produto~21_combout  & 
// (!\banco_registradores_map|registrador~44_combout  $ (((!\ula_map|port_map_multi|produto~18_combout  & \ula_map|port_map_multi|produto~20_combout ))))) ) ) ) # ( \ula_map|port_map_multi|Add12~0_combout  & ( !\ula_map|port_map_multi|produto~23_combout  & ( 
// (!\ula_map|port_map_multi|produto~21_combout  & ((!\ula_map|port_map_multi|produto~20_combout ) # (\ula_map|port_map_multi|produto~18_combout ))) ) ) ) # ( !\ula_map|port_map_multi|Add12~0_combout  & ( !\ula_map|port_map_multi|produto~23_combout  & ( 
// (!\ula_map|port_map_multi|produto~21_combout  & ((!\ula_map|port_map_multi|produto~20_combout ) # (\ula_map|port_map_multi|produto~18_combout ))) ) ) )

	.dataa(!\banco_registradores_map|registrador~44_combout ),
	.datab(!\ula_map|port_map_multi|produto~18_combout ),
	.datac(!\ula_map|port_map_multi|produto~20_combout ),
	.datad(!\ula_map|port_map_multi|produto~21_combout ),
	.datae(!\ula_map|port_map_multi|Add12~0_combout ),
	.dataf(!\ula_map|port_map_multi|produto~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|produto~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|produto~24 .extended_lut = "off";
defparam \ula_map|port_map_multi|produto~24 .lut_mask = 64'hF300F300A6005900;
defparam \ula_map|port_map_multi|produto~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexador_2x1_map|out_port[7]~7 (
// Equation(s):
// \multiplexador_2x1_map|out_port[7]~7_combout  = ( \banco_registradores_map|registrador~18_q  & ( (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & ((!\memoria_rom_port_map|Mux6~0_combout ) # 
// (\banco_registradores_map|registrador~26_q )))) ) ) # ( !\banco_registradores_map|registrador~18_q  & ( (\memoria_rom_port_map|Mux6~0_combout  & (!\memoria_rom_port_map|Mux5~0_combout  & (\unidade_controle_map|Mux7~0_combout  & 
// \banco_registradores_map|registrador~26_q ))) ) )

	.dataa(!\memoria_rom_port_map|Mux6~0_combout ),
	.datab(!\memoria_rom_port_map|Mux5~0_combout ),
	.datac(!\unidade_controle_map|Mux7~0_combout ),
	.datad(!\banco_registradores_map|registrador~26_q ),
	.datae(!\banco_registradores_map|registrador~18_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexador_2x1_map|out_port[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexador_2x1_map|out_port[7]~7 .extended_lut = "off";
defparam \multiplexador_2x1_map|out_port[7]~7 .lut_mask = 64'h0004080C0004080C;
defparam \multiplexador_2x1_map|out_port[7]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_multi|out_port[7]~5 (
// Equation(s):
// \ula_map|port_map_multi|out_port[7]~5_combout  = !\multiplexador_2x1_map|out_port[6]~6_combout  $ (!\multiplexador_2x1_map|out_port[7]~7_combout )

	.dataa(!\multiplexador_2x1_map|out_port[6]~6_combout ),
	.datab(!\multiplexador_2x1_map|out_port[7]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_multi|out_port[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_multi|out_port[7]~5 .extended_lut = "off";
defparam \ula_map|port_map_multi|out_port[7]~5 .lut_mask = 64'h6666666666666666;
defparam \ula_map|port_map_multi|out_port[7]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|port_map_sub|A1|A7|ha2|sum~0 (
// Equation(s):
// \ula_map|port_map_sub|A1|A7|ha2|sum~0_combout  = !\multiplexador_2x1_map|out_port[7]~7_combout  $ (((!\memoria_rom_port_map|Mux4~0_combout  & ((!\banco_registradores_map|registrador~18_q ))) # (\memoria_rom_port_map|Mux4~0_combout  & 
// (!\banco_registradores_map|registrador~26_q ))))

	.dataa(!\memoria_rom_port_map|Mux4~0_combout ),
	.datab(!\banco_registradores_map|registrador~26_q ),
	.datac(!\banco_registradores_map|registrador~18_q ),
	.datad(!\multiplexador_2x1_map|out_port[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|port_map_sub|A1|A7|ha2|sum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|port_map_sub|A1|A7|ha2|sum~0 .extended_lut = "off";
defparam \ula_map|port_map_sub|A1|A7|ha2|sum~0 .lut_mask = 64'h1BE41BE41BE41BE4;
defparam \ula_map|port_map_sub|A1|A7|ha2|sum~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux4~0 (
// Equation(s):
// \ula_map|Mux4~0_combout  = ( \ula_map|port_map_adder|A5|cout~combout  & ( \ula_map|port_map_sub|A1|A7|ha2|sum~0_combout  & ( (!\banco_registradores_map|registrador~50_combout  & (!\multiplexador_2x1_map|out_port[6]~6_combout  & 
// ((!\memoria_rom_port_map|Mux0~0_combout ) # (\ula_map|port_map_sub|A1|A5|cout~0_combout )))) # (\banco_registradores_map|registrador~50_combout  & (\memoria_rom_port_map|Mux0~0_combout  & ((!\multiplexador_2x1_map|out_port[6]~6_combout ) # 
// (\ula_map|port_map_sub|A1|A5|cout~0_combout )))) ) ) ) # ( !\ula_map|port_map_adder|A5|cout~combout  & ( \ula_map|port_map_sub|A1|A7|ha2|sum~0_combout  & ( (!\banco_registradores_map|registrador~50_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # 
// ((!\multiplexador_2x1_map|out_port[6]~6_combout  & \ula_map|port_map_sub|A1|A5|cout~0_combout )))) # (\banco_registradores_map|registrador~50_combout  & ((!\multiplexador_2x1_map|out_port[6]~6_combout ) # ((\memoria_rom_port_map|Mux0~0_combout  & 
// \ula_map|port_map_sub|A1|A5|cout~0_combout )))) ) ) ) # ( \ula_map|port_map_adder|A5|cout~combout  & ( !\ula_map|port_map_sub|A1|A7|ha2|sum~0_combout  & ( (!\banco_registradores_map|registrador~50_combout  & (((\memoria_rom_port_map|Mux0~0_combout  & 
// !\ula_map|port_map_sub|A1|A5|cout~0_combout )) # (\multiplexador_2x1_map|out_port[6]~6_combout ))) # (\banco_registradores_map|registrador~50_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # ((\multiplexador_2x1_map|out_port[6]~6_combout  & 
// !\ula_map|port_map_sub|A1|A5|cout~0_combout )))) ) ) ) # ( !\ula_map|port_map_adder|A5|cout~combout  & ( !\ula_map|port_map_sub|A1|A7|ha2|sum~0_combout  & ( (!\banco_registradores_map|registrador~50_combout  & (\memoria_rom_port_map|Mux0~0_combout  & 
// ((!\ula_map|port_map_sub|A1|A5|cout~0_combout ) # (\multiplexador_2x1_map|out_port[6]~6_combout )))) # (\banco_registradores_map|registrador~50_combout  & (\multiplexador_2x1_map|out_port[6]~6_combout  & ((!\memoria_rom_port_map|Mux0~0_combout ) # 
// (!\ula_map|port_map_sub|A1|A5|cout~0_combout )))) ) ) )

	.dataa(!\memoria_rom_port_map|Mux0~0_combout ),
	.datab(!\multiplexador_2x1_map|out_port[6]~6_combout ),
	.datac(!\banco_registradores_map|registrador~50_combout ),
	.datad(!\ula_map|port_map_sub|A1|A5|cout~0_combout ),
	.datae(!\ula_map|port_map_adder|A5|cout~combout ),
	.dataf(!\ula_map|port_map_sub|A1|A7|ha2|sum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux4~0 .extended_lut = "off";
defparam \ula_map|Mux4~0 .lut_mask = 64'h53127B3AACED84C5;
defparam \ula_map|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux4~2 (
// Equation(s):
// \ula_map|Mux4~2_combout  = ( \ula_map|Mux4~0_combout  & ( ((!\pc_port_map|pc_out [2]) # ((!\pc_port_map|pc_out [1] & !\pc_port_map|pc_out [0]))) # (\pc_port_map|pc_out [3]) ) )

	.dataa(!\pc_port_map|pc_out [3]),
	.datab(!\pc_port_map|pc_out [2]),
	.datac(!\pc_port_map|pc_out [1]),
	.datad(!\pc_port_map|pc_out [0]),
	.datae(!\ula_map|Mux4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux4~2 .extended_lut = "off";
defparam \ula_map|Mux4~2 .lut_mask = 64'h0000FDDD0000FDDD;
defparam \ula_map|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula_map|Mux4~1 (
// Equation(s):
// \ula_map|Mux4~1_combout  = ( \ula_map|port_map_multi|out_port[7]~5_combout  & ( \ula_map|Mux4~2_combout  ) ) # ( !\ula_map|port_map_multi|out_port[7]~5_combout  & ( \ula_map|Mux4~2_combout  ) ) # ( \ula_map|port_map_multi|out_port[7]~5_combout  & ( 
// !\ula_map|Mux4~2_combout  & ( (\ula_map|Mux7~0_combout  & (!\banco_registradores_map|registrador~43_combout  $ (((!\ula_map|port_map_multi|produto~22_combout  & !\ula_map|port_map_multi|produto~24_combout ))))) ) ) ) # ( 
// !\ula_map|port_map_multi|out_port[7]~5_combout  & ( !\ula_map|Mux4~2_combout  & ( (\ula_map|Mux7~0_combout  & ((\ula_map|port_map_multi|produto~24_combout ) # (\ula_map|port_map_multi|produto~22_combout ))) ) ) )

	.dataa(!\banco_registradores_map|registrador~43_combout ),
	.datab(!\ula_map|Mux7~0_combout ),
	.datac(!\ula_map|port_map_multi|produto~22_combout ),
	.datad(!\ula_map|port_map_multi|produto~24_combout ),
	.datae(!\ula_map|port_map_multi|out_port[7]~5_combout ),
	.dataf(!\ula_map|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula_map|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula_map|Mux4~1 .extended_lut = "off";
defparam \ula_map|Mux4~1 .lut_mask = 64'h03331222FFFFFFFF;
defparam \ula_map|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \somador_pc_map|Add0~0 (
// Equation(s):
// \somador_pc_map|Add0~0_combout  = !\pc_port_map|pc_out [0] $ (!\pc_port_map|pc_out [1])

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\somador_pc_map|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somador_pc_map|Add0~0 .extended_lut = "off";
defparam \somador_pc_map|Add0~0 .lut_mask = 64'h6666666666666666;
defparam \somador_pc_map|Add0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \somador_pc_map|Add0~1 (
// Equation(s):
// \somador_pc_map|Add0~1_combout  = !\pc_port_map|pc_out [2] $ (((!\pc_port_map|pc_out [0]) # (!\pc_port_map|pc_out [1])))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\somador_pc_map|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somador_pc_map|Add0~1 .extended_lut = "off";
defparam \somador_pc_map|Add0~1 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \somador_pc_map|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \somador_pc_map|Add0~2 (
// Equation(s):
// \somador_pc_map|Add0~2_combout  = !\pc_port_map|pc_out [3] $ (((!\pc_port_map|pc_out [0]) # ((!\pc_port_map|pc_out [1]) # (!\pc_port_map|pc_out [2]))))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\somador_pc_map|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somador_pc_map|Add0~2 .extended_lut = "off";
defparam \somador_pc_map|Add0~2 .lut_mask = 64'h01FE01FE01FE01FE;
defparam \somador_pc_map|Add0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \somador_pc_map|Add0~3 (
// Equation(s):
// \somador_pc_map|Add0~3_combout  = (\pc_port_map|pc_out [0] & (\pc_port_map|pc_out [1] & (\pc_port_map|pc_out [2] & \pc_port_map|pc_out [3])))

	.dataa(!\pc_port_map|pc_out [0]),
	.datab(!\pc_port_map|pc_out [1]),
	.datac(!\pc_port_map|pc_out [2]),
	.datad(!\pc_port_map|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\somador_pc_map|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somador_pc_map|Add0~3 .extended_lut = "off";
defparam \somador_pc_map|Add0~3 .lut_mask = 64'h0001000100010001;
defparam \somador_pc_map|Add0~3 .shared_arith = "off";
// synopsys translate_on

endmodule
