

================================================================
== Vivado HLS Report for 'linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config15_s'
================================================================
* Date:           Tue Oct 25 22:21:47 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     0.000|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_ready        | out |    1| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_0     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_1     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_2     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_3     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_4     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_5     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_6     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_7     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_8     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_9     | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_10    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|ap_return_11    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> | return value |
|data_0_V_read   |  in |   28|   ap_none  |                      data_0_V_read                     |    scalar    |
|data_1_V_read   |  in |   28|   ap_none  |                      data_1_V_read                     |    scalar    |
|data_2_V_read   |  in |   28|   ap_none  |                      data_2_V_read                     |    scalar    |
|data_3_V_read   |  in |   28|   ap_none  |                      data_3_V_read                     |    scalar    |
|data_4_V_read   |  in |   28|   ap_none  |                      data_4_V_read                     |    scalar    |
|data_5_V_read   |  in |   28|   ap_none  |                      data_5_V_read                     |    scalar    |
|data_6_V_read   |  in |   28|   ap_none  |                      data_6_V_read                     |    scalar    |
|data_7_V_read   |  in |   28|   ap_none  |                      data_7_V_read                     |    scalar    |
|data_8_V_read   |  in |   28|   ap_none  |                      data_8_V_read                     |    scalar    |
|data_9_V_read   |  in |   28|   ap_none  |                      data_9_V_read                     |    scalar    |
|data_10_V_read  |  in |   28|   ap_none  |                     data_10_V_read                     |    scalar    |
|data_11_V_read  |  in |   28|   ap_none  |                     data_11_V_read                     |    scalar    |
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_11_V_read12 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_11_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 2 'read' 'data_11_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_10_V_read11 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_10_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 3 'read' 'data_10_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_9_V_read_8 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_9_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 4 'read' 'data_9_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_8_V_read_8 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_8_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 5 'read' 'data_8_V_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_7_V_read_10 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 6 'read' 'data_7_V_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_6_V_read_10 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 7 'read' 'data_6_V_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_5_V_read_10 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 8 'read' 'data_5_V_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_V_read_10 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 9 'read' 'data_4_V_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_3_V_read_12 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 10 'read' 'data_3_V_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_2_V_read_12 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 11 'read' 'data_2_V_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_1_V_read_12 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 12 'read' 'data_1_V_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_0_V_read_12 = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 13 'read' 'data_0_V_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [firmware/nnet_utils/nnet_activation.h:51]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation.h:52]   --->   Operation 15 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:53]   --->   Operation 16 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_0_V_read_12, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 17 'bitconcatenate' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i52 %res_0_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 18 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_1_V_read_12, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 19 'bitconcatenate' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln728_31 = sext i52 %res_1_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 20 'sext' 'sext_ln728_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_2_V_read_12, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 21 'bitconcatenate' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln728_32 = sext i52 %res_2_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 22 'sext' 'sext_ln728_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_3_V_read_12, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 23 'bitconcatenate' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln728_33 = sext i52 %res_3_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 24 'sext' 'sext_ln728_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_4_V_read_10, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 25 'bitconcatenate' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln728_34 = sext i52 %res_4_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 26 'sext' 'sext_ln728_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_5_V_read_10, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 27 'bitconcatenate' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln728_35 = sext i52 %res_5_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 28 'sext' 'sext_ln728_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_6_V_read_10, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 29 'bitconcatenate' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln728_36 = sext i52 %res_6_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 30 'sext' 'sext_ln728_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_7_V_read_10, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 31 'bitconcatenate' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln728_37 = sext i52 %res_7_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 32 'sext' 'sext_ln728_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_8_V_read_8, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 33 'bitconcatenate' 'res_8_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln728_38 = sext i52 %res_8_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 34 'sext' 'sext_ln728_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_9_V_read_8, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 35 'bitconcatenate' 'res_9_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln728_39 = sext i52 %res_9_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 36 'sext' 'sext_ln728_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_10_V_read11, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 37 'bitconcatenate' 'res_10_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln728_40 = sext i52 %res_10_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 38 'sext' 'sext_ln728_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %data_11_V_read12, i24 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 39 'bitconcatenate' 'res_11_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln728_41 = sext i52 %res_11_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 40 'sext' 'sext_ln728_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } undef, i64 %sext_ln728, 0" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 41 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv, i64 %sext_ln728_31, 1" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 42 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_1, i64 %sext_ln728_32, 2" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 43 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_2, i64 %sext_ln728_33, 3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 44 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_3, i64 %sext_ln728_34, 4" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 45 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_4, i64 %sext_ln728_35, 5" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 46 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_5, i64 %sext_ln728_36, 6" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 47 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_6, i64 %sext_ln728_37, 7" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 48 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_7, i64 %sext_ln728_38, 8" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 49 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_8, i64 %sext_ln728_39, 9" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 50 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_9, i64 %sext_ln728_40, 10" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 51 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_10, i64 %sext_ln728_41, 11" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 52 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "ret { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_11" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_11_V_read12      (read           ) [ 00]
data_10_V_read11      (read           ) [ 00]
data_9_V_read_8       (read           ) [ 00]
data_8_V_read_8       (read           ) [ 00]
data_7_V_read_10      (read           ) [ 00]
data_6_V_read_10      (read           ) [ 00]
data_5_V_read_10      (read           ) [ 00]
data_4_V_read_10      (read           ) [ 00]
data_3_V_read_12      (read           ) [ 00]
data_2_V_read_12      (read           ) [ 00]
data_1_V_read_12      (read           ) [ 00]
data_0_V_read_12      (read           ) [ 00]
tmp                   (specregionbegin) [ 00]
specpipeline_ln52     (specpipeline   ) [ 00]
empty                 (specregionend  ) [ 00]
res_0_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728            (sext           ) [ 00]
res_1_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_31         (sext           ) [ 00]
res_2_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_32         (sext           ) [ 00]
res_3_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_33         (sext           ) [ 00]
res_4_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_34         (sext           ) [ 00]
res_5_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_35         (sext           ) [ 00]
res_6_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_36         (sext           ) [ 00]
res_7_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_37         (sext           ) [ 00]
res_8_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_38         (sext           ) [ 00]
res_9_V_write_assign  (bitconcatenate ) [ 00]
sext_ln728_39         (sext           ) [ 00]
res_10_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_40         (sext           ) [ 00]
res_11_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_41         (sext           ) [ 00]
mrv                   (insertvalue    ) [ 00]
mrv_1                 (insertvalue    ) [ 00]
mrv_2                 (insertvalue    ) [ 00]
mrv_3                 (insertvalue    ) [ 00]
mrv_4                 (insertvalue    ) [ 00]
mrv_5                 (insertvalue    ) [ 00]
mrv_6                 (insertvalue    ) [ 00]
mrv_7                 (insertvalue    ) [ 00]
mrv_8                 (insertvalue    ) [ 00]
mrv_9                 (insertvalue    ) [ 00]
mrv_10                (insertvalue    ) [ 00]
mrv_11                (insertvalue    ) [ 00]
ret_ln61              (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i28.i24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="data_11_V_read12_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="28" slack="0"/>
<pin id="50" dir="0" index="1" bw="28" slack="0"/>
<pin id="51" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read12/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_10_V_read11_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="28" slack="0"/>
<pin id="56" dir="0" index="1" bw="28" slack="0"/>
<pin id="57" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read11/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="data_9_V_read_8_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="28" slack="0"/>
<pin id="62" dir="0" index="1" bw="28" slack="0"/>
<pin id="63" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_8/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_8_V_read_8_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="28" slack="0"/>
<pin id="68" dir="0" index="1" bw="28" slack="0"/>
<pin id="69" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_8/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_7_V_read_10_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="28" slack="0"/>
<pin id="74" dir="0" index="1" bw="28" slack="0"/>
<pin id="75" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_10/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_6_V_read_10_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="28" slack="0"/>
<pin id="80" dir="0" index="1" bw="28" slack="0"/>
<pin id="81" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_10/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_5_V_read_10_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="28" slack="0"/>
<pin id="86" dir="0" index="1" bw="28" slack="0"/>
<pin id="87" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_10/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_4_V_read_10_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="28" slack="0"/>
<pin id="92" dir="0" index="1" bw="28" slack="0"/>
<pin id="93" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_10/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_3_V_read_12_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="28" slack="0"/>
<pin id="98" dir="0" index="1" bw="28" slack="0"/>
<pin id="99" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_12/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_2_V_read_12_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="28" slack="0"/>
<pin id="104" dir="0" index="1" bw="28" slack="0"/>
<pin id="105" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_12/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_1_V_read_12_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="0"/>
<pin id="111" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_12/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_0_V_read_12_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="28" slack="0"/>
<pin id="117" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_12/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="res_0_V_write_assign_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="52" slack="0"/>
<pin id="122" dir="0" index="1" bw="28" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln728_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="52" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="res_1_V_write_assign_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="52" slack="0"/>
<pin id="134" dir="0" index="1" bw="28" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln728_31_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="52" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_31/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="res_2_V_write_assign_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="52" slack="0"/>
<pin id="146" dir="0" index="1" bw="28" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln728_32_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="52" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_32/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="res_3_V_write_assign_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="52" slack="0"/>
<pin id="158" dir="0" index="1" bw="28" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln728_33_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="52" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_33/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="res_4_V_write_assign_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="52" slack="0"/>
<pin id="170" dir="0" index="1" bw="28" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_4_V_write_assign/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln728_34_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="52" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_34/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="res_5_V_write_assign_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="52" slack="0"/>
<pin id="182" dir="0" index="1" bw="28" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_5_V_write_assign/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln728_35_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="52" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_35/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="res_6_V_write_assign_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="52" slack="0"/>
<pin id="194" dir="0" index="1" bw="28" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_6_V_write_assign/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln728_36_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="52" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_36/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="res_7_V_write_assign_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="52" slack="0"/>
<pin id="206" dir="0" index="1" bw="28" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_7_V_write_assign/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln728_37_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="52" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_37/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="res_8_V_write_assign_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="52" slack="0"/>
<pin id="218" dir="0" index="1" bw="28" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_8_V_write_assign/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln728_38_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="52" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_38/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="res_9_V_write_assign_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="52" slack="0"/>
<pin id="230" dir="0" index="1" bw="28" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_9_V_write_assign/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln728_39_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="52" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_39/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="res_10_V_write_assign_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="52" slack="0"/>
<pin id="242" dir="0" index="1" bw="28" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_10_V_write_assign/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln728_40_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="52" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_40/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="res_11_V_write_assign_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="52" slack="0"/>
<pin id="254" dir="0" index="1" bw="28" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_11_V_write_assign/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln728_41_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="52" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_41/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mrv_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="768" slack="0"/>
<pin id="266" dir="0" index="1" bw="52" slack="0"/>
<pin id="267" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mrv_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="768" slack="0"/>
<pin id="272" dir="0" index="1" bw="52" slack="0"/>
<pin id="273" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mrv_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="768" slack="0"/>
<pin id="278" dir="0" index="1" bw="52" slack="0"/>
<pin id="279" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mrv_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="768" slack="0"/>
<pin id="284" dir="0" index="1" bw="52" slack="0"/>
<pin id="285" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mrv_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="768" slack="0"/>
<pin id="290" dir="0" index="1" bw="52" slack="0"/>
<pin id="291" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="768" slack="0"/>
<pin id="296" dir="0" index="1" bw="52" slack="0"/>
<pin id="297" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="768" slack="0"/>
<pin id="302" dir="0" index="1" bw="52" slack="0"/>
<pin id="303" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mrv_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="768" slack="0"/>
<pin id="308" dir="0" index="1" bw="52" slack="0"/>
<pin id="309" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mrv_8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="768" slack="0"/>
<pin id="314" dir="0" index="1" bw="52" slack="0"/>
<pin id="315" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mrv_9_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="768" slack="0"/>
<pin id="320" dir="0" index="1" bw="52" slack="0"/>
<pin id="321" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mrv_10_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="768" slack="0"/>
<pin id="326" dir="0" index="1" bw="52" slack="0"/>
<pin id="327" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mrv_11_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="768" slack="0"/>
<pin id="332" dir="0" index="1" bw="52" slack="0"/>
<pin id="333" dir="1" index="2" bw="768" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="108" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="102" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="96" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="90" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="84" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="78" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="72" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="66" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="60" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="54" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="48" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="128" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="140" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="152" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="164" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="176" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="188" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="200" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="212" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="224" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="236" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="248" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="260" pin="1"/><net_sink comp="330" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_0_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_1_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_2_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_3_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_4_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_5_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_6_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_7_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_8_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_9_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_10_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config15> : data_11_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		sext_ln728 : 1
		sext_ln728_31 : 1
		sext_ln728_32 : 1
		sext_ln728_33 : 1
		sext_ln728_34 : 1
		sext_ln728_35 : 1
		sext_ln728_36 : 1
		sext_ln728_37 : 1
		sext_ln728_38 : 1
		sext_ln728_39 : 1
		sext_ln728_40 : 1
		sext_ln728_41 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		mrv_8 : 10
		mrv_9 : 11
		mrv_10 : 12
		mrv_11 : 13
		ret_ln61 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|          |  data_11_V_read12_read_fu_48 |
|          |  data_10_V_read11_read_fu_54 |
|          |  data_9_V_read_8_read_fu_60  |
|          |  data_8_V_read_8_read_fu_66  |
|          |  data_7_V_read_10_read_fu_72 |
|   read   |  data_6_V_read_10_read_fu_78 |
|          |  data_5_V_read_10_read_fu_84 |
|          |  data_4_V_read_10_read_fu_90 |
|          |  data_3_V_read_12_read_fu_96 |
|          | data_2_V_read_12_read_fu_102 |
|          | data_1_V_read_12_read_fu_108 |
|          | data_0_V_read_12_read_fu_114 |
|----------|------------------------------|
|          |  res_0_V_write_assign_fu_120 |
|          |  res_1_V_write_assign_fu_132 |
|          |  res_2_V_write_assign_fu_144 |
|          |  res_3_V_write_assign_fu_156 |
|          |  res_4_V_write_assign_fu_168 |
|bitconcatenate|  res_5_V_write_assign_fu_180 |
|          |  res_6_V_write_assign_fu_192 |
|          |  res_7_V_write_assign_fu_204 |
|          |  res_8_V_write_assign_fu_216 |
|          |  res_9_V_write_assign_fu_228 |
|          | res_10_V_write_assign_fu_240 |
|          | res_11_V_write_assign_fu_252 |
|----------|------------------------------|
|          |       sext_ln728_fu_128      |
|          |     sext_ln728_31_fu_140     |
|          |     sext_ln728_32_fu_152     |
|          |     sext_ln728_33_fu_164     |
|          |     sext_ln728_34_fu_176     |
|   sext   |     sext_ln728_35_fu_188     |
|          |     sext_ln728_36_fu_200     |
|          |     sext_ln728_37_fu_212     |
|          |     sext_ln728_38_fu_224     |
|          |     sext_ln728_39_fu_236     |
|          |     sext_ln728_40_fu_248     |
|          |     sext_ln728_41_fu_260     |
|----------|------------------------------|
|          |          mrv_fu_264          |
|          |         mrv_1_fu_270         |
|          |         mrv_2_fu_276         |
|          |         mrv_3_fu_282         |
|          |         mrv_4_fu_288         |
|insertvalue|         mrv_5_fu_294         |
|          |         mrv_6_fu_300         |
|          |         mrv_7_fu_306         |
|          |         mrv_8_fu_312         |
|          |         mrv_9_fu_318         |
|          |         mrv_10_fu_324        |
|          |         mrv_11_fu_330        |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
