Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 24 11:11:11 2021
| Host         : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: audio_capture/sclk_reg/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: clk20kHz/new_clk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk381Hz/new_clk_reg/Q (HIGH)

 There are 515 register/latch pins with no clock driven by root clock pin: clk50Hz/new_clk_reg/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: clk6p25mHz/new_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1931 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.395        0.000                      0                 4242        0.012        0.000                      0                 4242        4.500        0.000                       0                  2368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.395        0.000                      0                 4242        0.012        0.000                      0                 4242        4.500        0.000                       0                  2368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 3.487ns (41.745%)  route 4.866ns (58.256%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.741     5.262    snake_game/logic/CLK
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  snake_game/logic/randX_reg[4]/Q
                         net (fo=9, routed)           1.028     6.747    snake_game/logic/randX[4]
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.124     6.871 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.660     7.531    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.916 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.916    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  snake_game/logic/randX_reg[6]_i_16/O[1]
                         net (fo=4, routed)           0.477     8.728    snake_game_n_365
    SLICE_X16Y101        LUT2 (Prop_lut2_I1_O)        0.303     9.031 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     9.031    randX[5]_i_14_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.258 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.602     9.859    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I2_O)        0.303    10.162 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.162    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.740 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.609    11.349    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.327    11.676 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.911    12.587    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.913 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.578    13.491    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X14Y99         LUT4 (Prop_lut4_I3_O)        0.124    13.615 r  snake_game/logic/randX[2]_i_1/O
                         net (fo=1, routed)           0.000    13.615    snake_game/logic/randX0[2]
    SLICE_X14Y99         FDRE                                         r  snake_game/logic/randX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.441    14.782    snake_game/logic/CLK
    SLICE_X14Y99         FDRE                                         r  snake_game/logic/randX_reg[2]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X14Y99         FDRE (Setup_fdre_C_D)        0.077    15.010    snake_game/logic/randX_reg[2]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 3.479ns (41.689%)  route 4.866ns (58.311%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.741     5.262    snake_game/logic/CLK
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  snake_game/logic/randX_reg[4]/Q
                         net (fo=9, routed)           1.028     6.747    snake_game/logic/randX[4]
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.124     6.871 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.660     7.531    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.916 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.916    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  snake_game/logic/randX_reg[6]_i_16/O[1]
                         net (fo=4, routed)           0.477     8.728    snake_game_n_365
    SLICE_X16Y101        LUT2 (Prop_lut2_I1_O)        0.303     9.031 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     9.031    randX[5]_i_14_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.258 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.602     9.859    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I2_O)        0.303    10.162 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.162    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.740 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.609    11.349    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.327    11.676 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.911    12.587    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.913 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.578    13.491    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I1_O)        0.116    13.607 r  snake_game/logic/randX[3]_i_1/O
                         net (fo=1, routed)           0.000    13.607    snake_game/logic/randX0[3]
    SLICE_X14Y99         FDRE                                         r  snake_game/logic/randX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.441    14.782    snake_game/logic/CLK
    SLICE_X14Y99         FDRE                                         r  snake_game/logic/randX_reg[3]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X14Y99         FDRE (Setup_fdre_C_D)        0.118    15.051    snake_game/logic/randX_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 3.680ns (43.091%)  route 4.860ns (56.909%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.558     5.079    snake_game/logic/CLK
    SLICE_X14Y99         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.961     6.518    snake_game/logic/randX[3]
    SLICE_X14Y99         LUT6 (Prop_lut6_I0_O)        0.295     6.813 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.660     7.473    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.858 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.858    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.192 r  snake_game/logic/randX_reg[6]_i_16/O[1]
                         net (fo=4, routed)           0.477     8.670    snake_game_n_365
    SLICE_X16Y101        LUT2 (Prop_lut2_I1_O)        0.303     8.973 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.973    randX[5]_i_14_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.200 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.602     9.801    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I2_O)        0.303    10.104 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.104    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.682 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.609    11.292    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.327    11.619 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.911    12.530    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.856 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.639    13.495    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.619 r  snake_game/logic/randX[4]_i_1/O
                         net (fo=1, routed)           0.000    13.619    snake_game/logic/randX0[4]
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.616    14.957    snake_game/logic/CLK
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[4]/C
                         clock pessimism              0.187    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.031    15.140    snake_game/logic/randX_reg[4]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 3.680ns (43.111%)  route 4.856ns (56.889%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.558     5.079    snake_game/logic/CLK
    SLICE_X14Y99         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.961     6.518    snake_game/logic/randX[3]
    SLICE_X14Y99         LUT6 (Prop_lut6_I0_O)        0.295     6.813 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.660     7.473    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.858 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.858    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.192 r  snake_game/logic/randX_reg[6]_i_16/O[1]
                         net (fo=4, routed)           0.477     8.670    snake_game_n_365
    SLICE_X16Y101        LUT2 (Prop_lut2_I1_O)        0.303     8.973 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.973    randX[5]_i_14_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.200 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.602     9.801    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I2_O)        0.303    10.104 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.104    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.682 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.609    11.292    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.327    11.619 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.911    12.530    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.856 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.635    13.491    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X13Y100        LUT3 (Prop_lut3_I1_O)        0.124    13.615 r  snake_game/logic/randX[1]_i_1/O
                         net (fo=1, routed)           0.000    13.615    snake_game/logic/randX0[1]
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.616    14.957    snake_game/logic/CLK
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[1]/C
                         clock pessimism              0.187    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.029    15.138    snake_game/logic/randX_reg[1]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 3.487ns (43.044%)  route 4.614ns (56.956%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.741     5.262    snake_game/logic/CLK
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  snake_game/logic/randX_reg[4]/Q
                         net (fo=9, routed)           1.028     6.747    snake_game/logic/randX[4]
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.124     6.871 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.660     7.531    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.916 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.916    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  snake_game/logic/randX_reg[6]_i_16/O[1]
                         net (fo=4, routed)           0.477     8.728    snake_game_n_365
    SLICE_X16Y101        LUT2 (Prop_lut2_I1_O)        0.303     9.031 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     9.031    randX[5]_i_14_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.258 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.602     9.859    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I2_O)        0.303    10.162 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.162    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.740 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.609    11.349    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.327    11.676 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.911    12.587    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.913 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.326    13.239    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.363 r  snake_game/logic/randX[5]_i_1/O
                         net (fo=1, routed)           0.000    13.363    snake_game/logic/randX0[5]
    SLICE_X13Y99         FDRE                                         r  snake_game/logic/randX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.441    14.782    snake_game/logic/CLK
    SLICE_X13Y99         FDRE                                         r  snake_game/logic/randX_reg[5]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.029    14.962    snake_game/logic/randX_reg[5]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 3.487ns (43.060%)  route 4.611ns (56.940%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.741     5.262    snake_game/logic/CLK
    SLICE_X13Y100        FDRE                                         r  snake_game/logic/randX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  snake_game/logic/randX_reg[4]/Q
                         net (fo=9, routed)           1.028     6.747    snake_game/logic/randX[4]
    SLICE_X14Y99         LUT6 (Prop_lut6_I4_O)        0.124     6.871 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.660     7.531    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.916 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.916    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  snake_game/logic/randX_reg[6]_i_16/O[1]
                         net (fo=4, routed)           0.477     8.728    snake_game_n_365
    SLICE_X16Y101        LUT2 (Prop_lut2_I1_O)        0.303     9.031 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     9.031    randX[5]_i_14_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.258 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.602     9.859    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I2_O)        0.303    10.162 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.162    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.740 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.609    11.349    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.327    11.676 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.911    12.587    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.913 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.323    13.236    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X13Y99         LUT2 (Prop_lut2_I0_O)        0.124    13.360 r  snake_game/logic/randX[0]_i_1/O
                         net (fo=1, routed)           0.000    13.360    snake_game/logic/randX1[0]
    SLICE_X13Y99         FDRE                                         r  snake_game/logic/randX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.441    14.782    snake_game/logic/CLK
    SLICE_X13Y99         FDRE                                         r  snake_game/logic/randX_reg[0]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.031    14.964    snake_game/logic/randX_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 3.680ns (43.880%)  route 4.707ns (56.120%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.558     5.079    snake_game/logic/CLK
    SLICE_X14Y99         FDRE                                         r  snake_game/logic/randX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  snake_game/logic/randX_reg[3]/Q
                         net (fo=13, routed)          0.961     6.518    snake_game/logic/randX[3]
    SLICE_X14Y99         LUT6 (Prop_lut6_I0_O)        0.295     6.813 r  snake_game/logic/randX[6]_i_8/O
                         net (fo=3, routed)           0.660     7.473    snake_game/logic/randX[6]_i_8_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.858 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.001     7.858    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.192 r  snake_game/logic/randX_reg[6]_i_16/O[1]
                         net (fo=4, routed)           0.477     8.670    snake_game_n_365
    SLICE_X16Y101        LUT2 (Prop_lut2_I1_O)        0.303     8.973 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.973    randX[5]_i_14_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.200 r  randX_reg[5]_i_13/O[1]
                         net (fo=1, routed)           0.602     9.801    snake_game/logic/randX_reg[6]_0[1]
    SLICE_X14Y100        LUT3 (Prop_lut3_I2_O)        0.303    10.104 r  snake_game/logic/randX[5]_i_11/O
                         net (fo=1, routed)           0.000    10.104    snake_game/logic/randX[5]_i_11_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.682 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.609    11.292    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.327    11.619 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.717    12.335    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I2_O)        0.326    12.661 r  snake_game/logic/randX[6]_i_6/O
                         net (fo=1, routed)           0.680    13.341    snake_game/logic/randX1__0[6]
    SLICE_X12Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.465 r  snake_game/logic/randX[6]_i_1/O
                         net (fo=1, routed)           0.000    13.465    snake_game/logic/randX0[6]
    SLICE_X12Y100        FDRE                                         r  snake_game/logic/randX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.616    14.957    snake_game/logic/CLK
    SLICE_X12Y100        FDRE                                         r  snake_game/logic/randX_reg[6]/C
                         clock pessimism              0.187    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.077    15.186    snake_game/logic/randX_reg[6]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 snake_game/logic/snake_show_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 1.657ns (21.119%)  route 6.189ns (78.881%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.736     5.257    snake_game/logic/CLK
    SLICE_X50Y140        FDRE                                         r  snake_game/logic/snake_show_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  snake_game/logic/snake_show_reg[121]/Q
                         net (fo=1, routed)           1.464     7.239    snake_game/logic/snake_show[121]
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.124     7.363 r  snake_game/logic/oled_data[10]_i_64/O
                         net (fo=1, routed)           1.370     8.733    snake_game/logic/oled_data[10]_i_64_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I2_O)        0.124     8.857 r  snake_game/logic/oled_data[10]_i_38/O
                         net (fo=1, routed)           0.983     9.841    snake_game/logic/oled_data[10]_i_38_n_0
    SLICE_X24Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.965 r  snake_game/logic/oled_data[10]_i_21/O
                         net (fo=1, routed)           0.994    10.959    snake_game/logic/oled_data[10]_i_21_n_0
    SLICE_X12Y101        LUT4 (Prop_lut4_I0_O)        0.116    11.075 r  snake_game/logic/oled_data[10]_i_10/O
                         net (fo=4, routed)           0.971    12.046    snake_game/logic/oled_snake[0]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.324    12.370 r  snake_game/logic/oled_data[7]_i_2/O
                         net (fo=1, routed)           0.407    12.776    xy/FSM_sequential_TASK_reg[1]
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.327    13.103 r  xy/oled_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.103    xy_n_83
    SLICE_X9Y91          FDRE                                         r  oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.439    14.780    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  oled_data_reg[7]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.032    14.963    oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 snake_game/logic/snake_show_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 1.654ns (21.638%)  route 5.990ns (78.362%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.736     5.257    snake_game/logic/CLK
    SLICE_X50Y140        FDRE                                         r  snake_game/logic/snake_show_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  snake_game/logic/snake_show_reg[121]/Q
                         net (fo=1, routed)           1.464     7.239    snake_game/logic/snake_show[121]
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.124     7.363 r  snake_game/logic/oled_data[10]_i_64/O
                         net (fo=1, routed)           1.370     8.733    snake_game/logic/oled_data[10]_i_64_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I2_O)        0.124     8.857 r  snake_game/logic/oled_data[10]_i_38/O
                         net (fo=1, routed)           0.983     9.841    snake_game/logic/oled_data[10]_i_38_n_0
    SLICE_X24Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.965 r  snake_game/logic/oled_data[10]_i_21/O
                         net (fo=1, routed)           0.994    10.959    snake_game/logic/oled_data[10]_i_21_n_0
    SLICE_X12Y101        LUT4 (Prop_lut4_I0_O)        0.116    11.075 r  snake_game/logic/oled_data[10]_i_10/O
                         net (fo=4, routed)           1.024    12.099    game_2048_game/oled_snake[0]
    SLICE_X9Y91          LUT4 (Prop_lut4_I3_O)        0.322    12.421 r  game_2048_game/oled_data[10]_i_3/O
                         net (fo=1, routed)           0.154    12.575    xy/oled_data_reg[10]_6
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.326    12.901 r  xy/oled_data[10]_i_1__0/O
                         net (fo=1, routed)           0.000    12.901    xy_n_82
    SLICE_X9Y91          FDRE                                         r  oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.439    14.780    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  oled_data_reg[10]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.031    14.962    oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 snake_game/logic/snake_show_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 1.458ns (18.989%)  route 6.220ns (81.011%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.736     5.257    snake_game/logic/CLK
    SLICE_X50Y140        FDRE                                         r  snake_game/logic/snake_show_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  snake_game/logic/snake_show_reg[121]/Q
                         net (fo=1, routed)           1.464     7.239    snake_game/logic/snake_show[121]
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.124     7.363 r  snake_game/logic/oled_data[10]_i_64/O
                         net (fo=1, routed)           1.370     8.733    snake_game/logic/oled_data[10]_i_64_n_0
    SLICE_X34Y113        LUT6 (Prop_lut6_I2_O)        0.124     8.857 r  snake_game/logic/oled_data[10]_i_38/O
                         net (fo=1, routed)           0.983     9.841    snake_game/logic/oled_data[10]_i_38_n_0
    SLICE_X24Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.965 r  snake_game/logic/oled_data[10]_i_21/O
                         net (fo=1, routed)           0.994    10.959    snake_game/logic/oled_data[10]_i_21_n_0
    SLICE_X12Y101        LUT4 (Prop_lut4_I0_O)        0.116    11.075 r  snake_game/logic/oled_data[10]_i_10/O
                         net (fo=4, routed)           0.971    12.046    snake_game/logic/oled_snake[0]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.328    12.374 r  snake_game/logic/oled_data[8]_i_2/O
                         net (fo=2, routed)           0.438    12.812    oled_volume_intensity/peak_value/FSM_sequential_TASK_reg[1]
    SLICE_X8Y91          LUT6 (Prop_lut6_I3_O)        0.124    12.936 r  oled_volume_intensity/peak_value/oled_data[5]_i_1/O
                         net (fo=1, routed)           0.000    12.936    oled_volume_intensity_n_14
    SLICE_X8Y91          FDRE                                         r  oled_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.439    14.780    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  oled_data_reg[5]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.077    15.008    oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 led_intensity/LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.644%)  route 0.197ns (51.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.561     1.444    led_intensity/CLK
    SLICE_X35Y41         FDRE                                         r  led_intensity/LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  led_intensity/LED_reg[11]/Q
                         net (fo=1, routed)           0.197     1.783    led_intensity/led_volume[11]
    SLICE_X37Y41         LUT4 (Prop_lut4_I0_O)        0.046     1.829 r  led_intensity/led[11]_i_1/O
                         net (fo=1, routed)           0.000     1.829    led_intensity_n_4
    SLICE_X37Y41         FDRE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  led_reg[11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.107     1.816    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[110][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[111][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.733%)  route 0.254ns (64.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.642     1.526    snake_game/logic/CLK
    SLICE_X36Y105        FDSE                                         r  snake_game/logic/snakeY_reg[110][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDSE (Prop_fdse_C_Q)         0.141     1.667 r  snake_game/logic/snakeY_reg[110][5]/Q
                         net (fo=21, routed)          0.254     1.920    snake_game/logic/snakeY_reg[111][5]_0[2]
    SLICE_X31Y105        FDSE                                         r  snake_game/logic/snakeY_reg[111][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.916     2.044    snake_game/logic/CLK
    SLICE_X31Y105        FDSE                                         r  snake_game/logic/snakeY_reg[111][5]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X31Y105        FDSE (Hold_fdse_C_D)         0.072     1.862    snake_game/logic/snakeY_reg[111][5]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeX_reg[78][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeX_reg[79][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.280%)  route 0.233ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.642     1.526    snake_game/logic/CLK
    SLICE_X30Y140        FDSE                                         r  snake_game/logic/snakeX_reg[78][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y140        FDSE (Prop_fdse_C_Q)         0.164     1.690 r  snake_game/logic/snakeX_reg[78][2]/Q
                         net (fo=10, routed)          0.233     1.923    snake_game/logic/snakeX_reg[78]__0[2]
    SLICE_X36Y139        FDSE                                         r  snake_game/logic/snakeX_reg[79][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.914     2.042    snake_game/logic/CLK
    SLICE_X36Y139        FDSE                                         r  snake_game/logic/snakeX_reg[79][2]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X36Y139        FDSE (Hold_fdse_C_D)         0.066     1.854    snake_game/logic/snakeX_reg[79][2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[79][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[80][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.222%)  route 0.259ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.638     1.522    snake_game/logic/CLK
    SLICE_X35Y136        FDSE                                         r  snake_game/logic/snakeY_reg[79][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136        FDSE (Prop_fdse_C_Q)         0.141     1.663 r  snake_game/logic/snakeY_reg[79][3]/Q
                         net (fo=23, routed)          0.259     1.922    snake_game/logic/snakeY_reg[80][5]_0[0]
    SLICE_X38Y133        FDSE                                         r  snake_game/logic/snakeY_reg[80][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.909     2.037    snake_game/logic/CLK
    SLICE_X38Y133        FDSE                                         r  snake_game/logic/snakeY_reg[80][3]/C
                         clock pessimism             -0.253     1.783    
    SLICE_X38Y133        FDSE (Hold_fdse_C_D)         0.063     1.846    snake_game/logic/snakeY_reg[80][3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[78][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[79][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.329%)  route 0.270ns (65.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.641     1.525    snake_game/logic/CLK
    SLICE_X32Y139        FDSE                                         r  snake_game/logic/snakeY_reg[78][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDSE (Prop_fdse_C_Q)         0.141     1.666 r  snake_game/logic/snakeY_reg[78][4]/Q
                         net (fo=21, routed)          0.270     1.935    snake_game/logic/snakeY_reg[79][5]_0[1]
    SLICE_X37Y138        FDSE                                         r  snake_game/logic/snakeY_reg[79][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.914     2.042    snake_game/logic/CLK
    SLICE_X37Y138        FDSE                                         r  snake_game/logic/snakeY_reg[79][4]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X37Y138        FDSE (Hold_fdse_C_D)         0.070     1.858    snake_game/logic/snakeY_reg[79][4]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[21][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeBody_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.231ns (52.629%)  route 0.208ns (47.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.639     1.523    snake_game/logic/CLK
    SLICE_X37Y137        FDSE                                         r  snake_game/logic/snakeY_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDSE (Prop_fdse_C_Q)         0.141     1.664 r  snake_game/logic/snakeY_reg[21][1]/Q
                         net (fo=27, routed)          0.157     1.820    snake_game/logic/snakeY_reg[21]__0[1]
    SLICE_X35Y137        LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  snake_game/logic/snakeBody[21]_i_5/O
                         net (fo=1, routed)           0.051     1.917    snake_game/logic/snakeBody[21]_i_5_n_0
    SLICE_X35Y137        LUT6 (Prop_lut6_I5_O)        0.045     1.962 r  snake_game/logic/snakeBody[21]_i_1/O
                         net (fo=1, routed)           0.000     1.962    snake_game/logic/snakeBody0704_out
    SLICE_X35Y137        FDRE                                         r  snake_game/logic/snakeBody_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.912     2.040    snake_game/logic/CLK
    SLICE_X35Y137        FDRE                                         r  snake_game/logic/snakeBody_reg[21]/C
                         clock pessimism             -0.253     1.786    
    SLICE_X35Y137        FDRE (Hold_fdre_C_D)         0.091     1.877    snake_game/logic/snakeBody_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[21][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[22][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.059%)  route 0.227ns (63.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.640     1.524    snake_game/logic/CLK
    SLICE_X36Y138        FDSE                                         r  snake_game/logic/snakeY_reg[21][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDSE (Prop_fdse_C_Q)         0.128     1.652 r  snake_game/logic/snakeY_reg[21][5]/Q
                         net (fo=21, routed)          0.227     1.879    snake_game/logic/snakeY_reg[22][5]_0[2]
    SLICE_X34Y132        FDSE                                         r  snake_game/logic/snakeY_reg[22][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.908     2.036    snake_game/logic/CLK
    SLICE_X34Y132        FDSE                                         r  snake_game/logic/snakeY_reg[22][5]/C
                         clock pessimism             -0.253     1.782    
    SLICE_X34Y132        FDSE (Hold_fdse_C_D)         0.009     1.791    snake_game/logic/snakeY_reg[22][5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeX_reg[78][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeX_reg[79][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.991%)  route 0.286ns (67.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.642     1.526    snake_game/logic/CLK
    SLICE_X32Y141        FDSE                                         r  snake_game/logic/snakeX_reg[78][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDSE (Prop_fdse_C_Q)         0.141     1.667 r  snake_game/logic/snakeX_reg[78][1]/Q
                         net (fo=14, routed)          0.286     1.953    snake_game/logic/snakeX_reg[79][1]_0[1]
    SLICE_X36Y139        FDSE                                         r  snake_game/logic/snakeX_reg[79][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.914     2.042    snake_game/logic/CLK
    SLICE_X36Y139        FDSE                                         r  snake_game/logic/snakeX_reg[79][1]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X36Y139        FDSE (Hold_fdse_C_D)         0.070     1.858    snake_game/logic/snakeX_reg[79][1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk20kHz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.564     1.447    clk20kHz/CLK
    SLICE_X39Y49         FDRE                                         r  clk20kHz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20kHz/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    clk20kHz/count_reg[27]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk20kHz/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk20kHz/count_reg[24]_i_1__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk20kHz/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.922    clk20kHz/count_reg[28]_i_1__1_n_7
    SLICE_X39Y50         FDRE                                         r  clk20kHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.830     1.958    clk20kHz/CLK
    SLICE_X39Y50         FDRE                                         r  clk20kHz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk20kHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk6p25mHz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25mHz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.567     1.450    clk6p25mHz/CLK
    SLICE_X9Y49          FDRE                                         r  clk6p25mHz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk6p25mHz/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.711    clk6p25mHz/count_reg[15]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk6p25mHz/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk6p25mHz/count_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  clk6p25mHz/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    clk6p25mHz/count_reg[16]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  clk6p25mHz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.834     1.962    clk6p25mHz/CLK
    SLICE_X9Y50          FDRE                                         r  clk6p25mHz/count_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    clk6p25mHz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y43   an_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y43   an_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y43   an_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y43   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133   audio_capture/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y135   audio_capture/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y135   audio_capture/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133   audio_capture/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133   audio_capture/count2_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X39Y115  snake_game/logic/snakeX_reg[106][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y115  snake_game/logic/snakeX_reg[106][5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  snake_game/logic/snakeX_reg[106][6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y119  snake_game/logic/snakeX_reg[10][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y119  snake_game/logic/snakeX_reg[10][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y119  snake_game/logic/snakeX_reg[10][5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y119  snake_game/logic/snakeX_reg[10][6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y111  snake_game/logic/snakeX_reg[113][0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y111  snake_game/logic/snakeX_reg[113][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y111  snake_game/logic/snakeX_reg[113][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y107  snake_game/logic/snakeBody_reg[90]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y99   snake_game/logic/snakeBody_reg[97]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y104  snake_game/logic/snakeBody_reg[99]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y98   game_2048_game/logic/eight_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y98   game_2048_game/logic/eight_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y98   game_2048_game/logic/eight_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y104  snake_game/logic/snake_show_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y104  snake_game/logic/snake_show_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y98   game_2048_game/logic/eight_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y99   game_2048_game/logic/eight_reg[1]/C



