
*** Running vivado
    with args -log design_1_VQFTAXIBUS_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_VQFTAXIBUS_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_VQFTAXIBUS_0_0.tcl -notrace
Command: synth_design -top design_1_VQFTAXIBUS_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 343.055 ; gain = 133.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_VQFTAXIBUS_0_0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_0/synth/design_1_VQFTAXIBUS_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS.v:776]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_CRTL_BUS_s_axi' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_CRTL_BUS_s_axi.v:187]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_CRTL_BUS_s_axi' (1#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_fptrunbkb' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_fptrunbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_ap_fptrunc_0_no_dsp_64' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_fptrunc_0_no_dsp_64.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_ap_fptrunc_0_no_dsp_64' (15#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_fptrunbkb' (16#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_fptrunbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_fpext_cud' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_fpext_cud.v:11]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_ap_fpext_0_no_dsp_32' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_ap_fpext_0_no_dsp_32' (17#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_fpext_cud' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_fpext_cud.v:11]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_dadddsdEe' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dadddsdEe.v:11]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_ap_dadddsub_3_full_dsp_64' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_dadddsub_3_full_dsp_64.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_dadddsub_3_full_dsp_64.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_ap_dadddsub_3_full_dsp_64' (35#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_dadddsub_3_full_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_dadddsdEe' (36#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dadddsdEe.v:11]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_dmul_6eOg' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dmul_6eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_ap_dmul_4_max_dsp_64' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_dmul_4_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_ap_dmul_4_max_dsp_64' (43#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/ip/VQFTAXIBUS_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_dmul_6eOg' (44#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dmul_6eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS' (45#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_VQFTAXIBUS_0_0' (46#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_0/synth/design_1_VQFTAXIBUS_0_0.v:57]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized665 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized665 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized665 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized665 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized665 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized23 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized663 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized663 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized663 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized663 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized663 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized22 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized661 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized661 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized661 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized661 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized661 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized659 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized659 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized659 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized659 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized659 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized629 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized629 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized629 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized629 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized629 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized643 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized643 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized643 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized643 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized643 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized641 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized641 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized641 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized641 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized641 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized639 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized639 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized639 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 538.191 ; gain = 328.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 538.191 ; gain = 328.992
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_0/constraints/VQFTAXIBUS_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_0/constraints/VQFTAXIBUS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.runs/design_1_VQFTAXIBUS_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.runs/design_1_VQFTAXIBUS_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  FDE => FDRE: 40 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 993.836 ; gain = 3.816
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 993.836 ; gain = 784.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 993.836 ; gain = 784.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 993.836 ; gain = 784.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_1141_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_1146_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 993.836 ; gain = 784.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |VQFTAXIBUS__GB0 |           1|     36389|
|2     |VQFTAXIBUS__GB1 |           1|     12443|
|3     |VQFTAXIBUS__GB2 |           1|     12305|
|4     |VQFTAXIBUS__GB3 |           1|     17950|
|5     |VQFTAXIBUS__GB4 |           1|     32982|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dadddsdEe_U20/opcode_buf1_reg[1:0]' into 'VQFTAXIBUS_dadddsdEe_U18/opcode_buf1_reg[1:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dadddsdEe.v:62]
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dadddsdEe_U21/opcode_buf1_reg[1:0]' into 'VQFTAXIBUS_dadddsdEe_U18/opcode_buf1_reg[1:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dadddsdEe.v:62]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[0]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[0]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[0]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[0]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[1]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[1]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[1]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[1]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[2]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[2]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[2]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[2]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[3]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[3]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[3]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[3]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[4]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[4]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[4]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[4]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[5]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[5]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[5]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[5]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[6]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[6]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[6]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[6]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[7]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[7]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[7]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[7]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[8]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[8]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[8]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[8]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[9]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[9]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[9]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[9]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[10]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[10]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[10]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[10]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[11]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[11]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[11]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[11]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[12]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[12]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[12]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[12]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[13]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[13]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[13]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[13]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[14]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[14]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[14]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[14]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[15]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[15]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[15]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[15]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[16]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[16]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[16]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[16]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[17]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[17]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[17]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[17]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[18]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[18]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[18]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[18]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[19]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[19]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[19]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[19]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[20]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[20]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[20]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[20]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[21]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[21]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[21]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[21]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[22]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[22]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[22]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[22]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[23]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[23]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[23]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[23]' (FDE) to 'reg_2211_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_1961_reg[24]' (FDE) to 'reg_1971_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2036_reg[24]' (FDE) to 'reg_2046_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2171_reg[24]' (FDE) to 'reg_2176_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_2206_reg[24]' (FDE) to 'reg_2211_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_2086_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_2196_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_2231_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1951_reg[28] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp__1.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp__2.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp__3.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp__3.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dadddsdEe_U19/opcode_buf1_reg[1:0]' into 'VQFTAXIBUS_dadddsdEe_U22/opcode_buf1_reg[1:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dadddsdEe.v:62]
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dadddsdEe_U17/opcode_buf1_reg[1:0]' into 'VQFTAXIBUS_dadddsdEe_U22/opcode_buf1_reg[1:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dadddsdEe.v:62]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_CRTL_BUS_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp__4.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__5.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp__5.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp__6.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp__6.
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dmul_6eOg_U28/din0_buf1_reg[63:0]' into 'VQFTAXIBUS_dmul_6eOg_U29/din0_buf1_reg[63:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dmul_6eOg.v:52]
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dmul_6eOg_U27/din0_buf1_reg[63:0]' into 'VQFTAXIBUS_dmul_6eOg_U29/din0_buf1_reg[63:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dmul_6eOg.v:52]
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dmul_6eOg_U26/din0_buf1_reg[63:0]' into 'VQFTAXIBUS_dmul_6eOg_U29/din0_buf1_reg[63:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dmul_6eOg.v:52]
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dmul_6eOg_U25/din0_buf1_reg[63:0]' into 'VQFTAXIBUS_dmul_6eOg_U29/din0_buf1_reg[63:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dmul_6eOg.v:52]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U26/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U26/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U26/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U26/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U26/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U26/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U27/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U27/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U27/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U27/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U27/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U27/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U27/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U28/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U28/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U28/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U28/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U28/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U28/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U25/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U25/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U25/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U25/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U25/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U25/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U25/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U29/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U29/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U29/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U29/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U29/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U29/din1_buf1_reg[62] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp__7.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp__7.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'VQFTAXIBUS_dmul_6eOg_U30/din0_buf1_reg[63:0]' into 'VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[63:0]' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/a82e/hdl/verilog/VQFTAXIBUS_dmul_6eOg.v:52]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1946_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_2021_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U30/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U30/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U30/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U30/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U30/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U30/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din1_buf1_reg[62] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1765_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1713_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1671_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1694_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1634_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1647_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U24/din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VQFTAXIBUS_dmul_6eOg_U31/din0_buf1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:03:41 . Memory (MB): peak = 993.836 ; gain = 784.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |VQFTAXIBUS__GB0 |           1|     28990|
|2     |VQFTAXIBUS__GB1 |           1|     11817|
|3     |VQFTAXIBUS__GB2 |           1|      9658|
|4     |VQFTAXIBUS__GB3 |           1|     13785|
|5     |VQFTAXIBUS__GB4 |           1|     11371|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:04:09 . Memory (MB): peak = 1012.055 ; gain = 802.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:21 ; elapsed = 00:04:28 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |VQFTAXIBUS__GB0 |           1|     28692|
|2     |VQFTAXIBUS__GB1 |           1|     11112|
|3     |VQFTAXIBUS__GB2 |           1|      9485|
|4     |VQFTAXIBUS__GB3 |           1|     13768|
|5     |VQFTAXIBUS__GB4 |           1|     11371|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:44 ; elapsed = 00:05:14 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |VQFTAXIBUS__GB0 |           1|     10352|
|2     |VQFTAXIBUS__GB1 |           1|      4869|
|3     |VQFTAXIBUS__GB3 |           1|      5433|
|4     |VQFTAXIBUS__GB4 |           1|      4406|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:52 ; elapsed = 00:05:22 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:53 ; elapsed = 00:05:23 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:08 ; elapsed = 00:05:38 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:05:39 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:10 ; elapsed = 00:05:41 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:05:41 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   104|
|2     |DSP48E1    |    24|
|3     |DSP48E1_1  |     8|
|4     |DSP48E1_10 |     8|
|5     |DSP48E1_11 |     8|
|6     |DSP48E1_2  |     8|
|7     |DSP48E1_3  |     8|
|8     |DSP48E1_4  |     8|
|9     |DSP48E1_5  |     8|
|10    |DSP48E1_6  |     8|
|11    |DSP48E1_7  |     8|
|12    |DSP48E1_8  |     8|
|13    |DSP48E1_9  |     8|
|14    |LUT1       |   140|
|15    |LUT2       |  1258|
|16    |LUT3       |  2101|
|17    |LUT4       |  2001|
|18    |LUT5       |  3188|
|19    |LUT6       |  8511|
|20    |MUXCY      |  1920|
|21    |MUXF7      |    48|
|22    |MUXF8      |     8|
|23    |SRL16E     |    96|
|24    |XORCY      |   960|
|25    |FDE        |    40|
|26    |FDRE       | 10910|
|27    |FDSE       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:05:41 . Memory (MB): peak = 1052.887 ; gain = 843.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:52 ; elapsed = 00:04:54 . Memory (MB): peak = 1052.887 ; gain = 335.355
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:05:42 . Memory (MB): peak = 1052.887 ; gain = 843.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_0/constraints/VQFTAXIBUS_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_0/constraints/VQFTAXIBUS_ooc.xdc:6]
Finished Parsing XDC File [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_VQFTAXIBUS_0_0/constraints/VQFTAXIBUS_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 826 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 786 instances
  FDE => FDRE: 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
535 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:27 ; elapsed = 00:05:56 . Memory (MB): peak = 1052.887 ; gain = 791.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.runs/design_1_VQFTAXIBUS_0_0_synth_1/design_1_VQFTAXIBUS_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1052.887 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.887 ; gain = 0.000
