0.7
2020.2
Nov 18 2020
09:47:47
C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Exhausted_Testing/Lab2_111060013_Exhausted_Testing.sim/sim_1/behav/xsim/glbl.v,1696910069,verilog,,,,glbl,,,,,,,,
C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Exhausted_Testing/Lab2_111060013_Exhausted_Testing.v,1696916469,verilog,,,,Exhausted_Testing,,,,,,,,
C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Exhausted_Testing/Ripple_Carry_Adder.v,1696910069,verilog,,C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Exhausted_Testing/Lab2_111060013_Exhausted_Testing.v,,FullAdder;Ripple_Carry_Adder,,,,,,,,
