;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 104, 29
	SLT 723, 111
	SUB <121, 106
	JMZ -40, #20
	SPL <12, <10
	SPL 0, <802
	SPL <712, <-10
	SPL <712, <-10
	SUB @-127, 100
	SLT 30, 9
	SPL 0, <802
	SPL <712, <-10
	SPL <712, <-10
	ADD @-127, 900
	SPL <712, <-10
	ADD @-127, 900
	JMZ 30, 9
	JMN 0, <802
	ADD -207, <-520
	CMP #1, <-1
	SUB #72, @200
	ADD 30, 9
	SPL <300, 90
	SUB @121, 106
	SPL <12, <10
	SPL <12, <10
	SPL <300, 90
	CMP -207, <-120
	SPL <300, 90
	CMP -207, <-120
	SUB @127, 106
	SUB -207, <-520
	ADD #1, <-1
	JMN -1, @-30
	SPL 0, #3
	SUB -3, <-2
	SPL 0, <802
	CMP @0, @3
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <802
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP #0, -80
	ADD 104, 69
	ADD 104, 69
