--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7678 paths analyzed, 320 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.653ns.
--------------------------------------------------------------------------------
Slack:                  14.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.609ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.325 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.B1       net (fanout=14)       1.028   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_60_rstpot
                                                       seg/ctr/M_ctr_q_60
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (1.580ns logic, 4.029ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  14.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (0.690 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.C2       net (fanout=14)       1.045   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_63_rstpot
                                                       seg/ctr/M_ctr_q_63
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.580ns logic, 4.046ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_20 (FF)
  Destination:          seg/ctr/M_ctr_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_20 to seg/ctr/M_ctr_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_20
    SLICE_X11Y37.D2      net (fanout=2)        0.744   seg/ctr/M_ctr_q[20]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.B1       net (fanout=14)       1.028   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_60_rstpot
                                                       seg/ctr/M_ctr_q_60
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (1.626ns logic, 3.840ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  14.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.325 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.C3       net (fanout=14)       0.865   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_61_rstpot
                                                       seg/ctr/M_ctr_q_61
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (1.580ns logic, 3.866ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_20 (FF)
  Destination:          seg/ctr/M_ctr_q_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.483ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.690 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_20 to seg/ctr/M_ctr_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_20
    SLICE_X11Y37.D2      net (fanout=2)        0.744   seg/ctr/M_ctr_q[20]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.C2       net (fanout=14)       1.045   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_63_rstpot
                                                       seg/ctr/M_ctr_q_63
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (1.626ns logic, 3.857ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  14.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.377ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B3      net (fanout=5)        0.844   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B       Tilo                  0.235   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_1
    SLICE_X9Y39.D2       net (fanout=17)       1.266   seg/ctr/GND_4_o_GND_4_o_equal_2_o_014
    SLICE_X9Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[32]
                                                       seg/ctr/M_ctr_q_32_rstpot
                                                       seg/ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (1.556ns logic, 3.821ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_52 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y45.A2       net (fanout=14)       0.801   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y45.CLK      Tas                   0.373   seg/ctr/M_ctr_q[55]
                                                       seg/ctr/M_ctr_q_52_rstpot
                                                       seg/ctr/M_ctr_q_52
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (1.580ns logic, 3.802ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  14.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.347ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.325 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X9Y35.C2       net (fanout=2)        0.907   seg/ctr/M_ctr_q[6]
    SLICE_X9Y35.C        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A2       net (fanout=1)        0.542   seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.B1       net (fanout=14)       1.028   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_60_rstpot
                                                       seg/ctr/M_ctr_q_60
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (1.580ns logic, 3.767ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.364ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.690 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X9Y35.C2       net (fanout=2)        0.907   seg/ctr/M_ctr_q[6]
    SLICE_X9Y35.C        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A2       net (fanout=1)        0.542   seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.C2       net (fanout=14)       1.045   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_63_rstpot
                                                       seg/ctr/M_ctr_q_63
    -------------------------------------------------  ---------------------------
    Total                                      5.364ns (1.580ns logic, 3.784ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.325 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X9Y35.D2       net (fanout=2)        0.905   seg/ctr/M_ctr_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A4       net (fanout=1)        0.503   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.B1       net (fanout=14)       1.028   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_60_rstpot
                                                       seg/ctr/M_ctr_q_60
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (1.580ns logic, 3.726ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  14.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_20 (FF)
  Destination:          seg/ctr/M_ctr_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_20 to seg/ctr/M_ctr_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_20
    SLICE_X11Y37.D2      net (fanout=2)        0.744   seg/ctr/M_ctr_q[20]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.C3       net (fanout=14)       0.865   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_61_rstpot
                                                       seg/ctr/M_ctr_q_61
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (1.626ns logic, 3.677ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.690 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X9Y35.D2       net (fanout=2)        0.905   seg/ctr/M_ctr_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A4       net (fanout=1)        0.503   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.C2       net (fanout=14)       1.045   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_63_rstpot
                                                       seg/ctr/M_ctr_q_63
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.580ns logic, 3.743ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  14.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_64 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.326ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (0.690 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.A5       net (fanout=14)       0.745   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_64_rstpot
                                                       seg/ctr/M_ctr_q_64
    -------------------------------------------------  ---------------------------
    Total                                      5.326ns (1.580ns logic, 3.746ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  14.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.267ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.325 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.D5       net (fanout=14)       0.686   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_62_rstpot
                                                       seg/ctr/M_ctr_q_62
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.580ns logic, 3.687ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_20 (FF)
  Destination:          seg/ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.234ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.312 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_20 to seg/ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_20
    SLICE_X11Y37.D2      net (fanout=2)        0.744   seg/ctr/M_ctr_q[20]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B3      net (fanout=5)        0.844   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B       Tilo                  0.235   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_1
    SLICE_X9Y39.D2       net (fanout=17)       1.266   seg/ctr/GND_4_o_GND_4_o_equal_2_o_014
    SLICE_X9Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[32]
                                                       seg/ctr/M_ctr_q_32_rstpot
                                                       seg/ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      5.234ns (1.602ns logic, 3.632ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  14.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_20 (FF)
  Destination:          seg/ctr/M_ctr_q_52 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.324 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_20 to seg/ctr/M_ctr_q_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_20
    SLICE_X11Y37.D2      net (fanout=2)        0.744   seg/ctr/M_ctr_q[20]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y45.A2       net (fanout=14)       0.801   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y45.CLK      Tas                   0.373   seg/ctr/M_ctr_q[55]
                                                       seg/ctr/M_ctr_q_52_rstpot
                                                       seg/ctr/M_ctr_q_52
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.626ns logic, 3.613ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  14.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X9Y35.D1       net (fanout=2)        0.779   seg/ctr/M_ctr_q[1]
    SLICE_X9Y35.D        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A4       net (fanout=1)        0.503   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.B1       net (fanout=14)       1.028   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_60_rstpot
                                                       seg/ctr/M_ctr_q_60
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (1.626ns logic, 3.600ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_59 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.325 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.A6       net (fanout=14)       0.650   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_59_rstpot
                                                       seg/ctr/M_ctr_q_59
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (1.580ns logic, 3.651ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_19 (FF)
  Destination:          seg/ctr/M_ctr_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.325 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_19 to seg/ctr/M_ctr_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_19
    SLICE_X11Y37.D4      net (fanout=2)        0.507   seg/ctr/M_ctr_q[19]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.B1       net (fanout=14)       1.028   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_60_rstpot
                                                       seg/ctr/M_ctr_q_60
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (1.626ns logic, 3.603ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 4)
  Clock Path Skew:      0.039ns (0.690 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X9Y35.D1       net (fanout=2)        0.779   seg/ctr/M_ctr_q[1]
    SLICE_X9Y35.D        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A4       net (fanout=1)        0.503   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.C2       net (fanout=14)       1.045   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_63_rstpot
                                                       seg/ctr/M_ctr_q_63
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.626ns logic, 3.617ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  14.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_19 (FF)
  Destination:          seg/ctr/M_ctr_q_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.690 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_19 to seg/ctr/M_ctr_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_19
    SLICE_X11Y37.D4      net (fanout=2)        0.507   seg/ctr/M_ctr_q[19]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.C2       net (fanout=14)       1.045   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_63_rstpot
                                                       seg/ctr/M_ctr_q_63
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.626ns logic, 3.620ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  14.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.325 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X9Y35.C2       net (fanout=2)        0.907   seg/ctr/M_ctr_q[6]
    SLICE_X9Y35.C        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A2       net (fanout=1)        0.542   seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.C3       net (fanout=14)       0.865   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_61_rstpot
                                                       seg/ctr/M_ctr_q_61
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (1.580ns logic, 3.604ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  14.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_60 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.325 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X9Y35.C1       net (fanout=2)        0.745   seg/ctr/M_ctr_q[7]
    SLICE_X9Y35.C        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A2       net (fanout=1)        0.542   seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.B1       net (fanout=14)       1.028   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_60_rstpot
                                                       seg/ctr/M_ctr_q_60
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (1.580ns logic, 3.605ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  14.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_65 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (0.690 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.B6       net (fanout=14)       0.658   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_65_rstpot
                                                       seg/ctr/M_ctr_q_65
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.580ns logic, 3.659ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.165ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B3      net (fanout=5)        0.844   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B       Tilo                  0.235   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_1
    SLICE_X9Y39.B1       net (fanout=17)       1.054   seg/ctr/GND_4_o_GND_4_o_equal_2_o_014
    SLICE_X9Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[32]
                                                       seg/ctr/M_ctr_q_30_rstpot
                                                       seg/ctr/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      5.165ns (1.556ns logic, 3.609ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  14.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.690 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X9Y35.C1       net (fanout=2)        0.745   seg/ctr/M_ctr_q[7]
    SLICE_X9Y35.C        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A2       net (fanout=1)        0.542   seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.C2       net (fanout=14)       1.045   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_63_rstpot
                                                       seg/ctr/M_ctr_q_63
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.580ns logic, 3.622ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  14.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.325 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X9Y35.D2       net (fanout=2)        0.905   seg/ctr/M_ctr_q[5]
    SLICE_X9Y35.D        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A4       net (fanout=1)        0.503   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y47.C3       net (fanout=14)       0.865   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y47.CLK      Tas                   0.373   seg/ctr/M_ctr_q[62]
                                                       seg/ctr/M_ctr_q_61_rstpot
                                                       seg/ctr/M_ctr_q_61
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (1.580ns logic, 3.563ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_21 (FF)
  Destination:          seg/ctr/M_ctr_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.322 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_21 to seg/ctr/M_ctr_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[24]
                                                       seg/ctr/M_ctr_q_21
    SLICE_X11Y37.D1      net (fanout=2)        0.933   seg/ctr/M_ctr_q[21]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X11Y45.D2      net (fanout=14)       0.563   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X11Y45.CLK     Tas                   0.373   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/M_ctr_q_58_rstpot
                                                       seg/ctr/M_ctr_q_58
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.580ns logic, 3.564ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.183 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X9Y35.C2       net (fanout=2)        0.907   seg/ctr/M_ctr_q[6]
    SLICE_X9Y35.C        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A2       net (fanout=1)        0.542   seg/ctr/GND_4_o_GND_4_o_equal_2_o_09
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B3      net (fanout=5)        0.844   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X10Y37.B       Tilo                  0.235   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_1
    SLICE_X9Y39.D2       net (fanout=17)       1.266   seg/ctr/GND_4_o_GND_4_o_equal_2_o_014
    SLICE_X9Y39.CLK      Tas                   0.373   seg/ctr/M_ctr_q[32]
                                                       seg/ctr/M_ctr_q_32_rstpot
                                                       seg/ctr/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.556ns logic, 3.559ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  14.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_20 (FF)
  Destination:          seg/ctr/M_ctr_q_64 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.183ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.690 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_20 to seg/ctr/M_ctr_q_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[20]
                                                       seg/ctr/M_ctr_q_20
    SLICE_X11Y37.D2      net (fanout=2)        0.744   seg/ctr/M_ctr_q[20]
    SLICE_X11Y37.D       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A3       net (fanout=1)        0.778   seg/ctr/GND_4_o_GND_4_o_equal_2_o_011
    SLICE_X9Y35.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_010
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B4      net (fanout=5)        1.290   seg/ctr/GND_4_o_GND_4_o_equal_2_o_013
    SLICE_X11Y45.B       Tilo                  0.259   seg/ctr/M_ctr_q[58]
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_014_3
    SLICE_X9Y48.A5       net (fanout=14)       0.745   seg/ctr/GND_4_o_GND_4_o_equal_2_o_0142
    SLICE_X9Y48.CLK      Tas                   0.373   seg/ctr/M_ctr_q[63]
                                                       seg/ctr/M_ctr_q_64_rstpot
                                                       seg/ctr/M_ctr_q_64
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (1.626ns logic, 3.557ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[13]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[13]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[13]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[20]/CLK
  Logical resource: seg/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[20]/CLK
  Logical resource: seg/ctr/M_ctr_q_19/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[20]/CLK
  Logical resource: seg/ctr/M_ctr_q_20/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[35]/CLK
  Logical resource: seg/ctr/M_ctr_q_33/CK
  Location pin: SLICE_X10Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[35]/CLK
  Logical resource: seg/ctr/M_ctr_q_34/CK
  Location pin: SLICE_X10Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[35]/CLK
  Logical resource: seg/ctr/M_ctr_q_35/CK
  Location pin: SLICE_X10Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X14Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X14Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X14Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X14Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.653|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7678 paths, 0 nets, and 507 connections

Design statistics:
   Minimum period:   5.653ns{1}   (Maximum frequency: 176.897MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 12 00:37:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



