<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="espacio.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bala_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bala_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisorF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="formato_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="maquinaEstado_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="marcianos_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="marcianos_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nave_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/spaceInv_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/spaceInv_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rgbMux_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spaceInv.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spaceInv.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spaceInv.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spaceInv.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spaceInv.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spaceInv.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spaceInv.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spaceInv.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="spaceInv.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spaceInv.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spaceInv.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spaceInv.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="spaceInv.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spaceInv.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="spaceInv.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spaceInv.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spaceInv.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spaceInv.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="spaceInv.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spaceInv.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="spaceInv.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spaceInv.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spaceInv.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spaceInv_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spaceInv_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spaceInv_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spaceInv_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spaceInv_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spaceInv_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spaceInv_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceInv_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceInv_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="spaceInv_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="spaceInv_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceInv_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spaceInv_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spaceInv_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spaceInv_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spaceInv_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spaceInv_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spaceInv_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spaceinv.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spaceinv.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spaceinv.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="syncH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="syncV_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbBala_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbBala_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbFormato_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbFormato_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbMaquinaEstado_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbMaquinaEstado_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tbMaquinaEstado_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbMaquinaEstado_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbMarcianos_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbMarcianos_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbNave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbNave_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbVga_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbVga_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tempoBala_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tempoInicio_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tempoMarcianos_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tempoNave_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1448996897" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1448996897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449401812" xil_pn:in_ck="-5114883778310372869" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1449401812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bala.vhd"/>
      <outfile xil_pn:name="divisorF.vhd"/>
      <outfile xil_pn:name="formato.vhd"/>
      <outfile xil_pn:name="maquinaEstado.vhd"/>
      <outfile xil_pn:name="marcianos.vhd"/>
      <outfile xil_pn:name="nave.vhd"/>
      <outfile xil_pn:name="partido.vhd"/>
      <outfile xil_pn:name="rgbMux.vhd"/>
      <outfile xil_pn:name="spaceInv.vhd"/>
      <outfile xil_pn:name="syncH.vhd"/>
      <outfile xil_pn:name="syncV.vhd"/>
      <outfile xil_pn:name="tbBala.vhd"/>
      <outfile xil_pn:name="tbFormato.vhd"/>
      <outfile xil_pn:name="tbMaquinaEstado.vhd"/>
      <outfile xil_pn:name="tbMarcianos.vhd"/>
      <outfile xil_pn:name="tbNave.vhd"/>
      <outfile xil_pn:name="tbVga.vhd"/>
      <outfile xil_pn:name="tempoBala.vhd"/>
      <outfile xil_pn:name="tempoInicio.vhd"/>
      <outfile xil_pn:name="tempoMarcianos.vhd"/>
      <outfile xil_pn:name="tempoNave.vhd"/>
      <outfile xil_pn:name="vga.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462904830" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4070903397452782184" xil_pn:start_ts="1462904830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462904830" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2559580713255663206" xil_pn:start_ts="1462904830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448995462" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6756502603849710308" xil_pn:start_ts="1448995462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449401814" xil_pn:in_ck="-5114883778310372869" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1449401814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bala.vhd"/>
      <outfile xil_pn:name="divisorF.vhd"/>
      <outfile xil_pn:name="formato.vhd"/>
      <outfile xil_pn:name="maquinaEstado.vhd"/>
      <outfile xil_pn:name="marcianos.vhd"/>
      <outfile xil_pn:name="nave.vhd"/>
      <outfile xil_pn:name="partido.vhd"/>
      <outfile xil_pn:name="rgbMux.vhd"/>
      <outfile xil_pn:name="spaceInv.vhd"/>
      <outfile xil_pn:name="syncH.vhd"/>
      <outfile xil_pn:name="syncV.vhd"/>
      <outfile xil_pn:name="tbBala.vhd"/>
      <outfile xil_pn:name="tbFormato.vhd"/>
      <outfile xil_pn:name="tbMaquinaEstado.vhd"/>
      <outfile xil_pn:name="tbMarcianos.vhd"/>
      <outfile xil_pn:name="tbNave.vhd"/>
      <outfile xil_pn:name="tbVga.vhd"/>
      <outfile xil_pn:name="tempoBala.vhd"/>
      <outfile xil_pn:name="tempoInicio.vhd"/>
      <outfile xil_pn:name="tempoMarcianos.vhd"/>
      <outfile xil_pn:name="tempoNave.vhd"/>
      <outfile xil_pn:name="vga.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462904840" xil_pn:in_ck="-5114883778310372869" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="246546378097745682" xil_pn:start_ts="1462904830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbMaquinaEstado_beh.prj"/>
      <outfile xil_pn:name="tbMaquinaEstado_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1462904840" xil_pn:in_ck="-4925687949986584581" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6154372615098204479" xil_pn:start_ts="1462904840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbMaquinaEstado_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1449327461" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1449327461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449327461" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1569274412453384286" xil_pn:start_ts="1449327461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449327461" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6756502603849710308" xil_pn:start_ts="1449327461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449327461" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1449327461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449327461" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5533131995301450340" xil_pn:start_ts="1449327461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449327461" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1449327461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449327461" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3193608184343174802" xil_pn:start_ts="1449327461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449328907" xil_pn:in_ck="3681589865762287294" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3959482668184136897" xil_pn:start_ts="1449328895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="spaceInv.lso"/>
      <outfile xil_pn:name="spaceInv.ngc"/>
      <outfile xil_pn:name="spaceInv.ngr"/>
      <outfile xil_pn:name="spaceInv.prj"/>
      <outfile xil_pn:name="spaceInv.stx"/>
      <outfile xil_pn:name="spaceInv.syr"/>
      <outfile xil_pn:name="spaceInv.xst"/>
      <outfile xil_pn:name="spaceInv_beh.prj"/>
      <outfile xil_pn:name="spaceInv_stx_beh.prj"/>
      <outfile xil_pn:name="spaceInv_vhdl.prj"/>
      <outfile xil_pn:name="spaceInv_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1449327473" xil_pn:in_ck="5988524688381890757" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5105715160617957807" xil_pn:start_ts="1449327473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449330409" xil_pn:in_ck="-3685872325958372700" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="661419858918732433" xil_pn:start_ts="1449330403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="spaceInv.bld"/>
      <outfile xil_pn:name="spaceInv.ngd"/>
      <outfile xil_pn:name="spaceInv_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1449330414" xil_pn:in_ck="-2017982811005387739" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1449330409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="spaceInv.pcf"/>
      <outfile xil_pn:name="spaceInv_map.map"/>
      <outfile xil_pn:name="spaceInv_map.mrp"/>
      <outfile xil_pn:name="spaceInv_map.ncd"/>
      <outfile xil_pn:name="spaceInv_map.ngm"/>
      <outfile xil_pn:name="spaceInv_map.xrpt"/>
      <outfile xil_pn:name="spaceInv_summary.xml"/>
      <outfile xil_pn:name="spaceInv_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1449330433" xil_pn:in_ck="89440956559911102" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1449330414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="spaceInv.ncd"/>
      <outfile xil_pn:name="spaceInv.pad"/>
      <outfile xil_pn:name="spaceInv.par"/>
      <outfile xil_pn:name="spaceInv.ptwx"/>
      <outfile xil_pn:name="spaceInv.unroutes"/>
      <outfile xil_pn:name="spaceInv.xpi"/>
      <outfile xil_pn:name="spaceInv_pad.csv"/>
      <outfile xil_pn:name="spaceInv_pad.txt"/>
      <outfile xil_pn:name="spaceInv_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1449330447" xil_pn:in_ck="5988524647054908124" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1449330433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="spaceInv.ut"/>
      <outfile xil_pn:name="spaceinv.bgn"/>
      <outfile xil_pn:name="spaceinv.bit"/>
      <outfile xil_pn:name="spaceinv.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1448887723" xil_pn:in_ck="5988524688381870278" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1448887722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1448884351" xil_pn:in_ck="5988524688381870278" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1448884350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1449330433" xil_pn:in_ck="-818469900284783199" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1449330429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="spaceInv.twr"/>
      <outfile xil_pn:name="spaceInv.twx"/>
    </transform>
    <transform xil_pn:end_ts="1449327611" xil_pn:in_ck="5988524647054908255" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2732206273104760654" xil_pn:start_ts="1449327608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/spaceInv_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/spaceInv_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
