--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -ise
c:\documents and settings\zuofu cheng\desktop\ece 395\ise\gpu\GPU.ise -intstyle
ise -e 3 -l 3 -s 5 -xml gpuchip gpuchip.ncd -o gpuchip.twr gpuchip.pcf


Design file:              gpuchip.ncd
Physical constraint file: gpuchip.pcf
Device,speed:             xc2s100,-5 (PRODUCTION 1.27 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pin_clkin
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  |  Clock |
Source       | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
-------------+------------+------------+------------------+--------+
pin_pushbtn  |   -1.083(R)|    2.310(R)|sdram_bufclk      |   0.000|
pin_sData<0> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<10>|    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<11>|    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<12>|    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<13>|    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<14>|    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<15>|    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<1> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<2> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<3> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<4> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<5> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<6> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<7> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<8> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
pin_sData<9> |    1.900(R)|   -0.400(R)|sdram_clk1x       |   0.000|
-------------+------------+------------+------------------+--------+

Clock pin_clkin to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  |  Clock |
Destination  | to PAD     |Internal Clock(s) |  Phase |
-------------+------------+------------------+--------+
pin_ba<0>    |   11.762(R)|sdram_clk1x       |   0.000|
pin_ba<1>    |   12.916(R)|sdram_clk1x       |   0.000|
pin_cas_n    |    7.924(R)|sdram_clk1x       |   0.000|
pin_cke      |    7.921(R)|sdram_clk1x       |   0.000|
pin_dqmh     |   12.134(R)|sdram_clk1x       |   0.000|
pin_dqml     |   12.147(R)|sdram_clk1x       |   0.000|
pin_ras_n    |    7.921(R)|sdram_clk1x       |   0.000|
pin_sAddr<0> |    7.924(R)|sdram_clk1x       |   0.000|
pin_sAddr<10>|    7.924(R)|sdram_clk1x       |   0.000|
pin_sAddr<11>|    7.924(R)|sdram_clk1x       |   0.000|
pin_sAddr<1> |    7.958(R)|sdram_clk1x       |   0.000|
pin_sAddr<2> |    8.029(R)|sdram_clk1x       |   0.000|
pin_sAddr<3> |    8.028(R)|sdram_clk1x       |   0.000|
pin_sAddr<4> |    8.028(R)|sdram_clk1x       |   0.000|
pin_sAddr<5> |    8.029(R)|sdram_clk1x       |   0.000|
pin_sAddr<6> |    7.960(R)|sdram_clk1x       |   0.000|
pin_sAddr<7> |    7.955(R)|sdram_clk1x       |   0.000|
pin_sAddr<8> |    7.924(R)|sdram_clk1x       |   0.000|
pin_sAddr<9> |    7.924(R)|sdram_clk1x       |   0.000|
pin_we_n     |    7.924(R)|sdram_clk1x       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock pin_clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pin_clkin      |   18.030|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
pin_clkin      |pin_sclk       |   11.875|
---------------+---------------+---------+

Analysis completed Sun Sep 11 03:57:35 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 69 MB
