<dec f='master/drivers/raw/ifpga_rawdev/base/ifpga_defines.h' l='1234' type='struct feature_fme_pr_ctl'/>
<offset>64</offset>
<doc f='master/drivers/raw/ifpga_rawdev/base/ifpga_defines.h' l='1233'>/*Partial Reconfiguration control */</doc>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='48' u='a' c='fme_pr_write_init'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='50' u='a' c='fme_pr_write_init'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='55' u='a' c='fme_pr_write_init'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='61' u='a' c='fme_pr_write_init'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='63' u='a' c='fme_pr_write_init'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='99' u='a' c='fme_pr_write'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='102' u='a' c='fme_pr_write'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='160' u='a' c='fme_pr_write_complete'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='162' u='a' c='fme_pr_write_complete'/>
<use f='master/drivers/raw/ifpga_rawdev/base/ifpga_fme_pr.c' l='170' u='a' c='fme_pr_write_complete'/>
