<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AUP_advanced_SoC</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AUP_advanced_SoC_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d1e0ed6b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AUP_advanced_SoC_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d1e0ed6b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d24443de</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>sw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AUP_advanced_SoC_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AUP_advanced_SoC_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7ceb55eb</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AUP_advanced_SoC_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AUP_advanced_SoC_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AUP_advanced_SoC_v1_0/data/AUP_advanced_SoC.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AUP_advanced_SoC_v1_0/data/AUP_advanced_SoC.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AUP_advanced_SoC_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AUP_advanced_SoC_v1_0/src/AUP_advanced_SoC.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AUP_advanced_SoC_v1_0/src/AUP_advanced_SoC.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AUP_advanced_SoC_v1_0/src/AUP_advanced_SoC_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AUP_advanced_SoC_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AUP_advanced_SoC_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>custom_axi_gpio_aup_v1_0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-03-18T05:22:10Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a66e14_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6d0b20_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748c4b89_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0aa1ae_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfbfcc8_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c044564_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3785bec6_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3161c784_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f4691_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b55722b_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e50bee_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62377a9f_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d33abf5_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af0b949_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56439199_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba36e44_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44da00a1_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760234ba_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6d478b_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3b3ca5_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728975ce_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f706ad_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1504f54a_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c46cbc2_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cdf49a_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14745baf_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e51b6f_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7fe25c_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6454990d_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fa4b7b_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db7b993_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d5ae53_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cfdc26_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377fc864_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28029837_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4353cad4_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec6d5f1_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da89026_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68888509_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4defb9_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2739eafd_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4225e06f_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8be47c_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29adcdfd_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2439bc8e_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4ad50e_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf18da6_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ab1beb_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587d906a_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6dda51_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d5044c_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c606e53_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc442ea_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6e3ace_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416ed94b_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4dee39_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c2e7ce_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc5642f_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc38943_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118943b2_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e67503_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4f64e8_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244214fe_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be1ca71_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed83bb3_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c8f8eb_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73824b62_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328d9c44_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fe33d4_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3549b017_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103cc237_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4043e69d_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7eb92a_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ca6449_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26922680_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733b5e21_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6577d0e5_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6448a2a9_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d66e4b_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deab1c9_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590fe247_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33817cf6_ARCHIVE_LOCATION">c:/Users/saman/Documents/Coding/CMPE240/HW1/ip_repo/AUP_advanced_SoC_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="49be1374"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="40f33251"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="137a7dce"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
