{
  "Top": "Conv_sysarr_dbbuf",
  "RtlTop": "Conv_sysarr_dbbuf",
  "RtlPrefix": "",
  "RtlSubPrefix": "Conv_sysarr_dbbuf_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "bias_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_axiu<128, 0, 0, 0>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "bias_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "weight_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_axiu<128, 0, 0, 0>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "weight_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "data_in": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_axiu<128, 0, 0, 0>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "conv_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_axiu<128, 0, 0, 0>, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "conv_out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top coreConv -name coreConv",
      "set_directive_top Conv_sysarr -name Conv_sysarr",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf",
      "set_directive_top Conv_sysarr_dbbuf -name Conv_sysarr_dbbuf"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Conv_sysarr_dbbuf"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "3726"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Conv_sysarr_dbbuf",
    "Version": "1.0",
    "DisplayName": "Conv_sysarr_dbbuf",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Conv_sysarr_dbbuf_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/conv_sysarr_fifo.cpp",
      "..\/conv_sysarr_dbbuf.cpp",
      "..\/conv_sysarr.cpp",
      "..\/conv1d.cpp",
      "..\/conv.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_data_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_entry18.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_dataflow_parent_loop_proc14.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_fifo_w7_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_fifo_w9_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_fifo_w10_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mul_9s_9s_9_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mul_10s_10s_10_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mux_42_1_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_mux_42_8_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_output_l1_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_output_l1_pass_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_runL2toL1.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_runSysArr.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_runSysArr_output_l1_local_3.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_runWeight2Reg.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf_weight_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_dbbuf.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv_sysarr_dbbuf_ama_addmuladd_9ns_9ns_9s_9ns_9_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_ama_addmuladd_9ns_9s_9s_9ns_9_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_data_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_data_l1buf_0_memcore.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_dataflow_in_loop_LOOP_S_entry18.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_dataflow_parent_loop_proc.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_dataflow_parent_loop_proc14.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_fifo_w7_d2_S.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_fifo_w8_d2_S.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_fifo_w9_d2_S.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_fifo_w10_d2_S.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_fifo_w32_d2_S.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_fifo_w32_d3_S.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mac_muladd_9s_9s_9ns_9_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mac_muladd_10s_10s_10ns_10_4_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mul_9s_9s_9_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mul_10s_10s_10_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mul_30ns_30ns_60_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mul_30ns_32ns_62_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mux_42_1_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_mux_42_8_1_1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_output_l1_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_output_l1_pass_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_runL2toL1.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_runSysArr.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_runSysArr_output_l1_local_3.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_runSysArr_output_l1_local_3_ram.dat",
      "impl\/verilog\/Conv_sysarr_dbbuf_runWeight2Reg.v",
      "impl\/verilog\/Conv_sysarr_dbbuf_weight_l2_0.v",
      "impl\/verilog\/Conv_sysarr_dbbuf.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/Conv_sysarr_dbbuf.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv_sysarr.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/conv1d.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv_class.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv_sysarr_dbbuf.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "bias_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "256",
      "portPrefix": "bias_in_V_",
      "portMap": {"bias_in_V_dout": "RD_DATA"},
      "ports": [
        "bias_in_V_dout",
        "bias_in_V_empty_n",
        "bias_in_V_read"
      ]
    },
    "conv_out_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "256",
      "portPrefix": "conv_out_V_",
      "portMap": {"conv_out_V_din": "WR_DATA"},
      "ports": [
        "conv_out_V_din",
        "conv_out_V_full_n",
        "conv_out_V_write"
      ]
    },
    "data_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "256",
      "portPrefix": "data_in_V_",
      "portMap": {"data_in_V_dout": "RD_DATA"},
      "ports": [
        "data_in_V_dout",
        "data_in_V_empty_n",
        "data_in_V_read"
      ]
    },
    "weight_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "256",
      "portPrefix": "weight_in_V_",
      "portMap": {"weight_in_V_dout": "RD_DATA"},
      "ports": [
        "weight_in_V_dout",
        "weight_in_V_empty_n",
        "weight_in_V_read"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "bias_in_V_dout": {
      "dir": "in",
      "width": "256"
    },
    "bias_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "bias_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "weight_in_V_dout": {
      "dir": "in",
      "width": "256"
    },
    "weight_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "weight_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "data_in_V_dout": {
      "dir": "in",
      "width": "256"
    },
    "data_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_V_din": {
      "dir": "out",
      "width": "256"
    },
    "conv_out_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "conv_out_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Conv_sysarr_dbbuf",
      "Instances": [{
          "ModuleName": "dataflow_parent_loop_proc14",
          "InstanceName": "grp_dataflow_parent_loop_proc14_fu_736",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc",
              "InstanceName": "dataflow_parent_loop_proc_U0",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_LOOP_S",
                  "InstanceName": "dataflow_in_loop_LOOP_S_U0",
                  "Instances": [
                    {
                      "ModuleName": "runSysArr",
                      "InstanceName": "runSysArr_U0"
                    },
                    {
                      "ModuleName": "runWeight2Reg",
                      "InstanceName": "runWeight2Reg_U0"
                    },
                    {
                      "ModuleName": "runL2toL1",
                      "InstanceName": "runL2toL1_U0"
                    },
                    {
                      "ModuleName": "dataflow_in_loop_LOOP_S_entry18",
                      "InstanceName": "dataflow_in_loop_LOOP_S_entry18_U0"
                    }
                  ]
                }]
            }]
        }]
    },
    "Info": {
      "dataflow_in_loop_LOOP_S_entry18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "runWeight2Reg": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runL2toL1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runSysArr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_LOOP_S": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Conv_sysarr_dbbuf": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dataflow_in_loop_LOOP_S_entry18": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runWeight2Reg": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.747"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_1_VITIS_LOOP_35_2",
            "TripCount": "16",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "343",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1138",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runL2toL1": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.628"
        },
        "Loops": [{
            "Name": "LOOP_L2_H_LOOP_L2_W",
            "TripCount": "49",
            "Latency": "52",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "426",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "545",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "runSysArr": {
        "Latency": {
          "LatencyBest": "52",
          "LatencyAvg": "83",
          "LatencyWorst": "114",
          "PipelineIIMin": "52",
          "PipelineIIMax": "114",
          "PipelineII": "52 ~ 114",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.489"
        },
        "Loops": [
          {
            "Name": "LOOP_INPUT_ROW",
            "TripCount": "55",
            "Latency": "61",
            "PipelineII": "1",
            "PipelineDepth": "8"
          },
          {
            "Name": "VITIS_LOOP_200_6",
            "TripCount": "49",
            "Latency": "49",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "19",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "2189",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1592",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_LOOP_S": {
        "Latency": {
          "LatencyBest": "108",
          "LatencyAvg": "139",
          "LatencyWorst": "170",
          "PipelineIIMin": "55",
          "PipelineIIMax": "115",
          "PipelineII": "55 ~ 115",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.489"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "5959",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5767",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "220",
          "LatencyAvg": "309",
          "LatencyWorst": "402",
          "PipelineIIMin": "220",
          "PipelineIIMax": "402",
          "PipelineII": "220 ~ 402",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.489"
        },
        "Loops": [{
            "Name": "LOOP_S",
            "TripCount": "3",
            "LatencyMin": "219",
            "LatencyMax": "401",
            "Latency": "219 ~ 401",
            "PipelineII": "",
            "PipelineDepthMin": "219",
            "PipelineDepthMax": "401",
            "PipelineDepth": "219 ~ 401"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "6023",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "5902",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc14": {
        "Latency": {
          "LatencyBest": "664",
          "LatencyAvg": "931",
          "LatencyWorst": "1210",
          "PipelineIIMin": "664",
          "PipelineIIMax": "1210",
          "PipelineII": "664 ~ 1210",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.489"
        },
        "Loops": [{
            "Name": "LOOP_R",
            "TripCount": "3",
            "LatencyMin": "663",
            "LatencyMax": "1209",
            "Latency": "663 ~ 1209",
            "PipelineII": "",
            "PipelineDepthMin": "663",
            "PipelineDepthMax": "1209",
            "PipelineDepth": "663 ~ 1209"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "6087",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "6037",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Conv_sysarr_dbbuf": {
        "Latency": {
          "LatencyBest": "3726",
          "LatencyAvg": "4794",
          "LatencyWorst": "5910",
          "PipelineIIMin": "3727",
          "PipelineIIMax": "5911",
          "PipelineII": "3727 ~ 5911",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.489"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_288_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_296_3_VITIS_LOOP_298_4",
            "TripCount": "144",
            "Latency": "146",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_310_6_VITIS_LOOP_312_7",
            "TripCount": "81",
            "Latency": "83",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "LOOP_K_OUTER_LOOP_C_OUTER",
            "TripCount": "4",
            "LatencyMin": "3280",
            "LatencyMax": "5464",
            "Latency": "3280 ~ 5464",
            "PipelineII": "",
            "PipelineDepthMin": "820",
            "PipelineDepthMax": "1366",
            "PipelineDepth": "820 ~ 1366",
            "Loops": [
              {
                "Name": "VITIS_LOOP_340_9_VITIS_LOOP_343_10",
                "TripCount": "49",
                "Latency": "51",
                "PipelineII": "1",
                "PipelineDepth": "4"
              },
              {
                "Name": "VITIS_LOOP_410_12",
                "TripCount": "49",
                "Latency": "98",
                "PipelineII": "2",
                "PipelineDepth": "2"
              }
            ]
          },
          {
            "Name": "VITIS_LOOP_422_14_VITIS_LOOP_424_15",
            "TripCount": "196",
            "Latency": "199",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "40",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "62",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "9357",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "9124",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-18 00:11:39 KST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
