read -sv run_verilog_mid/adder_32b_9_97_5826364327e627ceec46b1f471225f7e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_97_5826364327e627ceec46b1f471225f7e_yosys.v
