/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module IntAdder_27_Freq400_uid6(clk, X, Y, Cin, R);
  input clk;
  wire clk;
  input [26:0] X;
  wire [26:0] X;
  input [26:0] Y;
  wire [26:0] Y;
  input Cin;
  wire Cin;
  output [26:0] R;
  wire [26:0] R;
  wire [27:0] _0_;
  wire [27:0] _1_;
  reg _2_;
  reg [27:0] _3_;
  reg [27:0] _4_;
  reg [27:0] _5_;
  reg [27:0] _6_;
  reg [27:0] _7_;
  wire cin_1;
  wire cin_1_d1;
  wire [26:0] r_1;
  wire [27:0] s_1;
  wire [27:0] x_1;
  wire [27:0] x_1_d1;
  wire [27:0] x_1_d2;
  wire [27:0] x_1_d3;
  wire [27:0] y_1;
  wire [27:0] y_1_d1;
  wire [27:0] y_1_d2;
  assign _0_ = x_1_d3 + y_1_d2;
  assign _1_ = _0_ + { 27'h0000000, cin_1_d1 };
  always @(posedge clk)
    _2_ <= cin_1;
  always @(posedge clk)
    _3_ <= x_1;
  always @(posedge clk)
    _4_ <= x_1_d1;
  always @(posedge clk)
    _5_ <= x_1_d2;
  always @(posedge clk)
    _6_ <= y_1;
  always @(posedge clk)
    _7_ <= y_1_d1;
  assign cin_1 = Cin;
  assign cin_1_d1 = _2_;
  assign x_1 = { 1'h0, X };
  assign x_1_d1 = _3_;
  assign x_1_d2 = _4_;
  assign x_1_d3 = _5_;
  assign y_1 = { 1'h0, Y };
  assign y_1_d1 = _6_;
  assign y_1_d2 = _7_;
  assign s_1 = _1_;
  assign r_1 = s_1[26:0];
  assign R = r_1;
endmodule
