[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11458       tick       2836921       1288164       1239147       2836921 
      2  11458       tick       4591591       2200568       2181778       4591591 
      3  11458       tick       4566266       2186977       2167239       4566266 
      4  11458       tick       4570725       2189600       2173412       4570725 
      5  11458       tick       4562878       2185227       2167014       4562878 
      6  11458       tick       4560202       2183706       2168252       4560202 
      7  11458       tick       4567330       2188218       2171853       4567330 
      8  11458       tick       4556834       2183795       2167172       4556834 
      9  11458       tick       4558887       2183061       2167675       4558887 
     10  11458       tick       4564050       2187581       2169189       4564050 
     11  11458       tick       4561325       2184571       2165681       4561325 
     12  11458       tick       4548208       2178649       2157774       4548208 
     13  11458       tick       4568883       2189596       2168858       4568883 
     14  11458       tick       4560537       2185220       2169906       4560537 
     15  11458       tick       4564251       2184779       2169574       4564251 
     16  11458       tick       4575073       2190581       2169537       4575073 
     17  11458       tick       4555220       2182174       2165619       4555220 
     18  11458       tick       4558507       2183284       2166591       4558507 
     19  11458       tick       4569192       2189491       2174227       4569192 
     20  11458       exit       2210029       1058221       1048317       2210029 
