//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Wed May 15 20:44:28 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\z:\projects\polarfiresoc_baremetal\libero\000_mpfs_envm\mpfs_envm\component\polarfire_syn_comps.v "
// file 6 "\z:\projects\polarfiresoc_baremetal\libero\000_mpfs_envm\mpfs_envm\component\work\mss_barebones\mss_byp_byp_byp_byp_byp_syn_comps.v "
// file 7 "\z:\projects\polarfiresoc_baremetal\libero\000_mpfs_envm\mpfs_envm\component\work\mss_barebones\mss_barebones.v "
// file 8 "\z:\projects\polarfiresoc_baremetal\libero\000_mpfs_envm\mpfs_envm\component\work\pfsoc_init_monitor_c1\pfsoc_init_monitor_c1_0\pfsoc_init_monitor_c1_pfsoc_init_monitor_c1_0_pfsoc_init_monitor.v "
// file 9 "\z:\projects\polarfiresoc_baremetal\libero\000_mpfs_envm\mpfs_envm\component\work\pfsoc_init_monitor_c1\pfsoc_init_monitor_c1.v "
// file 10 "\z:\projects\polarfiresoc_baremetal\libero\000_mpfs_envm\mpfs_envm\component\work\mpfs_envm_test\mpfs_envm_test.v "
// file 11 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 12 "\z:\projects\polarfiresoc_baremetal\libero\000_mpfs_envm\mpfs_envm\designer\mpfs_envm_test\synthesis.fdc "

`timescale 100 ps/100 ps
module MSS_barebones (
  LED_c,
  PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE,
  REFCLK,
  REFCLK_N
)
;
output LED_c ;
input PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE ;
input REFCLK ;
input REFCLK_N ;
wire LED_c ;
wire PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE ;
wire REFCLK ;
wire REFCLK_N ;
wire [7:0] FIC_0_AXI4_M_AWID;
wire [37:0] FIC_0_AXI4_M_AWADDR;
wire [7:0] FIC_0_AXI4_M_AWLEN;
wire [2:0] FIC_0_AXI4_M_AWSIZE;
wire [1:0] FIC_0_AXI4_M_AWBURST;
wire [3:0] FIC_0_AXI4_M_AWQOS;
wire [3:0] FIC_0_AXI4_M_AWCACHE;
wire [2:0] FIC_0_AXI4_M_AWPROT;
wire [63:0] FIC_0_AXI4_M_WDATA;
wire [7:0] FIC_0_AXI4_M_WSTRB;
wire [7:0] FIC_0_AXI4_M_ARID;
wire [37:0] FIC_0_AXI4_M_ARADDR;
wire [7:0] FIC_0_AXI4_M_ARLEN;
wire [2:0] FIC_0_AXI4_M_ARSIZE;
wire [1:0] FIC_0_AXI4_M_ARBURST;
wire [3:0] FIC_0_AXI4_M_ARQOS;
wire [3:0] FIC_0_AXI4_M_ARCACHE;
wire [2:0] FIC_0_AXI4_M_ARPROT;
wire [3:0] FIC_0_AXI4_S_BID;
wire [1:0] FIC_0_AXI4_S_BRESP;
wire [3:0] FIC_0_AXI4_S_RID;
wire [63:0] FIC_0_AXI4_S_RDATA;
wire [1:0] FIC_0_AXI4_S_RRESP;
wire [7:0] FIC_1_AXI4_M_AWID;
wire [37:0] FIC_1_AXI4_M_AWADDR;
wire [7:0] FIC_1_AXI4_M_AWLEN;
wire [2:0] FIC_1_AXI4_M_AWSIZE;
wire [1:0] FIC_1_AXI4_M_AWBURST;
wire [3:0] FIC_1_AXI4_M_AWQOS;
wire [3:0] FIC_1_AXI4_M_AWCACHE;
wire [2:0] FIC_1_AXI4_M_AWPROT;
wire [63:0] FIC_1_AXI4_M_WDATA;
wire [7:0] FIC_1_AXI4_M_WSTRB;
wire [7:0] FIC_1_AXI4_M_ARID;
wire [37:0] FIC_1_AXI4_M_ARADDR;
wire [7:0] FIC_1_AXI4_M_ARLEN;
wire [2:0] FIC_1_AXI4_M_ARSIZE;
wire [1:0] FIC_1_AXI4_M_ARBURST;
wire [3:0] FIC_1_AXI4_M_ARQOS;
wire [3:0] FIC_1_AXI4_M_ARCACHE;
wire [2:0] FIC_1_AXI4_M_ARPROT;
wire [3:0] FIC_1_AXI4_S_BID;
wire [1:0] FIC_1_AXI4_S_BRESP;
wire [3:0] FIC_1_AXI4_S_RID;
wire [63:0] FIC_1_AXI4_S_RDATA;
wire [1:0] FIC_1_AXI4_S_RRESP;
wire [3:0] FIC_2_AXI4_S_BID;
wire [1:0] FIC_2_AXI4_S_BRESP;
wire [3:0] FIC_2_AXI4_S_RID;
wire [63:0] FIC_2_AXI4_S_RDATA;
wire [1:0] FIC_2_AXI4_S_RRESP;
wire [28:0] FIC_3_APB_M_PADDR;
wire [3:0] FIC_3_APB_M_PSTRB;
wire [31:0] FIC_3_APB_M_PWDATA;
wire [3:0] QSPI_DATA_M2F;
wire [3:0] QSPI_DATA_OE_M2F;
wire [31:0] GPIO_2_M2F;
wire [31:0] GPIO_2_OE_M2F;
wire [15:0] MSS_INT_M2F;
wire [37:0] SPARE_M2F;
wire [16:0] MSS_STATUS_M2F;
wire [4:0] SPARE_2_M2F;
wire [2:0] SPARE_4_M2F;
wire [6:0] SPARE_5_M2F;
wire [1:0] CPU_CLK_DIVIDER_M2F;
wire [1:0] AXI_CLK_DIVIDER_M2F;
wire [1:0] AHB_APB_CLK_DIVIDER_M2F;
wire [7:0] USOC_CONTROL_DATA_M2F;
wire [7:0] MAC_0_GMII_MII_TXD_M2F;
wire [3:0] MAC_0_SPEED_MODE_M2F;
wire [7:0] MAC_1_GMII_MII_TXD_M2F;
wire [3:0] MAC_1_SPEED_MODE_M2F;
wire [127:0] MAC_0_FILTER_DATA_M2F;
wire [127:0] MAC_1_FILTER_DATA_M2F;
wire [93:0] MAC_0_TSU_TIMER_CNT_M2F;
wire [93:0] MAC_1_TSU_TIMER_CNT_M2F;
wire [31:0] CRYPTO_AHB_M_HADDR;
wire [31:0] CRYPTO_AHB_M_HWDATA;
wire [1:0] CRYPTO_AHB_M_HSIZE;
wire [1:0] CRYPTO_AHB_M_HTRANS;
wire [31:0] CRYPTO_AHB_S_HRDATA;
wire [9:0] CRYPTO_XWADDR_M2F;
wire [31:0] CRYPTO_XRDATA_M2F;
wire [9:0] CRYPTO_XRADDR_M2F;
wire Y_REFCLK_IOINST_net ;
wire GND ;
wire VCC ;
wire FIC_0_DLL_LOCK_M2F ;
wire FIC_1_DLL_LOCK_M2F ;
wire FIC_2_DLL_LOCK_M2F ;
wire FIC_3_DLL_LOCK_M2F ;
wire FIC_0_AXI4_M_AWLOCK ;
wire FIC_0_AXI4_M_AWVALID ;
wire FIC_0_AXI4_M_WLAST ;
wire FIC_0_AXI4_M_WVALID ;
wire FIC_0_AXI4_M_BREADY ;
wire FIC_0_AXI4_M_ARLOCK ;
wire FIC_0_AXI4_M_ARVALID ;
wire FIC_0_AXI4_M_RREADY ;
wire FIC_0_AXI4_S_AWREADY ;
wire FIC_0_AXI4_S_WREADY ;
wire FIC_0_AXI4_S_BVALID ;
wire FIC_0_AXI4_S_ARREADY ;
wire FIC_0_AXI4_S_RLAST ;
wire FIC_0_AXI4_S_RVALID ;
wire FIC_1_AXI4_M_AWLOCK ;
wire FIC_1_AXI4_M_AWVALID ;
wire FIC_1_AXI4_M_WLAST ;
wire FIC_1_AXI4_M_WVALID ;
wire FIC_1_AXI4_M_BREADY ;
wire FIC_1_AXI4_M_ARLOCK ;
wire FIC_1_AXI4_M_ARVALID ;
wire FIC_1_AXI4_M_RREADY ;
wire FIC_1_AXI4_S_AWREADY ;
wire FIC_1_AXI4_S_WREADY ;
wire FIC_1_AXI4_S_BVALID ;
wire FIC_1_AXI4_S_ARREADY ;
wire FIC_1_AXI4_S_RLAST ;
wire FIC_1_AXI4_S_RVALID ;
wire FIC_2_AXI4_S_AWREADY ;
wire FIC_2_AXI4_S_WREADY ;
wire FIC_2_AXI4_S_BVALID ;
wire FIC_2_AXI4_S_ARREADY ;
wire FIC_2_AXI4_S_RLAST ;
wire FIC_2_AXI4_S_RVALID ;
wire FIC_3_APB_M_PSEL ;
wire FIC_3_APB_M_PWRITE ;
wire FIC_3_APB_M_PENABLE ;
wire MMUART_0_DTR_M2F ;
wire MMUART_0_RTS_M2F ;
wire MMUART_0_TXD_M2F ;
wire MMUART_0_TXD_OE_M2F ;
wire MMUART_1_DTR_M2F ;
wire MMUART_1_RTS_M2F ;
wire MMUART_1_TXD_M2F ;
wire MMUART_1_TXD_OE_M2F ;
wire MMUART_0_OUT1N_M2F ;
wire MMUART_0_OUT2N_M2F ;
wire MMUART_0_TE_M2F ;
wire MMUART_0_ESWM_M2F ;
wire MMUART_0_CLK_M2F ;
wire MMUART_0_CLK_OE_M2F ;
wire MMUART_1_OUT1N_M2F ;
wire MMUART_1_OUT2N_M2F ;
wire MMUART_1_TE_M2F ;
wire MMUART_1_ESWM_M2F ;
wire MMUART_1_CLK_M2F ;
wire MMUART_1_CLK_OE_M2F ;
wire MMUART_2_TXD_M2F ;
wire MMUART_3_TXD_M2F ;
wire MMUART_4_TXD_M2F ;
wire CAN_0_TX_EBL_M2F ;
wire CAN_0_TXBUS_M2F ;
wire CAN_1_TX_EBL_M2F ;
wire CAN_1_TXBUS_M2F ;
wire QSPI_SEL_M2F ;
wire QSPI_SEL_OE_M2F ;
wire QSPI_CLK_M2F ;
wire QSPI_CLK_OE_M2F ;
wire SPI_0_SS1_M2F ;
wire SPI_0_SS1_OE_M2F ;
wire SPI_1_SS1_M2F ;
wire SPI_1_SS1_OE_M2F ;
wire SPI_0_DO_M2F ;
wire SPI_0_DO_OE_M2F ;
wire SPI_0_CLK_M2F ;
wire SPI_0_CLK_OE_M2F ;
wire SPI_1_DO_M2F ;
wire SPI_1_DO_OE_M2F ;
wire SPI_1_CLK_M2F ;
wire SPI_1_CLK_OE_M2F ;
wire I2C_0_SCL_OE_M2F ;
wire I2C_0_SDA_OE_M2F ;
wire I2C_1_SCL_OE_M2F ;
wire I2C_1_SDA_OE_M2F ;
wire I2C_0_SMBALERT_NO_M2F ;
wire I2C_0_SMBSUS_NO_M2F ;
wire I2C_1_SMBALERT_NO_M2F ;
wire I2C_1_SMBSUS_NO_M2F ;
wire MAC_0_MDO_M2F ;
wire MAC_0_MDO_OE_M2F ;
wire MAC_0_MDC_M2F ;
wire MAC_1_MDO_M2F ;
wire MAC_1_MDO_OE_M2F ;
wire MAC_1_MDC_M2F ;
wire JTAG_TDO_M2F ;
wire JTAG_TDO_OE_M2F ;
wire PLL_CPU_LOCK_M2F ;
wire PLL_DDR_LOCK_M2F ;
wire PLL_SGMII_LOCK_M2F ;
wire BOOT_FAIL_ERROR_M2F ;
wire SPARE_3_M2F ;
wire WDOG_0_INTERRUPT_M2F ;
wire WDOG_1_INTERRUPT_M2F ;
wire WDOG_2_INTERRUPT_M2F ;
wire WDOG_3_INTERRUPT_M2F ;
wire WDOG_4_INTERRUPT_M2F ;
wire MPU_VIOLATION_FROM_FIC_0_M2F ;
wire MPU_VIOLATION_FROM_FIC_1_M2F ;
wire MPU_VIOLATION_FROM_FIC_2_M2F ;
wire MPU_VIOLATION_FROM_CRYPTO_M2F ;
wire MPU_VIOLATION_FROM_MAC_0_M2F ;
wire MPU_VIOLATION_FROM_MAC_1_M2F ;
wire MPU_VIOLATION_FROM_USB_M2F ;
wire MPU_VIOLATION_FROM_EMMC_SD_M2F ;
wire MPU_VIOLATION_FROM_SCB_M2F ;
wire MPU_VIOLATION_FROM_TRACE_M2F ;
wire REBOOT_REQUESTED_M2F ;
wire CPU_IN_RESET_M2F ;
wire AXI_IN_RESET_M2F ;
wire SCB_PERIPH_RESET_OCCURRED_M2F ;
wire SCB_MSS_RESET_OCCURRED_M2F ;
wire SCB_CPU_RESET_OCCURRED_M2F ;
wire DEBUGGER_RESET_OCCURRED_M2F ;
wire FABRIC_RESET_OCCURRED_M2F ;
wire WDOG_RESET_OCCURRED_M2F ;
wire GPIO_RESET_OCCURRED_M2F ;
wire SCB_BUS_RESET_OCCURRED_M2F ;
wire CPU_SOFT_RESET_OCCURRED_M2F ;
wire MAC_0_GMII_MII_TX_EN_M2F ;
wire MAC_0_GMII_MII_TX_ER_M2F ;
wire MAC_0_LOCAL_LOOPBACK_M2F ;
wire MAC_0_LOOPBACK_M2F ;
wire MAC_0_HALF_DUPLEX_M2F ;
wire MAC_1_GMII_MII_TX_EN_M2F ;
wire MAC_1_GMII_MII_TX_ER_M2F ;
wire MAC_1_LOCAL_LOOPBACK_M2F ;
wire MAC_1_LOOPBACK_M2F ;
wire MAC_1_HALF_DUPLEX_M2F ;
wire MAC_0_FILTER_SA_STB_M2F ;
wire MAC_0_FILTER_DA_STB_M2F ;
wire MAC_0_FILTER_TYPE_STB_M2F ;
wire MAC_0_FILTER_VLAN_TAG1_STB_M2F ;
wire MAC_0_FILTER_VLAN_TAG2_STB_M2F ;
wire MAC_0_FILTER_IP_SA_STB_M2F ;
wire MAC_0_FILTER_IP_DA_STB_M2F ;
wire MAC_0_FILTER_SP_STB_M2F ;
wire MAC_0_FILTER_DP_STB_M2F ;
wire MAC_0_FILTER_IPV6_M2F ;
wire MAC_0_WOL_M2F ;
wire MAC_1_FILTER_SA_STB_M2F ;
wire MAC_1_FILTER_DA_STB_M2F ;
wire MAC_1_FILTER_TYPE_STB_M2F ;
wire MAC_1_FILTER_VLAN_TAG1_STB_M2F ;
wire MAC_1_FILTER_VLAN_TAG2_STB_M2F ;
wire MAC_1_FILTER_IP_SA_STB_M2F ;
wire MAC_1_FILTER_IP_DA_STB_M2F ;
wire MAC_1_FILTER_SP_STB_M2F ;
wire MAC_1_FILTER_DP_STB_M2F ;
wire MAC_1_FILTER_IPV6_M2F ;
wire MAC_1_WOL_M2F ;
wire MAC_0_TSU_SOF_TX_M2F ;
wire MAC_0_TSU_SYNC_FRAME_TX_M2F ;
wire MAC_0_TSU_DELAY_REQ_TX_M2F ;
wire MAC_0_TSU_PDELAY_REQ_TX_M2F ;
wire MAC_0_TSU_PDELAY_RESP_TX_M2F ;
wire MAC_0_TSU_SOF_RX_M2F ;
wire MAC_0_TSU_SYNC_FRAME_RX_M2F ;
wire MAC_0_TSU_DELAY_REQ_RX_M2F ;
wire MAC_0_TSU_PDELAY_REQ_RX_M2F ;
wire MAC_0_TSU_PDELAY_RESP_RX_M2F ;
wire MAC_0_TSU_TIMER_CMP_VAL_M2F ;
wire MAC_1_TSU_SOF_TX_M2F ;
wire MAC_1_TSU_SYNC_FRAME_TX_M2F ;
wire MAC_1_TSU_DELAY_REQ_TX_M2F ;
wire MAC_1_TSU_PDELAY_REQ_TX_M2F ;
wire MAC_1_TSU_PDELAY_RESP_TX_M2F ;
wire MAC_1_TSU_SOF_RX_M2F ;
wire MAC_1_TSU_SYNC_FRAME_RX_M2F ;
wire MAC_1_TSU_DELAY_REQ_RX_M2F ;
wire MAC_1_TSU_PDELAY_REQ_RX_M2F ;
wire MAC_1_TSU_PDELAY_RESP_RX_M2F ;
wire MAC_1_TSU_TIMER_CMP_VAL_M2F ;
wire CRYPTO_DLL_LOCK_M2F ;
wire CRYPTO_AHB_M_HWRITE ;
wire CRYPTO_AHB_M_HMASTLOCK ;
wire CRYPTO_AHB_S_HREADYOUT ;
wire CRYPTO_AHB_S_HRESP ;
wire CRYPTO_BUSY_M2F ;
wire CRYPTO_COMPLETE_M2F ;
wire CRYPTO_ALARM_M2F ;
wire CRYPTO_BUSERROR_M2F ;
wire CRYPTO_MSS_REQUEST_M2F ;
wire CRYPTO_MSS_RELEASE_M2F ;
wire CRYPTO_OWNER_M2F ;
wire CRYPTO_MSS_OWNER_M2F ;
wire CRYPTO_XINACCEPT_M2F ;
wire CRYPTO_XVALIDOUT_M2F ;
wire CRYPTO_MESH_ERROR_M2F ;
wire MSSIO37_OUT ;
wire MSSIO37_OE ;
wire MSSIO36_OUT ;
wire MSSIO36_OE ;
wire MSSIO35_OUT ;
wire MSSIO35_OE ;
wire MSSIO34_OUT ;
wire MSSIO34_OE ;
wire MSSIO33_OUT ;
wire MSSIO33_OE ;
wire MSSIO32_OUT ;
wire MSSIO32_OE ;
wire MSSIO31_OUT ;
wire MSSIO31_OE ;
wire MSSIO30_OUT ;
wire MSSIO30_OE ;
wire MSSIO29_OUT ;
wire MSSIO29_OE ;
wire MSSIO28_OUT ;
wire MSSIO28_OE ;
wire MSSIO27_OUT ;
wire MSSIO27_OE ;
wire MSSIO26_OUT ;
wire MSSIO26_OE ;
wire MSSIO25_OUT ;
wire MSSIO25_OE ;
wire MSSIO24_OUT ;
wire MSSIO24_OE ;
wire MSSIO23_OUT ;
wire MSSIO23_OE ;
wire MSSIO22_OUT ;
wire MSSIO22_OE ;
wire MSSIO21_OUT ;
wire MSSIO21_OE ;
wire MSSIO20_OUT ;
wire MSSIO20_OE ;
wire MSSIO19_OUT ;
wire MSSIO19_OE ;
wire MSSIO18_OUT ;
wire MSSIO18_OE ;
wire MSSIO17_OUT ;
wire MSSIO17_OE ;
wire MSSIO16_OUT ;
wire MSSIO16_OE ;
wire MSSIO15_OUT ;
wire MSSIO15_OE ;
wire MSSIO14_OUT ;
wire MSSIO14_OE ;
wire MSSIO13_OUT ;
wire MSSIO13_OE ;
wire MSSIO12_OUT ;
wire MSSIO12_OE ;
wire MSSIO11_OUT ;
wire MSSIO11_OE ;
wire MSSIO10_OUT ;
wire MSSIO10_OE ;
wire MSSIO9_OUT ;
wire MSSIO9_OE ;
wire MSSIO8_OUT ;
wire MSSIO8_OE ;
wire MSSIO7_OUT ;
wire MSSIO7_OE ;
wire MSSIO6_OUT ;
wire MSSIO6_OE ;
wire MSSIO5_OUT ;
wire MSSIO5_OE ;
wire MSSIO4_OUT ;
wire MSSIO4_OE ;
wire MSSIO3_OUT ;
wire MSSIO3_OE ;
wire MSSIO2_OUT ;
wire MSSIO2_OE ;
wire MSSIO1_OUT ;
wire MSSIO1_OE ;
wire MSSIO0_OUT ;
wire MSSIO0_OE ;
wire SGMII_TX1 ;
wire SGMII_TX0 ;
wire DDR_DQS4_OUT ;
wire DDR_DQS4_OE ;
wire DDR_DQS3_OUT ;
wire DDR_DQS3_OE ;
wire DDR_DQS2_OUT ;
wire DDR_DQS2_OE ;
wire DDR_DQS1_OUT ;
wire DDR_DQS1_OE ;
wire DDR_DQS0_OUT ;
wire DDR_DQS0_OE ;
wire DDR_CK1 ;
wire DDR_CK0 ;
wire DDR3_WE_N ;
wire DDR_PARITY ;
wire DDR_RAM_RST_N ;
wire DDR_ACT_N ;
wire DDR_A16 ;
wire DDR_A15 ;
wire DDR_A14 ;
wire DDR_A13 ;
wire DDR_A12 ;
wire DDR_A11 ;
wire DDR_A10 ;
wire DDR_A9 ;
wire DDR_A8 ;
wire DDR_A7 ;
wire DDR_A6 ;
wire DDR_A5 ;
wire DDR_A4 ;
wire DDR_A3 ;
wire DDR_A2 ;
wire DDR_A1 ;
wire DDR_A0 ;
wire DDR_BA1 ;
wire DDR_BA0 ;
wire DDR_BG1 ;
wire DDR_BG0 ;
wire DDR_CKE1 ;
wire DDR_CKE0 ;
wire DDR_CS1 ;
wire DDR_CS0 ;
wire DDR_ODT1 ;
wire DDR_ODT0 ;
wire DDR_DQ35_OUT ;
wire DDR_DQ35_OE ;
wire DDR_DQ34_OUT ;
wire DDR_DQ34_OE ;
wire DDR_DQ33_OUT ;
wire DDR_DQ33_OE ;
wire DDR_DQ32_OUT ;
wire DDR_DQ32_OE ;
wire DDR_DQ31_OUT ;
wire DDR_DQ31_OE ;
wire DDR_DQ30_OUT ;
wire DDR_DQ30_OE ;
wire DDR_DQ29_OUT ;
wire DDR_DQ29_OE ;
wire DDR_DQ28_OUT ;
wire DDR_DQ28_OE ;
wire DDR_DQ27_OUT ;
wire DDR_DQ27_OE ;
wire DDR_DQ26_OUT ;
wire DDR_DQ26_OE ;
wire DDR_DQ25_OUT ;
wire DDR_DQ25_OE ;
wire DDR_DQ24_OUT ;
wire DDR_DQ24_OE ;
wire DDR_DQ23_OUT ;
wire DDR_DQ23_OE ;
wire DDR_DQ22_OUT ;
wire DDR_DQ22_OE ;
wire DDR_DQ21_OUT ;
wire DDR_DQ21_OE ;
wire DDR_DQ20_OUT ;
wire DDR_DQ20_OE ;
wire DDR_DQ19_OUT ;
wire DDR_DQ19_OE ;
wire DDR_DQ18_OUT ;
wire DDR_DQ18_OE ;
wire DDR_DQ17_OUT ;
wire DDR_DQ17_OE ;
wire DDR_DQ16_OUT ;
wire DDR_DQ16_OE ;
wire DDR_DQ15_OUT ;
wire DDR_DQ15_OE ;
wire DDR_DQ14_OUT ;
wire DDR_DQ14_OE ;
wire DDR_DQ13_OUT ;
wire DDR_DQ13_OE ;
wire DDR_DQ12_OUT ;
wire DDR_DQ12_OE ;
wire DDR_DQ11_OUT ;
wire DDR_DQ11_OE ;
wire DDR_DQ10_OUT ;
wire DDR_DQ10_OE ;
wire DDR_DQ9_OUT ;
wire DDR_DQ9_OE ;
wire DDR_DQ8_OUT ;
wire DDR_DQ8_OE ;
wire DDR_DQ7_OUT ;
wire DDR_DQ7_OE ;
wire DDR_DQ6_OUT ;
wire DDR_DQ6_OE ;
wire DDR_DQ5_OUT ;
wire DDR_DQ5_OE ;
wire DDR_DQ4_OUT ;
wire DDR_DQ4_OE ;
wire DDR_DQ3_OUT ;
wire DDR_DQ3_OE ;
wire DDR_DQ2_OUT ;
wire DDR_DQ2_OE ;
wire DDR_DQ1_OUT ;
wire DDR_DQ1_OE ;
wire DDR_DQ0_OUT ;
wire DDR_DQ0_OE ;
wire DDR_DM0_OUT ;
wire DDR_DM0_OE ;
wire DDR_DM1_OUT ;
wire DDR_DM1_OE ;
wire DDR_DM2_OUT ;
wire DDR_DM2_OE ;
wire DDR_DM3_OUT ;
wire DDR_DM3_OE ;
wire DDR_DM4_OUT ;
wire DDR_DM4_OE ;
// @7:20
  INBUF_DIFF REFCLK_IOINST (
	.Y(Y_REFCLK_IOINST_net),
	.PADN(REFCLK_N),
	.PADP(REFCLK)
);
// @7:292
  MSS I_MSS (
	.FIC_0_ACLK(GND),
	.FIC_0_AXI4_M_AWREADY(GND),
	.FIC_0_AXI4_M_WREADY(GND),
	.FIC_0_AXI4_M_BID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_M_BRESP({GND, GND}),
	.FIC_0_AXI4_M_BVALID(GND),
	.FIC_0_AXI4_M_ARREADY(GND),
	.FIC_0_AXI4_M_RID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_M_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_M_RRESP({GND, GND}),
	.FIC_0_AXI4_M_RLAST(GND),
	.FIC_0_AXI4_M_RVALID(GND),
	.FIC_0_AXI4_S_AWID({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWSIZE({GND, GND, GND}),
	.FIC_0_AXI4_S_AWBURST({GND, GND}),
	.FIC_0_AXI4_S_AWQOS({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWLOCK(GND),
	.FIC_0_AXI4_S_AWCACHE({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_AWPROT({GND, GND, GND}),
	.FIC_0_AXI4_S_AWVALID(GND),
	.FIC_0_AXI4_S_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_WLAST(GND),
	.FIC_0_AXI4_S_WVALID(GND),
	.FIC_0_AXI4_S_BREADY(GND),
	.FIC_0_AXI4_S_ARID({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARSIZE({GND, GND, GND}),
	.FIC_0_AXI4_S_ARBURST({GND, GND}),
	.FIC_0_AXI4_S_ARQOS({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARLOCK(GND),
	.FIC_0_AXI4_S_ARCACHE({GND, GND, GND, GND}),
	.FIC_0_AXI4_S_ARPROT({GND, GND, GND}),
	.FIC_0_AXI4_S_ARVALID(GND),
	.FIC_0_AXI4_S_RREADY(GND),
	.FIC_1_ACLK(GND),
	.FIC_1_AXI4_M_AWREADY(GND),
	.FIC_1_AXI4_M_WREADY(GND),
	.FIC_1_AXI4_M_BID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_M_BRESP({GND, GND}),
	.FIC_1_AXI4_M_BVALID(GND),
	.FIC_1_AXI4_M_ARREADY(GND),
	.FIC_1_AXI4_M_RID({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_M_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_M_RRESP({GND, GND}),
	.FIC_1_AXI4_M_RLAST(GND),
	.FIC_1_AXI4_M_RVALID(GND),
	.FIC_1_AXI4_S_AWID({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWSIZE({GND, GND, GND}),
	.FIC_1_AXI4_S_AWBURST({GND, GND}),
	.FIC_1_AXI4_S_AWLOCK(GND),
	.FIC_1_AXI4_S_AWCACHE({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWQOS({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_AWPROT({GND, GND, GND}),
	.FIC_1_AXI4_S_AWVALID(GND),
	.FIC_1_AXI4_S_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_WLAST(GND),
	.FIC_1_AXI4_S_WVALID(GND),
	.FIC_1_AXI4_S_BREADY(GND),
	.FIC_1_AXI4_S_ARID({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARSIZE({GND, GND, GND}),
	.FIC_1_AXI4_S_ARBURST({GND, GND}),
	.FIC_1_AXI4_S_ARQOS({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARLOCK(GND),
	.FIC_1_AXI4_S_ARCACHE({GND, GND, GND, GND}),
	.FIC_1_AXI4_S_ARPROT({GND, GND, GND}),
	.FIC_1_AXI4_S_ARVALID(GND),
	.FIC_1_AXI4_S_RREADY(GND),
	.FIC_2_ACLK(GND),
	.SPARE_3_F2M(VCC),
	.FIC_2_AXI4_S_AWID({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWSIZE({GND, GND, GND}),
	.FIC_2_AXI4_S_AWBURST({GND, GND}),
	.FIC_2_AXI4_S_AWLOCK(GND),
	.FIC_2_AXI4_S_AWCACHE({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWQOS({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_AWPROT({GND, GND, GND}),
	.FIC_2_AXI4_S_AWVALID(GND),
	.FIC_2_AXI4_S_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_WLAST(GND),
	.FIC_2_AXI4_S_WVALID(GND),
	.FIC_2_AXI4_S_BREADY(GND),
	.FIC_2_AXI4_S_ARID({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARSIZE({GND, GND, GND}),
	.FIC_2_AXI4_S_ARBURST({GND, GND}),
	.FIC_2_AXI4_S_ARLOCK(GND),
	.FIC_2_AXI4_S_ARCACHE({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARQOS({GND, GND, GND, GND}),
	.FIC_2_AXI4_S_ARPROT({GND, GND, GND}),
	.FIC_2_AXI4_S_ARVALID(GND),
	.FIC_2_AXI4_S_RREADY(GND),
	.FIC_3_PCLK(GND),
	.SPARE_4_F2M(VCC),
	.FIC_3_APB_M_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.FIC_3_APB_M_PREADY(GND),
	.FIC_3_APB_M_PSLVERR(GND),
	.MMUART_0_DCD_F2M(GND),
	.MMUART_0_RI_F2M(GND),
	.MMUART_0_DSR_F2M(GND),
	.MMUART_0_CTS_F2M(GND),
	.MMUART_0_RXD_F2M(GND),
	.MMUART_0_CLK_F2M(GND),
	.MMUART_1_DCD_F2M(GND),
	.MMUART_1_RI_F2M(GND),
	.MMUART_1_DSR_F2M(GND),
	.MMUART_1_CTS_F2M(GND),
	.MMUART_1_RXD_F2M(GND),
	.MMUART_1_CLK_F2M(GND),
	.MMUART_2_RXD_F2M(GND),
	.MMUART_3_RXD_F2M(GND),
	.MMUART_4_RXD_F2M(GND),
	.CAN_0_RXBUS_F2M(GND),
	.CAN_1_RXBUS_F2M(GND),
	.CAN_CLK_F2M(VCC),
	.QSPI_DATA_F2M({GND, GND, GND, GND}),
	.SPI_0_SS_F2M(GND),
	.SPI_0_DI_F2M(GND),
	.SPI_0_CLK_F2M(GND),
	.SPI_1_SS_F2M(GND),
	.SPI_1_DI_F2M(GND),
	.SPI_1_CLK_F2M(GND),
	.I2C_0_SCL_F2M(GND),
	.I2C_1_SCL_F2M(GND),
	.I2C_0_SDA_F2M(GND),
	.I2C_1_SDA_F2M(GND),
	.I2C_0_BCLK_F2M(GND),
	.I2C_0_SMBALERT_NI_F2M(GND),
	.I2C_0_SMBSUS_NI_F2M(GND),
	.I2C_1_BCLK_F2M(GND),
	.I2C_1_SMBALERT_NI_F2M(GND),
	.I2C_1_SMBSUS_NI_F2M(GND),
	.GPIO_2_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.MAC_0_MDI_F2M(GND),
	.MAC_1_MDI_F2M(GND),
	.JTAG_TMS_F2M(GND),
	.JTAG_TCK_F2M(GND),
	.JTAG_TDI_F2M(GND),
	.JTAG_TRSTB_F2M(GND),
	.MSS_INT_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SPARE_1_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SPARE_2_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.BOOT_FAIL_CLEAR_F2M(GND),
	.MSS_RESET_N_F2M(PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE),
	.GPIO_RESET_N_F2M(GND),
	.USOC_TRACE_CLOCK_F2M(GND),
	.USOC_TRACE_VALID_F2M(GND),
	.USOC_TRACE_DATA_F2M({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SPARE_5_F2M(VCC),
	.MAC_0_GMII_MII_RXD_F2M({GND, GND, GND, GND, GND, GND, GND, GND}),
	.MAC_0_GMII_MII_RX_DV_F2M(GND),
	.MAC_0_GMII_MII_RX_ER_F2M(GND),
	.MAC_0_GMII_MII_RX_CRS_F2M(GND),
	.MAC_0_GMII_MII_RX_COL_F2M(GND),
	.MAC_0_GMII_MII_RX_CLK_F2M(GND),
	.MAC_0_GMII_MII_TX_CLK_F2M(GND),
	.MAC_0_TSU_CLK_F2M(GND),
	.MAC_1_GMII_MII_RXD_F2M({GND, GND, GND, GND, GND, GND, GND, GND}),
	.MAC_1_GMII_MII_RX_DV_F2M(GND),
	.MAC_1_GMII_MII_RX_ER_F2M(GND),
	.MAC_1_GMII_MII_RX_CRS_F2M(GND),
	.MAC_1_GMII_MII_RX_COL_F2M(GND),
	.MAC_1_GMII_MII_RX_CLK_F2M(GND),
	.MAC_1_GMII_MII_TX_CLK_F2M(GND),
	.MAC_1_TSU_CLK_F2M(GND),
	.MAC_0_FILTER_MATCH1_F2M(GND),
	.MAC_0_FILTER_MATCH2_F2M(GND),
	.MAC_0_FILTER_MATCH3_F2M(GND),
	.MAC_0_FILTER_MATCH4_F2M(GND),
	.MAC_1_FILTER_MATCH1_F2M(GND),
	.MAC_1_FILTER_MATCH2_F2M(GND),
	.MAC_1_FILTER_MATCH3_F2M(GND),
	.MAC_1_FILTER_MATCH4_F2M(GND),
	.MAC_0_TSU_GEM_MS_F2M(GND),
	.MAC_0_TSU_GEM_INC_CTRL_F2M({GND, GND}),
	.MAC_1_TSU_GEM_MS_F2M(GND),
	.MAC_1_TSU_GEM_INC_CTRL_F2M({GND, GND}),
	.CRYPTO_HCLK(VCC),
	.CRYPTO_HRESETN(VCC),
	.CRYPTO_AHB_M_HREADY(GND),
	.CRYPTO_AHB_M_HRESP(GND),
	.CRYPTO_AHB_M_HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CRYPTO_AHB_S_HSEL(GND),
	.CRYPTO_AHB_S_HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CRYPTO_AHB_S_HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CRYPTO_AHB_S_HSIZE({GND, GND}),
	.CRYPTO_AHB_S_HTRANS({GND, GND}),
	.CRYPTO_AHB_S_HWRITE(GND),
	.CRYPTO_AHB_S_HREADY(GND),
	.CRYPTO_STALL_F2M(VCC),
	.CRYPTO_PURGE_F2M(VCC),
	.CRYPTO_GO_F2M(VCC),
	.CRYPTO_REQUEST_F2M(VCC),
	.CRYPTO_RELEASE_F2M(VCC),
	.CRYPTO_XENABLE_F2M(VCC),
	.CRYPTO_XWDATA_F2M({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CRYPTO_XOUTACK_F2M(VCC),
	.CRYPTO_MESH_CLEAR_F2M(GND),
	.EMMC_SD_CLK_F2M(VCC),
	.FIC_0_DLL_LOCK_M2F(FIC_0_DLL_LOCK_M2F),
	.FIC_1_DLL_LOCK_M2F(FIC_1_DLL_LOCK_M2F),
	.FIC_2_DLL_LOCK_M2F(FIC_2_DLL_LOCK_M2F),
	.FIC_3_DLL_LOCK_M2F(FIC_3_DLL_LOCK_M2F),
	.FIC_0_AXI4_M_AWID(FIC_0_AXI4_M_AWID[7:0]),
	.FIC_0_AXI4_M_AWADDR(FIC_0_AXI4_M_AWADDR[37:0]),
	.FIC_0_AXI4_M_AWLEN(FIC_0_AXI4_M_AWLEN[7:0]),
	.FIC_0_AXI4_M_AWSIZE(FIC_0_AXI4_M_AWSIZE[2:0]),
	.FIC_0_AXI4_M_AWBURST(FIC_0_AXI4_M_AWBURST[1:0]),
	.FIC_0_AXI4_M_AWLOCK(FIC_0_AXI4_M_AWLOCK),
	.FIC_0_AXI4_M_AWQOS(FIC_0_AXI4_M_AWQOS[3:0]),
	.FIC_0_AXI4_M_AWCACHE(FIC_0_AXI4_M_AWCACHE[3:0]),
	.FIC_0_AXI4_M_AWPROT(FIC_0_AXI4_M_AWPROT[2:0]),
	.FIC_0_AXI4_M_AWVALID(FIC_0_AXI4_M_AWVALID),
	.FIC_0_AXI4_M_WDATA(FIC_0_AXI4_M_WDATA[63:0]),
	.FIC_0_AXI4_M_WSTRB(FIC_0_AXI4_M_WSTRB[7:0]),
	.FIC_0_AXI4_M_WLAST(FIC_0_AXI4_M_WLAST),
	.FIC_0_AXI4_M_WVALID(FIC_0_AXI4_M_WVALID),
	.FIC_0_AXI4_M_BREADY(FIC_0_AXI4_M_BREADY),
	.FIC_0_AXI4_M_ARID(FIC_0_AXI4_M_ARID[7:0]),
	.FIC_0_AXI4_M_ARADDR(FIC_0_AXI4_M_ARADDR[37:0]),
	.FIC_0_AXI4_M_ARLEN(FIC_0_AXI4_M_ARLEN[7:0]),
	.FIC_0_AXI4_M_ARSIZE(FIC_0_AXI4_M_ARSIZE[2:0]),
	.FIC_0_AXI4_M_ARBURST(FIC_0_AXI4_M_ARBURST[1:0]),
	.FIC_0_AXI4_M_ARLOCK(FIC_0_AXI4_M_ARLOCK),
	.FIC_0_AXI4_M_ARQOS(FIC_0_AXI4_M_ARQOS[3:0]),
	.FIC_0_AXI4_M_ARCACHE(FIC_0_AXI4_M_ARCACHE[3:0]),
	.FIC_0_AXI4_M_ARPROT(FIC_0_AXI4_M_ARPROT[2:0]),
	.FIC_0_AXI4_M_ARVALID(FIC_0_AXI4_M_ARVALID),
	.FIC_0_AXI4_M_RREADY(FIC_0_AXI4_M_RREADY),
	.FIC_0_AXI4_S_AWREADY(FIC_0_AXI4_S_AWREADY),
	.FIC_0_AXI4_S_WREADY(FIC_0_AXI4_S_WREADY),
	.FIC_0_AXI4_S_BID(FIC_0_AXI4_S_BID[3:0]),
	.FIC_0_AXI4_S_BRESP(FIC_0_AXI4_S_BRESP[1:0]),
	.FIC_0_AXI4_S_BVALID(FIC_0_AXI4_S_BVALID),
	.FIC_0_AXI4_S_ARREADY(FIC_0_AXI4_S_ARREADY),
	.FIC_0_AXI4_S_RID(FIC_0_AXI4_S_RID[3:0]),
	.FIC_0_AXI4_S_RDATA(FIC_0_AXI4_S_RDATA[63:0]),
	.FIC_0_AXI4_S_RRESP(FIC_0_AXI4_S_RRESP[1:0]),
	.FIC_0_AXI4_S_RLAST(FIC_0_AXI4_S_RLAST),
	.FIC_0_AXI4_S_RVALID(FIC_0_AXI4_S_RVALID),
	.FIC_1_AXI4_M_AWID(FIC_1_AXI4_M_AWID[7:0]),
	.FIC_1_AXI4_M_AWADDR(FIC_1_AXI4_M_AWADDR[37:0]),
	.FIC_1_AXI4_M_AWLEN(FIC_1_AXI4_M_AWLEN[7:0]),
	.FIC_1_AXI4_M_AWSIZE(FIC_1_AXI4_M_AWSIZE[2:0]),
	.FIC_1_AXI4_M_AWBURST(FIC_1_AXI4_M_AWBURST[1:0]),
	.FIC_1_AXI4_M_AWLOCK(FIC_1_AXI4_M_AWLOCK),
	.FIC_1_AXI4_M_AWQOS(FIC_1_AXI4_M_AWQOS[3:0]),
	.FIC_1_AXI4_M_AWCACHE(FIC_1_AXI4_M_AWCACHE[3:0]),
	.FIC_1_AXI4_M_AWPROT(FIC_1_AXI4_M_AWPROT[2:0]),
	.FIC_1_AXI4_M_AWVALID(FIC_1_AXI4_M_AWVALID),
	.FIC_1_AXI4_M_WDATA(FIC_1_AXI4_M_WDATA[63:0]),
	.FIC_1_AXI4_M_WSTRB(FIC_1_AXI4_M_WSTRB[7:0]),
	.FIC_1_AXI4_M_WLAST(FIC_1_AXI4_M_WLAST),
	.FIC_1_AXI4_M_WVALID(FIC_1_AXI4_M_WVALID),
	.FIC_1_AXI4_M_BREADY(FIC_1_AXI4_M_BREADY),
	.FIC_1_AXI4_M_ARID(FIC_1_AXI4_M_ARID[7:0]),
	.FIC_1_AXI4_M_ARADDR(FIC_1_AXI4_M_ARADDR[37:0]),
	.FIC_1_AXI4_M_ARLEN(FIC_1_AXI4_M_ARLEN[7:0]),
	.FIC_1_AXI4_M_ARSIZE(FIC_1_AXI4_M_ARSIZE[2:0]),
	.FIC_1_AXI4_M_ARBURST(FIC_1_AXI4_M_ARBURST[1:0]),
	.FIC_1_AXI4_M_ARLOCK(FIC_1_AXI4_M_ARLOCK),
	.FIC_1_AXI4_M_ARQOS(FIC_1_AXI4_M_ARQOS[3:0]),
	.FIC_1_AXI4_M_ARCACHE(FIC_1_AXI4_M_ARCACHE[3:0]),
	.FIC_1_AXI4_M_ARPROT(FIC_1_AXI4_M_ARPROT[2:0]),
	.FIC_1_AXI4_M_ARVALID(FIC_1_AXI4_M_ARVALID),
	.FIC_1_AXI4_M_RREADY(FIC_1_AXI4_M_RREADY),
	.FIC_1_AXI4_S_AWREADY(FIC_1_AXI4_S_AWREADY),
	.FIC_1_AXI4_S_WREADY(FIC_1_AXI4_S_WREADY),
	.FIC_1_AXI4_S_BID(FIC_1_AXI4_S_BID[3:0]),
	.FIC_1_AXI4_S_BRESP(FIC_1_AXI4_S_BRESP[1:0]),
	.FIC_1_AXI4_S_BVALID(FIC_1_AXI4_S_BVALID),
	.FIC_1_AXI4_S_ARREADY(FIC_1_AXI4_S_ARREADY),
	.FIC_1_AXI4_S_RID(FIC_1_AXI4_S_RID[3:0]),
	.FIC_1_AXI4_S_RDATA(FIC_1_AXI4_S_RDATA[63:0]),
	.FIC_1_AXI4_S_RRESP(FIC_1_AXI4_S_RRESP[1:0]),
	.FIC_1_AXI4_S_RLAST(FIC_1_AXI4_S_RLAST),
	.FIC_1_AXI4_S_RVALID(FIC_1_AXI4_S_RVALID),
	.FIC_2_AXI4_S_AWREADY(FIC_2_AXI4_S_AWREADY),
	.FIC_2_AXI4_S_WREADY(FIC_2_AXI4_S_WREADY),
	.FIC_2_AXI4_S_BID(FIC_2_AXI4_S_BID[3:0]),
	.FIC_2_AXI4_S_BRESP(FIC_2_AXI4_S_BRESP[1:0]),
	.FIC_2_AXI4_S_BVALID(FIC_2_AXI4_S_BVALID),
	.FIC_2_AXI4_S_ARREADY(FIC_2_AXI4_S_ARREADY),
	.FIC_2_AXI4_S_RID(FIC_2_AXI4_S_RID[3:0]),
	.FIC_2_AXI4_S_RDATA(FIC_2_AXI4_S_RDATA[63:0]),
	.FIC_2_AXI4_S_RRESP(FIC_2_AXI4_S_RRESP[1:0]),
	.FIC_2_AXI4_S_RLAST(FIC_2_AXI4_S_RLAST),
	.FIC_2_AXI4_S_RVALID(FIC_2_AXI4_S_RVALID),
	.FIC_3_APB_M_PSEL(FIC_3_APB_M_PSEL),
	.FIC_3_APB_M_PADDR(FIC_3_APB_M_PADDR[28:0]),
	.FIC_3_APB_M_PWRITE(FIC_3_APB_M_PWRITE),
	.FIC_3_APB_M_PENABLE(FIC_3_APB_M_PENABLE),
	.FIC_3_APB_M_PSTRB(FIC_3_APB_M_PSTRB[3:0]),
	.FIC_3_APB_M_PWDATA(FIC_3_APB_M_PWDATA[31:0]),
	.MMUART_0_DTR_M2F(MMUART_0_DTR_M2F),
	.MMUART_0_RTS_M2F(MMUART_0_RTS_M2F),
	.MMUART_0_TXD_M2F(MMUART_0_TXD_M2F),
	.MMUART_0_TXD_OE_M2F(MMUART_0_TXD_OE_M2F),
	.MMUART_1_DTR_M2F(MMUART_1_DTR_M2F),
	.MMUART_1_RTS_M2F(MMUART_1_RTS_M2F),
	.MMUART_1_TXD_M2F(MMUART_1_TXD_M2F),
	.MMUART_1_TXD_OE_M2F(MMUART_1_TXD_OE_M2F),
	.MMUART_0_OUT1N_M2F(MMUART_0_OUT1N_M2F),
	.MMUART_0_OUT2N_M2F(MMUART_0_OUT2N_M2F),
	.MMUART_0_TE_M2F(MMUART_0_TE_M2F),
	.MMUART_0_ESWM_M2F(MMUART_0_ESWM_M2F),
	.MMUART_0_CLK_M2F(MMUART_0_CLK_M2F),
	.MMUART_0_CLK_OE_M2F(MMUART_0_CLK_OE_M2F),
	.MMUART_1_OUT1N_M2F(MMUART_1_OUT1N_M2F),
	.MMUART_1_OUT2N_M2F(MMUART_1_OUT2N_M2F),
	.MMUART_1_TE_M2F(MMUART_1_TE_M2F),
	.MMUART_1_ESWM_M2F(MMUART_1_ESWM_M2F),
	.MMUART_1_CLK_M2F(MMUART_1_CLK_M2F),
	.MMUART_1_CLK_OE_M2F(MMUART_1_CLK_OE_M2F),
	.MMUART_2_TXD_M2F(MMUART_2_TXD_M2F),
	.MMUART_3_TXD_M2F(MMUART_3_TXD_M2F),
	.MMUART_4_TXD_M2F(MMUART_4_TXD_M2F),
	.CAN_0_TX_EBL_M2F(CAN_0_TX_EBL_M2F),
	.CAN_0_TXBUS_M2F(CAN_0_TXBUS_M2F),
	.CAN_1_TX_EBL_M2F(CAN_1_TX_EBL_M2F),
	.CAN_1_TXBUS_M2F(CAN_1_TXBUS_M2F),
	.QSPI_SEL_M2F(QSPI_SEL_M2F),
	.QSPI_SEL_OE_M2F(QSPI_SEL_OE_M2F),
	.QSPI_CLK_M2F(QSPI_CLK_M2F),
	.QSPI_CLK_OE_M2F(QSPI_CLK_OE_M2F),
	.QSPI_DATA_M2F(QSPI_DATA_M2F[3:0]),
	.QSPI_DATA_OE_M2F(QSPI_DATA_OE_M2F[3:0]),
	.SPI_0_SS1_M2F(SPI_0_SS1_M2F),
	.SPI_0_SS1_OE_M2F(SPI_0_SS1_OE_M2F),
	.SPI_1_SS1_M2F(SPI_1_SS1_M2F),
	.SPI_1_SS1_OE_M2F(SPI_1_SS1_OE_M2F),
	.SPI_0_DO_M2F(SPI_0_DO_M2F),
	.SPI_0_DO_OE_M2F(SPI_0_DO_OE_M2F),
	.SPI_0_CLK_M2F(SPI_0_CLK_M2F),
	.SPI_0_CLK_OE_M2F(SPI_0_CLK_OE_M2F),
	.SPI_1_DO_M2F(SPI_1_DO_M2F),
	.SPI_1_DO_OE_M2F(SPI_1_DO_OE_M2F),
	.SPI_1_CLK_M2F(SPI_1_CLK_M2F),
	.SPI_1_CLK_OE_M2F(SPI_1_CLK_OE_M2F),
	.I2C_0_SCL_OE_M2F(I2C_0_SCL_OE_M2F),
	.I2C_0_SDA_OE_M2F(I2C_0_SDA_OE_M2F),
	.I2C_1_SCL_OE_M2F(I2C_1_SCL_OE_M2F),
	.I2C_1_SDA_OE_M2F(I2C_1_SDA_OE_M2F),
	.I2C_0_SMBALERT_NO_M2F(I2C_0_SMBALERT_NO_M2F),
	.I2C_0_SMBSUS_NO_M2F(I2C_0_SMBSUS_NO_M2F),
	.I2C_1_SMBALERT_NO_M2F(I2C_1_SMBALERT_NO_M2F),
	.I2C_1_SMBSUS_NO_M2F(I2C_1_SMBSUS_NO_M2F),
	.GPIO_2_M2F(GPIO_2_M2F[31:0]),
	.GPIO_2_OE_M2F(GPIO_2_OE_M2F[31:0]),
	.MAC_0_MDO_M2F(MAC_0_MDO_M2F),
	.MAC_0_MDO_OE_M2F(MAC_0_MDO_OE_M2F),
	.MAC_0_MDC_M2F(MAC_0_MDC_M2F),
	.MAC_1_MDO_M2F(MAC_1_MDO_M2F),
	.MAC_1_MDO_OE_M2F(MAC_1_MDO_OE_M2F),
	.MAC_1_MDC_M2F(MAC_1_MDC_M2F),
	.JTAG_TDO_M2F(JTAG_TDO_M2F),
	.JTAG_TDO_OE_M2F(JTAG_TDO_OE_M2F),
	.MSS_INT_M2F(MSS_INT_M2F[15:0]),
	.SPARE_M2F(SPARE_M2F[37:0]),
	.PLL_CPU_LOCK_M2F(PLL_CPU_LOCK_M2F),
	.PLL_DDR_LOCK_M2F(PLL_DDR_LOCK_M2F),
	.PLL_SGMII_LOCK_M2F(PLL_SGMII_LOCK_M2F),
	.MSS_STATUS_M2F(MSS_STATUS_M2F[16:0]),
	.BOOT_FAIL_ERROR_M2F(BOOT_FAIL_ERROR_M2F),
	.MSS_RESET_N_M2F(LED_c),
	.SPARE_2_M2F(SPARE_2_M2F[4:0]),
	.SPARE_3_M2F(SPARE_3_M2F),
	.SPARE_4_M2F(SPARE_4_M2F[2:0]),
	.SPARE_5_M2F(SPARE_5_M2F[6:0]),
	.WDOG_0_INTERRUPT_M2F(WDOG_0_INTERRUPT_M2F),
	.WDOG_1_INTERRUPT_M2F(WDOG_1_INTERRUPT_M2F),
	.WDOG_2_INTERRUPT_M2F(WDOG_2_INTERRUPT_M2F),
	.WDOG_3_INTERRUPT_M2F(WDOG_3_INTERRUPT_M2F),
	.WDOG_4_INTERRUPT_M2F(WDOG_4_INTERRUPT_M2F),
	.MPU_VIOLATION_FROM_FIC_0_M2F(MPU_VIOLATION_FROM_FIC_0_M2F),
	.MPU_VIOLATION_FROM_FIC_1_M2F(MPU_VIOLATION_FROM_FIC_1_M2F),
	.MPU_VIOLATION_FROM_FIC_2_M2F(MPU_VIOLATION_FROM_FIC_2_M2F),
	.MPU_VIOLATION_FROM_CRYPTO_M2F(MPU_VIOLATION_FROM_CRYPTO_M2F),
	.MPU_VIOLATION_FROM_MAC_0_M2F(MPU_VIOLATION_FROM_MAC_0_M2F),
	.MPU_VIOLATION_FROM_MAC_1_M2F(MPU_VIOLATION_FROM_MAC_1_M2F),
	.MPU_VIOLATION_FROM_USB_M2F(MPU_VIOLATION_FROM_USB_M2F),
	.MPU_VIOLATION_FROM_EMMC_SD_M2F(MPU_VIOLATION_FROM_EMMC_SD_M2F),
	.MPU_VIOLATION_FROM_SCB_M2F(MPU_VIOLATION_FROM_SCB_M2F),
	.MPU_VIOLATION_FROM_TRACE_M2F(MPU_VIOLATION_FROM_TRACE_M2F),
	.REBOOT_REQUESTED_M2F(REBOOT_REQUESTED_M2F),
	.CPU_IN_RESET_M2F(CPU_IN_RESET_M2F),
	.AXI_IN_RESET_M2F(AXI_IN_RESET_M2F),
	.SCB_PERIPH_RESET_OCCURRED_M2F(SCB_PERIPH_RESET_OCCURRED_M2F),
	.SCB_MSS_RESET_OCCURRED_M2F(SCB_MSS_RESET_OCCURRED_M2F),
	.SCB_CPU_RESET_OCCURRED_M2F(SCB_CPU_RESET_OCCURRED_M2F),
	.DEBUGGER_RESET_OCCURRED_M2F(DEBUGGER_RESET_OCCURRED_M2F),
	.FABRIC_RESET_OCCURRED_M2F(FABRIC_RESET_OCCURRED_M2F),
	.WDOG_RESET_OCCURRED_M2F(WDOG_RESET_OCCURRED_M2F),
	.GPIO_RESET_OCCURRED_M2F(GPIO_RESET_OCCURRED_M2F),
	.SCB_BUS_RESET_OCCURRED_M2F(SCB_BUS_RESET_OCCURRED_M2F),
	.CPU_SOFT_RESET_OCCURRED_M2F(CPU_SOFT_RESET_OCCURRED_M2F),
	.CPU_CLK_DIVIDER_M2F(CPU_CLK_DIVIDER_M2F[1:0]),
	.AXI_CLK_DIVIDER_M2F(AXI_CLK_DIVIDER_M2F[1:0]),
	.AHB_APB_CLK_DIVIDER_M2F(AHB_APB_CLK_DIVIDER_M2F[1:0]),
	.USOC_CONTROL_DATA_M2F(USOC_CONTROL_DATA_M2F[7:0]),
	.MAC_0_GMII_MII_TXD_M2F(MAC_0_GMII_MII_TXD_M2F[7:0]),
	.MAC_0_GMII_MII_TX_EN_M2F(MAC_0_GMII_MII_TX_EN_M2F),
	.MAC_0_GMII_MII_TX_ER_M2F(MAC_0_GMII_MII_TX_ER_M2F),
	.MAC_0_LOCAL_LOOPBACK_M2F(MAC_0_LOCAL_LOOPBACK_M2F),
	.MAC_0_LOOPBACK_M2F(MAC_0_LOOPBACK_M2F),
	.MAC_0_HALF_DUPLEX_M2F(MAC_0_HALF_DUPLEX_M2F),
	.MAC_0_SPEED_MODE_M2F(MAC_0_SPEED_MODE_M2F[3:0]),
	.MAC_1_GMII_MII_TXD_M2F(MAC_1_GMII_MII_TXD_M2F[7:0]),
	.MAC_1_GMII_MII_TX_EN_M2F(MAC_1_GMII_MII_TX_EN_M2F),
	.MAC_1_GMII_MII_TX_ER_M2F(MAC_1_GMII_MII_TX_ER_M2F),
	.MAC_1_LOCAL_LOOPBACK_M2F(MAC_1_LOCAL_LOOPBACK_M2F),
	.MAC_1_LOOPBACK_M2F(MAC_1_LOOPBACK_M2F),
	.MAC_1_HALF_DUPLEX_M2F(MAC_1_HALF_DUPLEX_M2F),
	.MAC_1_SPEED_MODE_M2F(MAC_1_SPEED_MODE_M2F[3:0]),
	.MAC_0_FILTER_DATA_M2F(MAC_0_FILTER_DATA_M2F[127:0]),
	.MAC_0_FILTER_SA_STB_M2F(MAC_0_FILTER_SA_STB_M2F),
	.MAC_0_FILTER_DA_STB_M2F(MAC_0_FILTER_DA_STB_M2F),
	.MAC_0_FILTER_TYPE_STB_M2F(MAC_0_FILTER_TYPE_STB_M2F),
	.MAC_0_FILTER_VLAN_TAG1_STB_M2F(MAC_0_FILTER_VLAN_TAG1_STB_M2F),
	.MAC_0_FILTER_VLAN_TAG2_STB_M2F(MAC_0_FILTER_VLAN_TAG2_STB_M2F),
	.MAC_0_FILTER_IP_SA_STB_M2F(MAC_0_FILTER_IP_SA_STB_M2F),
	.MAC_0_FILTER_IP_DA_STB_M2F(MAC_0_FILTER_IP_DA_STB_M2F),
	.MAC_0_FILTER_SP_STB_M2F(MAC_0_FILTER_SP_STB_M2F),
	.MAC_0_FILTER_DP_STB_M2F(MAC_0_FILTER_DP_STB_M2F),
	.MAC_0_FILTER_IPV6_M2F(MAC_0_FILTER_IPV6_M2F),
	.MAC_0_WOL_M2F(MAC_0_WOL_M2F),
	.MAC_1_FILTER_DATA_M2F(MAC_1_FILTER_DATA_M2F[127:0]),
	.MAC_1_FILTER_SA_STB_M2F(MAC_1_FILTER_SA_STB_M2F),
	.MAC_1_FILTER_DA_STB_M2F(MAC_1_FILTER_DA_STB_M2F),
	.MAC_1_FILTER_TYPE_STB_M2F(MAC_1_FILTER_TYPE_STB_M2F),
	.MAC_1_FILTER_VLAN_TAG1_STB_M2F(MAC_1_FILTER_VLAN_TAG1_STB_M2F),
	.MAC_1_FILTER_VLAN_TAG2_STB_M2F(MAC_1_FILTER_VLAN_TAG2_STB_M2F),
	.MAC_1_FILTER_IP_SA_STB_M2F(MAC_1_FILTER_IP_SA_STB_M2F),
	.MAC_1_FILTER_IP_DA_STB_M2F(MAC_1_FILTER_IP_DA_STB_M2F),
	.MAC_1_FILTER_SP_STB_M2F(MAC_1_FILTER_SP_STB_M2F),
	.MAC_1_FILTER_DP_STB_M2F(MAC_1_FILTER_DP_STB_M2F),
	.MAC_1_FILTER_IPV6_M2F(MAC_1_FILTER_IPV6_M2F),
	.MAC_1_WOL_M2F(MAC_1_WOL_M2F),
	.MAC_0_TSU_SOF_TX_M2F(MAC_0_TSU_SOF_TX_M2F),
	.MAC_0_TSU_SYNC_FRAME_TX_M2F(MAC_0_TSU_SYNC_FRAME_TX_M2F),
	.MAC_0_TSU_DELAY_REQ_TX_M2F(MAC_0_TSU_DELAY_REQ_TX_M2F),
	.MAC_0_TSU_PDELAY_REQ_TX_M2F(MAC_0_TSU_PDELAY_REQ_TX_M2F),
	.MAC_0_TSU_PDELAY_RESP_TX_M2F(MAC_0_TSU_PDELAY_RESP_TX_M2F),
	.MAC_0_TSU_SOF_RX_M2F(MAC_0_TSU_SOF_RX_M2F),
	.MAC_0_TSU_SYNC_FRAME_RX_M2F(MAC_0_TSU_SYNC_FRAME_RX_M2F),
	.MAC_0_TSU_DELAY_REQ_RX_M2F(MAC_0_TSU_DELAY_REQ_RX_M2F),
	.MAC_0_TSU_PDELAY_REQ_RX_M2F(MAC_0_TSU_PDELAY_REQ_RX_M2F),
	.MAC_0_TSU_PDELAY_RESP_RX_M2F(MAC_0_TSU_PDELAY_RESP_RX_M2F),
	.MAC_0_TSU_TIMER_CNT_M2F(MAC_0_TSU_TIMER_CNT_M2F[93:0]),
	.MAC_0_TSU_TIMER_CMP_VAL_M2F(MAC_0_TSU_TIMER_CMP_VAL_M2F),
	.MAC_1_TSU_SOF_TX_M2F(MAC_1_TSU_SOF_TX_M2F),
	.MAC_1_TSU_SYNC_FRAME_TX_M2F(MAC_1_TSU_SYNC_FRAME_TX_M2F),
	.MAC_1_TSU_DELAY_REQ_TX_M2F(MAC_1_TSU_DELAY_REQ_TX_M2F),
	.MAC_1_TSU_PDELAY_REQ_TX_M2F(MAC_1_TSU_PDELAY_REQ_TX_M2F),
	.MAC_1_TSU_PDELAY_RESP_TX_M2F(MAC_1_TSU_PDELAY_RESP_TX_M2F),
	.MAC_1_TSU_SOF_RX_M2F(MAC_1_TSU_SOF_RX_M2F),
	.MAC_1_TSU_SYNC_FRAME_RX_M2F(MAC_1_TSU_SYNC_FRAME_RX_M2F),
	.MAC_1_TSU_DELAY_REQ_RX_M2F(MAC_1_TSU_DELAY_REQ_RX_M2F),
	.MAC_1_TSU_PDELAY_REQ_RX_M2F(MAC_1_TSU_PDELAY_REQ_RX_M2F),
	.MAC_1_TSU_PDELAY_RESP_RX_M2F(MAC_1_TSU_PDELAY_RESP_RX_M2F),
	.MAC_1_TSU_TIMER_CNT_M2F(MAC_1_TSU_TIMER_CNT_M2F[93:0]),
	.MAC_1_TSU_TIMER_CMP_VAL_M2F(MAC_1_TSU_TIMER_CMP_VAL_M2F),
	.CRYPTO_DLL_LOCK_M2F(CRYPTO_DLL_LOCK_M2F),
	.CRYPTO_AHB_M_HADDR(CRYPTO_AHB_M_HADDR[31:0]),
	.CRYPTO_AHB_M_HWDATA(CRYPTO_AHB_M_HWDATA[31:0]),
	.CRYPTO_AHB_M_HSIZE(CRYPTO_AHB_M_HSIZE[1:0]),
	.CRYPTO_AHB_M_HTRANS(CRYPTO_AHB_M_HTRANS[1:0]),
	.CRYPTO_AHB_M_HWRITE(CRYPTO_AHB_M_HWRITE),
	.CRYPTO_AHB_M_HMASTLOCK(CRYPTO_AHB_M_HMASTLOCK),
	.CRYPTO_AHB_S_HREADYOUT(CRYPTO_AHB_S_HREADYOUT),
	.CRYPTO_AHB_S_HRESP(CRYPTO_AHB_S_HRESP),
	.CRYPTO_AHB_S_HRDATA(CRYPTO_AHB_S_HRDATA[31:0]),
	.CRYPTO_BUSY_M2F(CRYPTO_BUSY_M2F),
	.CRYPTO_COMPLETE_M2F(CRYPTO_COMPLETE_M2F),
	.CRYPTO_ALARM_M2F(CRYPTO_ALARM_M2F),
	.CRYPTO_BUSERROR_M2F(CRYPTO_BUSERROR_M2F),
	.CRYPTO_MSS_REQUEST_M2F(CRYPTO_MSS_REQUEST_M2F),
	.CRYPTO_MSS_RELEASE_M2F(CRYPTO_MSS_RELEASE_M2F),
	.CRYPTO_OWNER_M2F(CRYPTO_OWNER_M2F),
	.CRYPTO_MSS_OWNER_M2F(CRYPTO_MSS_OWNER_M2F),
	.CRYPTO_XWADDR_M2F(CRYPTO_XWADDR_M2F[9:0]),
	.CRYPTO_XINACCEPT_M2F(CRYPTO_XINACCEPT_M2F),
	.CRYPTO_XRDATA_M2F(CRYPTO_XRDATA_M2F[31:0]),
	.CRYPTO_XRADDR_M2F(CRYPTO_XRADDR_M2F[9:0]),
	.CRYPTO_XVALIDOUT_M2F(CRYPTO_XVALIDOUT_M2F),
	.CRYPTO_MESH_ERROR_M2F(CRYPTO_MESH_ERROR_M2F),
	.MSSIO37_IN(GND),
	.MSSIO37_OUT(MSSIO37_OUT),
	.MSSIO37_OE(MSSIO37_OE),
	.MSSIO36_IN(GND),
	.MSSIO36_OUT(MSSIO36_OUT),
	.MSSIO36_OE(MSSIO36_OE),
	.MSSIO35_IN(GND),
	.MSSIO35_OUT(MSSIO35_OUT),
	.MSSIO35_OE(MSSIO35_OE),
	.MSSIO34_IN(GND),
	.MSSIO34_OUT(MSSIO34_OUT),
	.MSSIO34_OE(MSSIO34_OE),
	.MSSIO33_IN(GND),
	.MSSIO33_OUT(MSSIO33_OUT),
	.MSSIO33_OE(MSSIO33_OE),
	.MSSIO32_IN(GND),
	.MSSIO32_OUT(MSSIO32_OUT),
	.MSSIO32_OE(MSSIO32_OE),
	.MSSIO31_IN(GND),
	.MSSIO31_OUT(MSSIO31_OUT),
	.MSSIO31_OE(MSSIO31_OE),
	.MSSIO30_IN(GND),
	.MSSIO30_OUT(MSSIO30_OUT),
	.MSSIO30_OE(MSSIO30_OE),
	.MSSIO29_IN(GND),
	.MSSIO29_OUT(MSSIO29_OUT),
	.MSSIO29_OE(MSSIO29_OE),
	.MSSIO28_IN(GND),
	.MSSIO28_OUT(MSSIO28_OUT),
	.MSSIO28_OE(MSSIO28_OE),
	.MSSIO27_IN(GND),
	.MSSIO27_OUT(MSSIO27_OUT),
	.MSSIO27_OE(MSSIO27_OE),
	.MSSIO26_IN(GND),
	.MSSIO26_OUT(MSSIO26_OUT),
	.MSSIO26_OE(MSSIO26_OE),
	.MSSIO25_IN(GND),
	.MSSIO25_OUT(MSSIO25_OUT),
	.MSSIO25_OE(MSSIO25_OE),
	.MSSIO24_IN(GND),
	.MSSIO24_OUT(MSSIO24_OUT),
	.MSSIO24_OE(MSSIO24_OE),
	.MSSIO23_IN(GND),
	.MSSIO23_OUT(MSSIO23_OUT),
	.MSSIO23_OE(MSSIO23_OE),
	.MSSIO22_IN(GND),
	.MSSIO22_OUT(MSSIO22_OUT),
	.MSSIO22_OE(MSSIO22_OE),
	.MSSIO21_IN(GND),
	.MSSIO21_OUT(MSSIO21_OUT),
	.MSSIO21_OE(MSSIO21_OE),
	.MSSIO20_IN(GND),
	.MSSIO20_OUT(MSSIO20_OUT),
	.MSSIO20_OE(MSSIO20_OE),
	.MSSIO19_IN(GND),
	.MSSIO19_OUT(MSSIO19_OUT),
	.MSSIO19_OE(MSSIO19_OE),
	.MSSIO18_IN(GND),
	.MSSIO18_OUT(MSSIO18_OUT),
	.MSSIO18_OE(MSSIO18_OE),
	.MSSIO17_IN(GND),
	.MSSIO17_OUT(MSSIO17_OUT),
	.MSSIO17_OE(MSSIO17_OE),
	.MSSIO16_IN(GND),
	.MSSIO16_OUT(MSSIO16_OUT),
	.MSSIO16_OE(MSSIO16_OE),
	.MSSIO15_IN(GND),
	.MSSIO15_OUT(MSSIO15_OUT),
	.MSSIO15_OE(MSSIO15_OE),
	.MSSIO14_IN(GND),
	.MSSIO14_OUT(MSSIO14_OUT),
	.MSSIO14_OE(MSSIO14_OE),
	.MSSIO13_IN(GND),
	.MSSIO13_OUT(MSSIO13_OUT),
	.MSSIO13_OE(MSSIO13_OE),
	.MSSIO12_IN(GND),
	.MSSIO12_OUT(MSSIO12_OUT),
	.MSSIO12_OE(MSSIO12_OE),
	.MSSIO11_IN(GND),
	.MSSIO11_OUT(MSSIO11_OUT),
	.MSSIO11_OE(MSSIO11_OE),
	.MSSIO10_IN(GND),
	.MSSIO10_OUT(MSSIO10_OUT),
	.MSSIO10_OE(MSSIO10_OE),
	.MSSIO9_IN(GND),
	.MSSIO9_OUT(MSSIO9_OUT),
	.MSSIO9_OE(MSSIO9_OE),
	.MSSIO8_IN(GND),
	.MSSIO8_OUT(MSSIO8_OUT),
	.MSSIO8_OE(MSSIO8_OE),
	.MSSIO7_IN(GND),
	.MSSIO7_OUT(MSSIO7_OUT),
	.MSSIO7_OE(MSSIO7_OE),
	.MSSIO6_IN(GND),
	.MSSIO6_OUT(MSSIO6_OUT),
	.MSSIO6_OE(MSSIO6_OE),
	.MSSIO5_IN(GND),
	.MSSIO5_OUT(MSSIO5_OUT),
	.MSSIO5_OE(MSSIO5_OE),
	.MSSIO4_IN(GND),
	.MSSIO4_OUT(MSSIO4_OUT),
	.MSSIO4_OE(MSSIO4_OE),
	.MSSIO3_IN(GND),
	.MSSIO3_OUT(MSSIO3_OUT),
	.MSSIO3_OE(MSSIO3_OE),
	.MSSIO2_IN(GND),
	.MSSIO2_OUT(MSSIO2_OUT),
	.MSSIO2_OE(MSSIO2_OE),
	.MSSIO1_IN(GND),
	.MSSIO1_OUT(MSSIO1_OUT),
	.MSSIO1_OE(MSSIO1_OE),
	.MSSIO0_IN(GND),
	.MSSIO0_OUT(MSSIO0_OUT),
	.MSSIO0_OE(MSSIO0_OE),
	.REFCLK(Y_REFCLK_IOINST_net),
	.SGMII_RX1(GND),
	.SGMII_RX0(GND),
	.SGMII_TX1(SGMII_TX1),
	.SGMII_TX0(SGMII_TX0),
	.DDR_DQS4_IN(GND),
	.DDR_DQS4_OUT(DDR_DQS4_OUT),
	.DDR_DQS4_OE(DDR_DQS4_OE),
	.DDR_DQS3_IN(GND),
	.DDR_DQS3_OUT(DDR_DQS3_OUT),
	.DDR_DQS3_OE(DDR_DQS3_OE),
	.DDR_DQS2_IN(GND),
	.DDR_DQS2_OUT(DDR_DQS2_OUT),
	.DDR_DQS2_OE(DDR_DQS2_OE),
	.DDR_DQS1_IN(GND),
	.DDR_DQS1_OUT(DDR_DQS1_OUT),
	.DDR_DQS1_OE(DDR_DQS1_OE),
	.DDR_DQS0_IN(GND),
	.DDR_DQS0_OUT(DDR_DQS0_OUT),
	.DDR_DQS0_OE(DDR_DQS0_OE),
	.DDR_CK1(DDR_CK1),
	.DDR_CK0(DDR_CK0),
	.DDR3_WE_N(DDR3_WE_N),
	.DDR_PARITY(DDR_PARITY),
	.DDR_RAM_RST_N(DDR_RAM_RST_N),
	.DDR_ALERT_N(GND),
	.DDR_ACT_N(DDR_ACT_N),
	.DDR_A16(DDR_A16),
	.DDR_A15(DDR_A15),
	.DDR_A14(DDR_A14),
	.DDR_A13(DDR_A13),
	.DDR_A12(DDR_A12),
	.DDR_A11(DDR_A11),
	.DDR_A10(DDR_A10),
	.DDR_A9(DDR_A9),
	.DDR_A8(DDR_A8),
	.DDR_A7(DDR_A7),
	.DDR_A6(DDR_A6),
	.DDR_A5(DDR_A5),
	.DDR_A4(DDR_A4),
	.DDR_A3(DDR_A3),
	.DDR_A2(DDR_A2),
	.DDR_A1(DDR_A1),
	.DDR_A0(DDR_A0),
	.DDR_BA1(DDR_BA1),
	.DDR_BA0(DDR_BA0),
	.DDR_BG1(DDR_BG1),
	.DDR_BG0(DDR_BG0),
	.DDR_CKE1(DDR_CKE1),
	.DDR_CKE0(DDR_CKE0),
	.DDR_CS1(DDR_CS1),
	.DDR_CS0(DDR_CS0),
	.DDR_ODT1(DDR_ODT1),
	.DDR_ODT0(DDR_ODT0),
	.DDR_DQ35_IN(GND),
	.DDR_DQ35_OUT(DDR_DQ35_OUT),
	.DDR_DQ35_OE(DDR_DQ35_OE),
	.DDR_DQ34_IN(GND),
	.DDR_DQ34_OUT(DDR_DQ34_OUT),
	.DDR_DQ34_OE(DDR_DQ34_OE),
	.DDR_DQ33_IN(GND),
	.DDR_DQ33_OUT(DDR_DQ33_OUT),
	.DDR_DQ33_OE(DDR_DQ33_OE),
	.DDR_DQ32_IN(GND),
	.DDR_DQ32_OUT(DDR_DQ32_OUT),
	.DDR_DQ32_OE(DDR_DQ32_OE),
	.DDR_DQ31_IN(GND),
	.DDR_DQ31_OUT(DDR_DQ31_OUT),
	.DDR_DQ31_OE(DDR_DQ31_OE),
	.DDR_DQ30_IN(GND),
	.DDR_DQ30_OUT(DDR_DQ30_OUT),
	.DDR_DQ30_OE(DDR_DQ30_OE),
	.DDR_DQ29_IN(GND),
	.DDR_DQ29_OUT(DDR_DQ29_OUT),
	.DDR_DQ29_OE(DDR_DQ29_OE),
	.DDR_DQ28_IN(GND),
	.DDR_DQ28_OUT(DDR_DQ28_OUT),
	.DDR_DQ28_OE(DDR_DQ28_OE),
	.DDR_DQ27_IN(GND),
	.DDR_DQ27_OUT(DDR_DQ27_OUT),
	.DDR_DQ27_OE(DDR_DQ27_OE),
	.DDR_DQ26_IN(GND),
	.DDR_DQ26_OUT(DDR_DQ26_OUT),
	.DDR_DQ26_OE(DDR_DQ26_OE),
	.DDR_DQ25_IN(GND),
	.DDR_DQ25_OUT(DDR_DQ25_OUT),
	.DDR_DQ25_OE(DDR_DQ25_OE),
	.DDR_DQ24_IN(GND),
	.DDR_DQ24_OUT(DDR_DQ24_OUT),
	.DDR_DQ24_OE(DDR_DQ24_OE),
	.DDR_DQ23_IN(GND),
	.DDR_DQ23_OUT(DDR_DQ23_OUT),
	.DDR_DQ23_OE(DDR_DQ23_OE),
	.DDR_DQ22_IN(GND),
	.DDR_DQ22_OUT(DDR_DQ22_OUT),
	.DDR_DQ22_OE(DDR_DQ22_OE),
	.DDR_DQ21_IN(GND),
	.DDR_DQ21_OUT(DDR_DQ21_OUT),
	.DDR_DQ21_OE(DDR_DQ21_OE),
	.DDR_DQ20_IN(GND),
	.DDR_DQ20_OUT(DDR_DQ20_OUT),
	.DDR_DQ20_OE(DDR_DQ20_OE),
	.DDR_DQ19_IN(GND),
	.DDR_DQ19_OUT(DDR_DQ19_OUT),
	.DDR_DQ19_OE(DDR_DQ19_OE),
	.DDR_DQ18_IN(GND),
	.DDR_DQ18_OUT(DDR_DQ18_OUT),
	.DDR_DQ18_OE(DDR_DQ18_OE),
	.DDR_DQ17_IN(GND),
	.DDR_DQ17_OUT(DDR_DQ17_OUT),
	.DDR_DQ17_OE(DDR_DQ17_OE),
	.DDR_DQ16_IN(GND),
	.DDR_DQ16_OUT(DDR_DQ16_OUT),
	.DDR_DQ16_OE(DDR_DQ16_OE),
	.DDR_DQ15_IN(GND),
	.DDR_DQ15_OUT(DDR_DQ15_OUT),
	.DDR_DQ15_OE(DDR_DQ15_OE),
	.DDR_DQ14_IN(GND),
	.DDR_DQ14_OUT(DDR_DQ14_OUT),
	.DDR_DQ14_OE(DDR_DQ14_OE),
	.DDR_DQ13_IN(GND),
	.DDR_DQ13_OUT(DDR_DQ13_OUT),
	.DDR_DQ13_OE(DDR_DQ13_OE),
	.DDR_DQ12_IN(GND),
	.DDR_DQ12_OUT(DDR_DQ12_OUT),
	.DDR_DQ12_OE(DDR_DQ12_OE),
	.DDR_DQ11_IN(GND),
	.DDR_DQ11_OUT(DDR_DQ11_OUT),
	.DDR_DQ11_OE(DDR_DQ11_OE),
	.DDR_DQ10_IN(GND),
	.DDR_DQ10_OUT(DDR_DQ10_OUT),
	.DDR_DQ10_OE(DDR_DQ10_OE),
	.DDR_DQ9_IN(GND),
	.DDR_DQ9_OUT(DDR_DQ9_OUT),
	.DDR_DQ9_OE(DDR_DQ9_OE),
	.DDR_DQ8_IN(GND),
	.DDR_DQ8_OUT(DDR_DQ8_OUT),
	.DDR_DQ8_OE(DDR_DQ8_OE),
	.DDR_DQ7_IN(GND),
	.DDR_DQ7_OUT(DDR_DQ7_OUT),
	.DDR_DQ7_OE(DDR_DQ7_OE),
	.DDR_DQ6_IN(GND),
	.DDR_DQ6_OUT(DDR_DQ6_OUT),
	.DDR_DQ6_OE(DDR_DQ6_OE),
	.DDR_DQ5_IN(GND),
	.DDR_DQ5_OUT(DDR_DQ5_OUT),
	.DDR_DQ5_OE(DDR_DQ5_OE),
	.DDR_DQ4_IN(GND),
	.DDR_DQ4_OUT(DDR_DQ4_OUT),
	.DDR_DQ4_OE(DDR_DQ4_OE),
	.DDR_DQ3_IN(GND),
	.DDR_DQ3_OUT(DDR_DQ3_OUT),
	.DDR_DQ3_OE(DDR_DQ3_OE),
	.DDR_DQ2_IN(GND),
	.DDR_DQ2_OUT(DDR_DQ2_OUT),
	.DDR_DQ2_OE(DDR_DQ2_OE),
	.DDR_DQ1_IN(GND),
	.DDR_DQ1_OUT(DDR_DQ1_OUT),
	.DDR_DQ1_OE(DDR_DQ1_OE),
	.DDR_DQ0_IN(GND),
	.DDR_DQ0_OUT(DDR_DQ0_OUT),
	.DDR_DQ0_OE(DDR_DQ0_OE),
	.DDR_DM0_IN(VCC),
	.DDR_DM0_OUT(DDR_DM0_OUT),
	.DDR_DM0_OE(DDR_DM0_OE),
	.DDR_DM1_IN(VCC),
	.DDR_DM1_OUT(DDR_DM1_OUT),
	.DDR_DM1_OE(DDR_DM1_OE),
	.DDR_DM2_IN(VCC),
	.DDR_DM2_OUT(DDR_DM2_OUT),
	.DDR_DM2_OE(DDR_DM2_OE),
	.DDR_DM3_IN(VCC),
	.DDR_DM3_OUT(DDR_DM3_OUT),
	.DDR_DM3_OE(DDR_DM3_OE),
	.DDR_DM4_IN(VCC),
	.DDR_DM4_OUT(DDR_DM4_OUT),
	.DDR_DM4_OE(DDR_DM4_OE),
	.REFCLK_0_PLL_NW(VCC),
	.REFCLK_1_PLL_NW(VCC)
);
defparam I_MSS.MSS_CLK_DIV=1;
defparam I_MSS.MSS_AHB_APB_CLK_DIV=4;
defparam I_MSS.MSS_AXI_CLK_DIV=2;
defparam I_MSS.MSS_CLK_FREQ=600.0;
defparam I_MSS.MSS_DDR_CLK_FREQ=0.0;
defparam I_MSS.PROGRAM_NAME="pfsoc_mss";
defparam I_MSS.CORE_NAME="pfsoc_mss%2024.1";
defparam I_MSS.DIE="MPFS025T";
defparam I_MSS.PKG="FCVG484";
defparam I_MSS.BANK2_VDDI="3.3";
defparam I_MSS.BANK4_VDDI="3.3";
defparam I_MSS.BANK5_VDDI="3.3";
defparam I_MSS.REFCLK_IOSTD="LVDS25";
defparam I_MSS.SGMII_IOSTD="LVDS33";
defparam I_MSS.SPI0_CONTROL1_CFG_MODE=2'h0;
defparam I_MSS.SPI1_CONTROL1_CFG_MODE=2'h0;
defparam I_MSS.DDR_SEGS_SEG0_0_ADDRESS_OFFSET=15'h7F80;
defparam I_MSS.DDR_SEGS_SEG0_1_ADDRESS_OFFSET=15'h0000;
defparam I_MSS.DDR_SEGS_SEG1_2_ADDRESS_OFFSET=15'h7F70;
defparam I_MSS.DDR_SEGS_SEG1_3_ADDRESS_OFFSET=15'h0000;
defparam I_MSS.DDR_SEGS_SEG1_4_ADDRESS_OFFSET=15'h7F60;
defparam I_MSS.DDR_SEGS_SEG1_5_ADDRESS_OFFSET=15'h0000;
defparam I_MSS.DDR_SEGS_SEG1_6_ADDRESS_OFFSET=15'h0000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI1_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI1_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI2_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_START_ADDRESS_AXI2_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI1_0=32'hFFFFFFFF;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI1_1=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI2_0=32'hFFFFFFFF;
defparam I_MSS.DDR_DDRC_CFG_AXI_END_ADDRESS_AXI2_1=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI1_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI1_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI2_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_START_ADDRESS_AXI2_1=32'h00000000;
defparam I_MSS.MSSIO_IOMUX0_CR_SPI0_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_SPI1_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_I2C0_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_I2C1_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_CAN0_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_CAN1_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_QSPI_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART0_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART1_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART2_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART3_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MMUART4_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MDIO0_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX0_CR_MDIO1_FABRIC=1'b0;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD0=4'hF;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD1=4'hF;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD2=4'hF;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD3=4'hF;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD4=4'hF;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD5=4'hF;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD6=4'hF;
defparam I_MSS.MSSIO_IOMUX1_CR_PAD7=4'hF;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD8=4'hF;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD9=4'hF;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD10=4'hF;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD11=4'hF;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD12=4'hF;
defparam I_MSS.MSSIO_IOMUX2_CR_PAD13=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD14=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD15=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD16=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD17=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD18=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD19=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD20=4'hF;
defparam I_MSS.MSSIO_IOMUX3_CR_PAD21=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD22=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD23=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD24=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD25=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD26=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD27=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD28=4'hF;
defparam I_MSS.MSSIO_IOMUX4_CR_PAD29=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD30=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD31=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD32=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD33=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD34=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD35=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD36=4'hF;
defparam I_MSS.MSSIO_IOMUX5_CR_PAD37=4'hF;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_SEL=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_EN=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_CMD_DIR=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_DIR_0=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_VLT_DIR_1_3=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_LED=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_VOLT_0=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_VOLT_1=1'b0;
defparam I_MSS.MSSIO_IOMUX6_CR_SD_VOLT_2=1'b0;
defparam I_MSS.MSSIO_MSSIO_BANK2_CFG_CR_BANK_PCODE=6'h07;
defparam I_MSS.MSSIO_MSSIO_BANK2_CFG_CR_BANK_NCODE=6'h09;
defparam I_MSS.MSSIO_MSSIO_BANK2_CFG_CR_VS=4'h8;
defparam I_MSS.MSSIO_MSSIO_BANK4_CFG_CR_BANK_PCODE=6'h07;
defparam I_MSS.MSSIO_MSSIO_BANK4_CFG_CR_BANK_NCODE=6'h09;
defparam I_MSS.MSSIO_MSSIO_BANK4_CFG_CR_VS=4'h8;
defparam I_MSS.SGMII_SGMII_MODE_REG_BC_VS=4'h8;
defparam I_MSS.SGMII_SGMII_MODE_REG_PLL_EN=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_DLL_EN=1'b0;
defparam I_MSS.SGMII_DYN_CNTL_REG_PLL_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_DYN_CNTL_REG_DLL_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_DYN_CNTL_REG_PVT_SOFT_RESET_PERIPH=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_BC_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_TX0_EN=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_RX0_EN=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_CH0_CDR_RESET_B=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_LANE0_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_WPU_P=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_WPD_P=1'b1;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_SLEW_P=2'h0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_DRV_P=4'h0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_ODT_P=4'h0;
defparam I_MSS.SGMII_CH0_CNTL_REG_TX0_ODT_STATIC_P=3'h0;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_WPU_P=1'b0;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_WPD_P=1'b1;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_IBUFMD_P=3'h7;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_ODT_P=4'h0;
defparam I_MSS.SGMII_CH0_CNTL_REG_RX0_ODT_STATIC_P=3'h0;
defparam I_MSS.SGMII_SGMII_MODE_REG_TX1_EN=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_RX1_EN=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_CH1_CDR_RESET_B=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_LANE1_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_WPU_P=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_WPD_P=1'b1;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_SLEW_P=2'h0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_DRV_P=4'h0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_ODT_P=4'h0;
defparam I_MSS.SGMII_CH1_CNTL_REG_TX1_ODT_STATIC_P=3'h0;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_WPU_P=1'b0;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_WPD_P=1'b1;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_IBUFMD_P=3'h7;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_ODT_P=4'h0;
defparam I_MSS.SGMII_CH1_CNTL_REG_RX1_ODT_STATIC_P=3'h0;
defparam I_MSS.SGMII_SGMII_MODE_REG_PVT_EN=1'b1;
defparam I_MSS.SGMII_SGMII_MODE_REG_BC_VRGEN_EN=1'b1;
defparam I_MSS.SGMII_RECAL_CNTL_REG_PVT_CALIB_START=1'b1;
defparam I_MSS.SGMII_RECAL_CNTL_REG_PVT_CALIB_LOCK=1'b1;
defparam I_MSS.SGMII_DYN_CNTL_REG_CLKMUX_SOFT_RESET_PERIPH=1'b0;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_RXMODE_P=2'h3;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_RXMODE_N=2'h3;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_RXMODE_P=2'h3;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_RXMODE_N=2'h3;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_UDRIVE_P=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_UDRIVE_N=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_UDRIVE_P=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_UDRIVE_N=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_RDIFF=1'b1;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_RDIFF=1'b1;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_TERM_P=2'h0;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_EN_TERM_N=2'h0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_TERM_P=2'h0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_TERM_N=2'h0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_INS_HYST_P=1'b0;
defparam I_MSS.SGMII_SGMII_MODE_REG_REFCLK_EN_INS_HYST_N=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_INS_HYST_P=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_EN_INS_HYST_N=1'b0;
defparam I_MSS.SGMII_CLK_CNTL_REG_REFCLK_CLKBUF_EN_PULLUP=1'b0;
defparam I_MSS.CLK_SGMII_CFM_CLK_XCVR_CLKBUF_EN_PULLUP=1'b0;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_0_1_CR_IO_CFG_0=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_0_1_CR_IO_CFG_1=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_2_3_CR_IO_CFG_2=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_2_3_CR_IO_CFG_3=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_4_5_CR_IO_CFG_4=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_4_5_CR_IO_CFG_5=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_6_7_CR_IO_CFG_6=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_6_7_CR_IO_CFG_7=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_8_9_CR_IO_CFG_8=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_8_9_CR_IO_CFG_9=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_10_11_CR_IO_CFG_10=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_10_11_CR_IO_CFG_11=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_12_13_CR_IO_CFG_12=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK4_IO_CFG_12_13_CR_IO_CFG_13=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_0_1_CR_IO_CFG_0=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_0_1_CR_IO_CFG_1=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_2_3_CR_IO_CFG_2=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_2_3_CR_IO_CFG_3=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_4_5_CR_IO_CFG_4=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_4_5_CR_IO_CFG_5=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_6_7_CR_IO_CFG_6=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_6_7_CR_IO_CFG_7=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_8_9_CR_IO_CFG_8=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_8_9_CR_IO_CFG_9=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_10_11_CR_IO_CFG_10=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_10_11_CR_IO_CFG_11=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_12_13_CR_IO_CFG_12=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_12_13_CR_IO_CFG_13=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_14_15_CR_IO_CFG_14=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_14_15_CR_IO_CFG_15=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_16_17_CR_IO_CFG_16=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_16_17_CR_IO_CFG_17=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_18_19_CR_IO_CFG_18=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_18_19_CR_IO_CFG_19=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_20_21_CR_IO_CFG_20=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_20_21_CR_IO_CFG_21=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_22_23_CR_IO_CFG_22=16'h0829;
defparam I_MSS.MSSIO_MSSIO_BANK2_IO_CFG_22_23_CR_IO_CFG_23=16'h0829;
defparam I_MSS.GENERAL_GPIO_CR_GPIO0_SOFT_RESET_SELECT=2'h3;
defparam I_MSS.GENERAL_GPIO_CR_GPIO1_SOFT_RESET_SELECT=3'h7;
defparam I_MSS.GENERAL_GPIO_CR_GPIO2_SOFT_RESET_SELECT=4'hF;
defparam I_MSS.GENERAL_CRYPTO_CR_INFO_MSS_MODE=2'h0;
defparam I_MSS.DDR_DDRC_CFG_CHIPADDR_MAP_CFG_CHIPADDR_MAP=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_BANKADDR_MAP_0_CFG_BANKADDR_MAP_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_0_CFG_ROWADDR_MAP_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_1_CFG_ROWADDR_MAP_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_2_CFG_ROWADDR_MAP_2=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ROWADDR_MAP_3_CFG_ROWADDR_MAP_3=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_COLADDR_MAP_0_CFG_COLADDR_MAP_0=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_COLADDR_MAP_1_CFG_COLADDR_MAP_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_COLADDR_MAP_2_CFG_COLADDR_MAP_2=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MEM_COLBITS_CFG_MEM_COLBITS=32'h0000000A;
defparam I_MSS.DDR_DDRC_CFG_MEM_ROWBITS_CFG_MEM_ROWBITS=32'h0000000E;
defparam I_MSS.DDR_DDRC_CFG_MEM_BANKBITS_CFG_MEM_BANKBITS=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_CL_CFG_CL=32'h0000000C;
defparam I_MSS.DDR_DDRC_CFG_CWL_CFG_CWL=32'h0000000A;
defparam I_MSS.DDR_DDRC_CFG_NUM_RANKS_CFG_NUM_RANKS=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_ZQINIT_CAL_DURATION_CFG_ZQINIT_CAL_DURATION=32'h000002AB;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_L_DURATION_CFG_ZQ_CAL_L_DURATION=32'h00000156;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_S_DURATION_CFG_ZQ_CAL_S_DURATION=32'h00000056;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS0_CFG_ODT_RD_MAP_CS0=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS1_CFG_ODT_RD_MAP_CS1=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS0_CFG_ODT_WR_MAP_CS0=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS1_CFG_ODT_WR_MAP_CS1=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_RAS_CFG_RAS=32'h00000026;
defparam I_MSS.DDR_DDRC_CFG_RCD_CFG_RCD=32'h0000000C;
defparam I_MSS.DDR_DDRC_CFG_RRD_CFG_RRD=32'h00000007;
defparam I_MSS.DDR_DDRC_CFG_RP_CFG_RP=32'h0000000C;
defparam I_MSS.DDR_DDRC_CFG_RC_CFG_RC=32'h00000032;
defparam I_MSS.DDR_DDRC_CFG_FAW_CFG_FAW=32'h0000001B;
defparam I_MSS.DDR_DDRC_CFG_RFC_CFG_RFC=32'h00000076;
defparam I_MSS.DDR_DDRC_CFG_RTP_CFG_RTP=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_WR_CFG_WR=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_REF_PER_CFG_REF_PER=32'h0000207C;
defparam I_MSS.DDR_DDRC_CFG_STARTUP_DELAY_CFG_STARTUP_DELAY=32'h000000C8;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_PER_CFG_ZQ_CAL_PER=32'h00003F40;
defparam I_MSS.DDR_DDRC_CFG_WTR_CFG_WTR=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_MOD_CFG_MOD=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_XS_CFG_XS=32'h00000080;
defparam I_MSS.DDR_DDRC_CFG_XPR_CFG_XPR=32'h00000080;
defparam I_MSS.DDR_DDRC_CFG_MANUAL_ADDRESS_MAP_CFG_MANUAL_ADDRESS_MAP=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_LOOKAHEAD_PCH_CFG_LOOKAHEAD_PCH=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_LOOKAHEAD_ACT_CFG_LOOKAHEAD_ACT=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_AUTO_REF_EN_CFG_AUTO_REF_EN=32'h00000001;
defparam I_MSS.DDR_DDRC_PHY_PC_RANK_PHY_PC_RANK=32'h00000000;
defparam I_MSS.DDR_DDRC_PHY_RANKS_TO_TRAIN_PHY_RANKS_TO_TRAIN=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_RMW_EN_CFG_RMW_EN=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_ECC_CORRECTION_EN_CFG_ECC_CORRECTION_EN=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_ONLY_SRANK_CMDS_CFG_ONLY_SRANK_CMDS=32'h00000000;
defparam I_MSS.DDR_DDRC_INIT_RDIMM_COMPLETE_INIT_RDIMM_COMPLETE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DM_EN_CFG_DM_EN=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_AL_MODE_CFG_AL_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_BL_MODE_CFG_BL_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RTT_WR_CFG_RTT_WR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_SRT_CFG_SRT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ADDR_MIRROR_CFG_ADDR_MIRROR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_TYPE_CFG_ZQ_CAL_TYPE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_REGDIMM_CFG_REGDIMM=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_PASR_CFG_PASR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_BT_CFG_BT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DS_CFG_DS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RTT_CFG_RTT=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_BANKADDR_MAP_1_CFG_BANKADDR_MAP_1=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_NIBBLE_DEVICES_CFG_NIBBLE_DEVICES=32'h00000000;
defparam I_MSS.DDR_DDRC_CTRLR_SOFT_RESET_N_CTRLR_SOFT_RESET_N=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_WRITE_CFG_READ_TO_WRITE=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_WRITE_CFG_WRITE_TO_WRITE=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_READ_CFG_READ_TO_READ=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_READ_CFG_WRITE_TO_READ=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_WRITE_ODT_CFG_READ_TO_WRITE_ODT=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_WRITE_ODT_CFG_WRITE_TO_WRITE_ODT=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_READ_TO_READ_ODT_CFG_READ_TO_READ_ODT=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WRITE_TO_READ_ODT_CFG_WRITE_TO_READ_ODT=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_MIN_READ_IDLE_CFG_MIN_READ_IDLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_QOFF_CFG_QOFF=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DLL_DISABLE_CFG_DLL_DISABLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS2_CFG_ODT_RD_MAP_CS2=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS3_CFG_ODT_RD_MAP_CS3=32'h00000004;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS4_CFG_ODT_RD_MAP_CS4=32'h00000020;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS5_CFG_ODT_RD_MAP_CS5=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS6_CFG_ODT_RD_MAP_CS6=32'h00000080;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_MAP_CS7_CFG_ODT_RD_MAP_CS7=32'h00000040;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS2_CFG_ODT_WR_MAP_CS2=32'h00000004;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS3_CFG_ODT_WR_MAP_CS3=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS4_CFG_ODT_WR_MAP_CS4=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS5_CFG_ODT_WR_MAP_CS5=32'h00000020;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS6_CFG_ODT_WR_MAP_CS6=32'h00000040;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_MAP_CS7_CFG_ODT_WR_MAP_CS7=32'h00000080;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_TURN_ON_CFG_ODT_RD_TURN_ON=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_TURN_ON_CFG_ODT_WR_TURN_ON=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_RD_TURN_OFF_CFG_ODT_RD_TURN_OFF=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_WR_TURN_OFF_CFG_ODT_WR_TURN_OFF=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_EMR3_CFG_EMR3=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TWO_T_CFG_TWO_T=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TWO_T_SEL_CYCLE_CFG_TWO_T_SEL_CYCLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TDQS_CFG_TDQS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AUTO_SR_CFG_AUTO_SR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_AUTO_ZQ_CAL_EN_CFG_AUTO_ZQ_CAL_EN=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_MEMORY_TYPE_CFG_MEMORY_TYPE=32'h00000008;
defparam I_MSS.DDR_DDRC_CFG_QUAD_RANK_CFG_QUAD_RANK=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_EARLY_RANK_TO_WR_START_CFG_EARLY_RANK_TO_WR_START=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_EARLY_RANK_TO_RD_START_CFG_EARLY_RANK_TO_RD_START=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CAL_READ_PERIOD_CFG_CAL_READ_PERIOD=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_NUM_CAL_READS_CFG_NUM_CAL_READS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CTRLR_INIT_DISABLE_CFG_CTRLR_INIT_DISABLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RDIMM_LAT_CFG_RDIMM_LAT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CTRLUPD_TRIG_CFG_CTRLUPD_TRIG=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_CTRLUPD_START_DELAY_CFG_CTRLUPD_START_DELAY=32'h00000016;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_CTRLUPD_MAX_CFG_DFI_T_CTRLUPD_MAX=32'h000000C8;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_RDDATA_EN_CFG_DFI_T_RDDATA_EN=32'h00000011;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_PHY_WRLAT_CFG_DFI_T_PHY_WRLAT=32'h00000005;
defparam I_MSS.DDR_DDRC_PHY_DFI_INIT_START_PHY_DFI_INIT_START=32'h00000000;
defparam I_MSS.DDR_DDRC_PHY_RESET_CONTROL_PHY_RESET_CONTROL=32'h0000800D;
defparam I_MSS.DDR_DDRC_PHY_GATE_TRAIN_DELAY_PHY_GATE_TRAIN_DELAY=32'h0000001E;
defparam I_MSS.DDR_DDRC_PHY_EYE_TRAIN_DELAY_PHY_EYE_TRAIN_DELAY=32'h00000028;
defparam I_MSS.DDR_DDRC_PHY_TRAIN_STEP_ENABLE_PHY_TRAIN_STEP_ENABLE=32'h00000018;
defparam I_MSS.DDR_DDRC_PHY_INDPNDT_TRAINING_PHY_INDPNDT_TRAINING=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DQ_WIDTH_CFG_DQ_WIDTH=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CA_PARITY_ERR_STATUS_CFG_CA_PARITY_ERR_STATUS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_PARITY_RDIMM_DELAY_CFG_PARITY_RDIMM_DELAY=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_DFI_T_PHY_RDLAT_CFG_DFI_T_PHY_RDLAT=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_DATA_MASK_CFG_DATA_MASK=32'h00000004;
defparam I_MSS.DDR_MODEL_DATA_LANES_USED_DATA_LANES=3'h4;
defparam I_MSS.DDR_DDRC_CFG_CCD_S_CFG_CCD_S=32'h00000005;
defparam I_MSS.DDR_DDRC_CFG_CCD_L_CFG_CCD_L=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_RRD_S_CFG_RRD_S=32'h00000004;
defparam I_MSS.DDR_DDRC_CFG_RRD_L_CFG_RRD_L=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_S_CFG_WTR_S=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_L_CFG_WTR_L=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_S_CRC_DM_CFG_WTR_S_CRC_DM=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WTR_L_CRC_DM_CFG_WTR_L_CRC_DM=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_WR_CRC_DM_CFG_WR_CRC_DM=32'h00000006;
defparam I_MSS.DDR_DDRC_CFG_VREFDQ_TRN_VALUE_CFG_VREFDQ_TRN_VALUE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RFC1_CFG_RFC1=32'h00000036;
defparam I_MSS.DDR_DDRC_CFG_RFC2_CFG_RFC2=32'h00000036;
defparam I_MSS.DDR_DDRC_CFG_RFC4_CFG_RFC4=32'h00000036;
defparam I_MSS.DDR_DDRC_CFG_FINE_GRAN_REF_MODE_CFG_FINE_GRAN_REF_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RD_PREAMBLE_CFG_RD_PREAMBLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_SR_ABORT_CFG_SR_ABORT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_INT_VREF_MON_CFG_INT_VREF_MON=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TEMP_CTRL_REF_MODE_CFG_TEMP_CTRL_REF_MODE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_TEMP_CTRL_REF_RANGE_CFG_TEMP_CTRL_REF_RANGE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RTT_PARK_CFG_RTT_PARK=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODT_INBUF_4_PD_CFG_ODT_INBUF_4_PD=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CA_PARITY_LATENCY_CFG_CA_PARITY_LATENCY=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_VREFDQ_TRN_ENABLE_CFG_VREFDQ_TRN_ENABLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_VREFDQ_TRN_RANGE_CFG_VREFDQ_TRN_RANGE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_LP_ASR_CFG_LP_ASR=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_WR_PREAMBLE_CFG_WR_PREAMBLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RFC_DLR1_CFG_RFC_DLR1=32'h00000048;
defparam I_MSS.DDR_DDRC_CFG_RFC_DLR2_CFG_RFC_DLR2=32'h0000002C;
defparam I_MSS.DDR_DDRC_CFG_RFC_DLR4_CFG_RFC_DLR4=32'h00000020;
defparam I_MSS.DDR_DDRC_CFG_RRD_DLR_CFG_RRD_DLR=32'h00000004;
defparam I_MSS.DDR_DDRC_CFG_FAW_DLR_CFG_FAW_DLR=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_BG_INTERLEAVE_CFG_BG_INTERLEAVE=32'h00000001;
defparam I_MSS.DDR_DDRC_CFG_MRR_CFG_MRR=32'h00000002;
defparam I_MSS.DDR_DDRC_CFG_MRW_CFG_MRW=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_XP_CFG_XP=32'h00000003;
defparam I_MSS.DDR_DDRC_CFG_XSR_CFG_XSR=32'h00000024;
defparam I_MSS.DDR_DDRC_CFG_INIT_DURATION_CFG_INIT_DURATION=32'h000029B0;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_R_DURATION_CFG_ZQ_CAL_R_DURATION=32'h0000000B;
defparam I_MSS.DDR_DDRC_CFG_ODT_POWERDOWN_CFG_ODT_POWERDOWN=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_WL_CFG_WL=32'h00000009;
defparam I_MSS.DDR_DDRC_CFG_RL_CFG_RL=32'h0000000C;
defparam I_MSS.DDR_DDRC_CFG_BL_CFG_BL=32'h00000000;
defparam I_MSS.DDR_OPTIONS_TIP_CFG_PARAMS_ADDCMD_OFFSET=3'h0;
defparam I_MSS.DDR_DDRC_CFG_ZQLATCH_DURATION_CFG_ZQLATCH_DURATION=32'h00000030;
defparam I_MSS.DDR_DDRC_CFG_ZQ_CAL_DURATION_CFG_ZQ_CAL_DURATION=32'h00000640;
defparam I_MSS.DDR_DDRC_CFG_MRRI_CFG_MRRI=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_WR_POSTAMBLE_CFG_WR_POSTAMBLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_SOC_ODT_CFG_SOC_ODT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODTE_CK_CFG_ODTE_CK=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODTE_CS_CFG_ODTE_CS=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_ODTD_CA_CFG_ODTD_CA=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RD_PREAMB_TOGGLE_CFG_RD_PREAMB_TOGGLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_RD_POSTAMBLE_CFG_RD_POSTAMBLE=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_PU_CAL_CFG_PU_CAL=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_DQ_ODT_CFG_DQ_ODT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_CA_ODT_CFG_CA_ODT=32'h00000000;
defparam I_MSS.DDR_DDRC_CFG_MRD_CFG_MRD=32'h00000010;
defparam I_MSS.DDR_DDRC_CFG_LPDDR4_FSP_OP_CFG_LPDDR4_FSP_OP=32'h00000000;
defparam I_MSS.CLK_MSS_SYS_CLOCK_CONFIG_CR_DIVIDER_CPU=2'h0;
defparam I_MSS.CLK_MSS_SYS_CLOCK_CONFIG_CR_DIVIDER_AXI=2'h1;
defparam I_MSS.CLK_MSS_SYS_CLOCK_CONFIG_CR_DIVIDER_APB_AHB=2'h2;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL1_RFCLK0_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL1_RFCLK1_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL0_RFCLK0_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_PLL0_RFCLK1_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_PLL_CKMUX_CLK_IN_MAC_TSU_SEL=2'h1;
defparam I_MSS.SGMII_CLK_CNTL_REG_CLKMUX_PLL0_RFCLK0_SEL=2'h1;
defparam I_MSS.SGMII_CLK_CNTL_REG_CLKMUX_PLL0_RFCLK1_SEL=2'h1;
defparam I_MSS.CLK_MSS_CFM_MSSCLKMUX_MSSCLK_MUX_SEL=2'h3;
defparam I_MSS.CLK_MSS_CFM_MSSCLKMUX_CLK_STANDBY_SEL=1'b0;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK0_SEL=5'h08;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK1_SEL=5'h10;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK2_SEL=5'h00;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK3_SEL=5'h00;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK4_SEL=5'h00;
defparam I_MSS.CLK_MSS_CFM_BCLKMUX_BCLK5_SEL=5'h00;
defparam I_MSS.CLK_MSS_PLL_PLL_CTRL_REG_RFCLK_SEL=1'b0;
defparam I_MSS.CLK_SGMII_PLL_PLL_CTRL_REG_RFCLK_SEL=1'b0;
defparam I_MSS.CLK_DDR_PLL_PLL_CTRL_REG_RFCLK_SEL=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DDRMODE=3'h7;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_POWER_DOWN=1'b1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_CRC=1'b0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_ECC=1'b1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_BUS_WIDTH=3'h1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DMI_DBI=1'b1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_RANK=1'b1;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DQ_DRIVE=2'h0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_DQS_DRIVE=2'h0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_ADD_CMD_DRIVE=2'h0;
defparam I_MSS.DDR_MODEL_DDRPHY_MODE_CLOCK_OUT_DRIVE=2'h0;
defparam I_MSS.DDR_IOBANK_RPC_ODT_DQ_RPC_ODT_DQ=32'h00000004;
defparam I_MSS.DDR_IOBANK_RPC_ODT_DQS_RPC_ODT_DQS=32'h00000004;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_V=6'h1E;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_H=6'h3C;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_EN_V=1'b1;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VRGEN_EN_H=1'b1;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_MOVE_EN_V=1'b0;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_MOVE_EN_H=1'b0;
defparam I_MSS.DDR_IOBANK_DPC_BITS_DPC_VS=4'h5;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_DQ_RPC_ODT_STATIC_DQ=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_DQS_RPC_ODT_STATIC_DQS=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_ADDCMD_RPC_ODT_STATIC_ADDCMD=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_CLKP_RPC_ODT_STATIC_CLKP=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_ODT_STATIC_CLKN_RPC_ODT_STATIC_CLKN=32'h00000007;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_ADDCMD_RPC_IBUFMD_ADDCMD=32'h00000003;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_CLK_RPC_IBUFMD_CLK=32'h00000004;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_DQ_RPC_IBUFMD_DQ=32'h00000003;
defparam I_MSS.DDR_IOBANK_RPC_IBUFMD_DQS_RPC_IBUFMD_DQS=32'h00000004;
defparam I_MSS.DDR_IOBANK_RPC_SPARE0_DQ_RPC_SPARE0_DQ=32'h00000000;
defparam I_MSS.SGMII_SPARE_CNTL_REG_SPARE=32'h00000000;
defparam I_MSS.TRACE_CR_ULTRASOC_FABRIC=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_MSSIO_B2_LOCKDN_EN=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_MSSIO_B4_LOCKDN_EN=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_SGMII_IO_LOCKDN_EN=1'b0;
defparam I_MSS.MSS_IO_LOCKDOWN_CR_DDR_IO_LOCKDN_EN=1'b0;
defparam I_MSS.DLL0_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL0_CTRL0_PHASE_S=2'h3;
defparam I_MSS.DLL0_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL0_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL0_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL0_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL0_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL0_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL0_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.DLL0_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.DLL0_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL0_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL0_CTRL1_SET_ALU=8'h00;
defparam I_MSS.DLL0_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL0_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL0_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL0_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL0_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL0_STAT0_RESET=1'b0;
defparam I_MSS.DLL0_STAT0_BYPASS=1'b0;
defparam I_MSS.DLL0_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.DLL1_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL1_CTRL0_PHASE_S=2'h3;
defparam I_MSS.DLL1_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL1_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL1_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL1_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL1_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL1_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL1_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.DLL1_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.DLL1_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL1_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL1_CTRL1_SET_ALU=8'h00;
defparam I_MSS.DLL1_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL1_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL1_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL1_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL1_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL1_STAT0_RESET=1'b0;
defparam I_MSS.DLL1_STAT0_BYPASS=1'b0;
defparam I_MSS.DLL1_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.DLL2_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL2_CTRL0_PHASE_S=2'h3;
defparam I_MSS.DLL2_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL2_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL2_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL2_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL2_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL2_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL2_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.DLL2_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.DLL2_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL2_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL2_CTRL1_SET_ALU=8'h00;
defparam I_MSS.DLL2_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL2_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL2_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL2_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL2_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL2_STAT0_RESET=1'b0;
defparam I_MSS.DLL2_STAT0_BYPASS=1'b0;
defparam I_MSS.DLL2_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.DLL3_CTRL0_PHASE_P=2'h3;
defparam I_MSS.DLL3_CTRL0_PHASE_S=2'h3;
defparam I_MSS.DLL3_CTRL0_SEL_P=2'h0;
defparam I_MSS.DLL3_CTRL0_SEL_S=2'h0;
defparam I_MSS.DLL3_CTRL0_REF_SEL=1'b0;
defparam I_MSS.DLL3_CTRL0_FB_SEL=1'b0;
defparam I_MSS.DLL3_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.DLL3_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.DLL3_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.DLL3_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.DLL3_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.DLL3_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.DLL3_CTRL1_SET_ALU=8'h00;
defparam I_MSS.DLL3_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.DLL3_CTRL1_TEST_S=1'b0;
defparam I_MSS.DLL3_CTRL1_TEST_RING=1'b0;
defparam I_MSS.DLL3_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.DLL3_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.DLL3_STAT0_RESET=1'b0;
defparam I_MSS.DLL3_STAT0_BYPASS=1'b0;
defparam I_MSS.DLL3_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.CRYPTO_SOFT_RESET_PERIPH=1'b1;
defparam I_MSS.CRYPTO_DLL_CTRL0_PHASE_P=2'h3;
defparam I_MSS.CRYPTO_DLL_CTRL0_PHASE_S=2'h3;
defparam I_MSS.CRYPTO_DLL_CTRL0_SEL_P=2'h0;
defparam I_MSS.CRYPTO_DLL_CTRL0_SEL_S=2'h0;
defparam I_MSS.CRYPTO_DLL_CTRL0_REF_SEL=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_FB_SEL=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_DIV_SEL=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_ALU_UPD=2'h0;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_FRC=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_FLT=2'h1;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_HIGH=4'h8;
defparam I_MSS.CRYPTO_DLL_CTRL0_LOCK_LOW=4'h8;
defparam I_MSS.CRYPTO_DLL_CTRL1_SET_ALU=8'h00;
defparam I_MSS.CRYPTO_DLL_CTRL1_ADJ_DEL4=7'h00;
defparam I_MSS.CRYPTO_DLL_CTRL1_TEST_S=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL1_TEST_RING=1'b0;
defparam I_MSS.CRYPTO_DLL_CTRL1_INIT_CODE=6'h00;
defparam I_MSS.CRYPTO_DLL_CTRL1_RELOCK_FAST=1'b0;
defparam I_MSS.CRYPTO_DLL_STAT0_RESET=1'b0;
defparam I_MSS.CRYPTO_DLL_STAT0_BYPASS=1'b0;
defparam I_MSS.CRYPTO_DLL_STAT0_PHASE_MOVE_CLK=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_SCB_CONTROL=1'b0;
defparam I_MSS.CRYPTO_CONTROL_USER_RESET=1'b0;
defparam I_MSS.CRYPTO_CONTROL_USER_CLOCK_ENABLE=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_CLOCK_SELECT=2'h1;
defparam I_MSS.CRYPTO_CONTROL_USER_RAMS_ON=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_DLL_ON=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_RING_OSC_ON=1'b1;
defparam I_MSS.CRYPTO_CONTROL_USER_PURGE=1'b0;
defparam I_MSS.CRYPTO_CONTROL_USER_GO=1'b0;
defparam I_MSS.CRYPTO_INTERRUPT_ENABLE_COMPLETE=1'b0;
defparam I_MSS.CRYPTO_INTERRUPT_ENABLE_ALARM=1'b0;
defparam I_MSS.CRYPTO_INTERRUPT_ENABLE_BUSERROR=1'b0;
defparam I_MSS.CRYPTO_MARGIN_RAM=3'h0;
defparam I_MSS.CRYPTO_MARGIN_ROM=3'h0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MSS_barebones */

module PFSOC_INIT_MONITOR_C1_PFSOC_INIT_MONITOR_C1_0_PFSOC_INIT_MONITOR (
  PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE
)
;
output PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE ;
wire PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE ;
wire [11:0] RFU;
wire GND ;
wire VCC ;
wire CALIB_STATUS_0 ;
wire CALIB_INTERRUPT ;
wire CALIB_STATUS ;
wire CALIB_INTERRUPT_0 ;
wire FABRIC_POR_N ;
wire GPIO_ACTIVE ;
wire HSIO_ACTIVE ;
wire PCIE_INIT_DONE ;
wire SRAM_INIT_DONE ;
wire USRAM_INIT_DONE ;
// @8:64
  BANKCTRL_HSIO I_BCTRL_HSIO_0 (
	.CALIB_DIRECTION(GND),
	.CALIB_LOAD(VCC),
	.CALIB_LOCK(GND),
	.CALIB_MOVE_NCODE(GND),
	.CALIB_MOVE_PCODE(GND),
	.CALIB_START(GND),
	.CALIB_MOVE_SLEWR(GND),
	.CALIB_MOVE_SLEWF(GND),
	.CALIB_STATUS(CALIB_STATUS_0),
	.CALIB_INTERRUPT(CALIB_INTERRUPT)
);
defparam I_BCTRL_HSIO_0.CALIB_STATUS_SIMULATION_DELAY=1000;
defparam I_BCTRL_HSIO_0.BANK_NUMBER="bank0";
defparam I_BCTRL_HSIO_0.PC_REG_CALIB_START=1'b0;
defparam I_BCTRL_HSIO_0.PC_REG_CALIB_LOCK=1'b0;
defparam I_BCTRL_HSIO_0.PC_REG_CALIB_LOAD=1'b0;
// @8:55
  BANKCTRL_GPIO I_BCTRL_GPIO_1 (
	.CALIB_DIRECTION(GND),
	.CALIB_LOAD(VCC),
	.CALIB_LOCK(GND),
	.CALIB_MOVE_NCODE(GND),
	.CALIB_MOVE_PCODE(GND),
	.CALIB_START(GND),
	.CALIB_MOVE_DIFFR_PVT(GND),
	.CALIB_STATUS(CALIB_STATUS),
	.CALIB_INTERRUPT(CALIB_INTERRUPT_0)
);
defparam I_BCTRL_GPIO_1.CALIB_STATUS_SIMULATION_DELAY=1000;
defparam I_BCTRL_GPIO_1.BANK_NUMBER="bank1";
defparam I_BCTRL_GPIO_1.PC_REG_CALIB_START=1'b0;
defparam I_BCTRL_GPIO_1.PC_REG_CALIB_LOCK=1'b0;
defparam I_BCTRL_GPIO_1.PC_REG_CALIB_LOAD=1'b0;
// @8:44
  INIT I_INIT (
	.FABRIC_POR_N(FABRIC_POR_N),
	.GPIO_ACTIVE(GPIO_ACTIVE),
	.HSIO_ACTIVE(HSIO_ACTIVE),
	.PCIE_INIT_DONE(PCIE_INIT_DONE),
	.RFU(RFU[11:0]),
	.SRAM_INIT_DONE(SRAM_INIT_DONE),
	.UIC_INIT_DONE(PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE),
	.USRAM_INIT_DONE(USRAM_INIT_DONE)
);
defparam I_INIT.FABRIC_POR_N_SIMULATION_DELAY=1000;
defparam I_INIT.PCIE_INIT_DONE_SIMULATION_DELAY=4000;
defparam I_INIT.SRAM_INIT_DONE_SIMULATION_DELAY=6000;
defparam I_INIT.UIC_INIT_DONE_SIMULATION_DELAY=12000;
defparam I_INIT.USRAM_INIT_DONE_SIMULATION_DELAY=9000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PFSOC_INIT_MONITOR_C1_PFSOC_INIT_MONITOR_C1_0_PFSOC_INIT_MONITOR */

module PFSOC_INIT_MONITOR_C1 (
  PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE
)
;
output PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE ;
wire PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE ;
wire GND ;
wire VCC ;
// @9:186
  PFSOC_INIT_MONITOR_C1_PFSOC_INIT_MONITOR_C1_0_PFSOC_INIT_MONITOR PFSOC_INIT_MONITOR_C1_0 (
	.PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE(PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PFSOC_INIT_MONITOR_C1 */

module MPFS_eNVM_test (
  REFCLK,
  REFCLK_N,
  LED
)
;
input REFCLK ;
input REFCLK_N ;
output LED ;
wire REFCLK ;
wire REFCLK_N ;
wire LED ;
wire PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE ;
wire VCC ;
wire GND ;
wire LED_c ;
// @10:25
  OUTBUF LED_obuf (
	.PAD(LED),
	.D(LED_c)
);
// @10:43
  MSS_barebones MSS_barebones_0 (
	.LED_c(LED_c),
	.PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE(PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE),
	.REFCLK(REFCLK),
	.REFCLK_N(REFCLK_N)
);
// @10:54
  PFSOC_INIT_MONITOR_C1 PFSOC_INIT_MONITOR_C1_0 (
	.PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE(PFSOC_INIT_MONITOR_C1_0_DEVICE_INIT_DONE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MPFS_eNVM_test */

