### Constrained random test

### Functional coverage

Test plan <---> Functional coverage plan

#### 1. Covergroups, coverpoints, bins
```verilog
covergroup <covergroup name> <Sampling event>;
    coverpoint <coverpoint name>;
endgroup
```

```verilog
// module or class
bit [31:0] a;


covergroup a_cg @(posedge clk);
    a_cp: coverpoint a {
        bins b1 [4] = {[1:5]};  // |1|2|3|4, 5|
        bins b2     = {3};
        bins b2     = {0:$};    // $ - max value
    }
endgroup
```
```verilog

a_cg cg1;
a_cg cg2;

initial begin
    cg1 = new();
    cg2 = new();
end

// bins - (PA3DEJIbI)

```

if coverpoint doesn't have explicit bins, it is equal 64 by default
```verilog
covergroup a_cg
    a_cp: coverpoint a; //
endgroup
```

#### 
```verilog
covergroup a_cg
    a_cp: coverpoint a {
        bins b1 []  = {1, 2, 3};        // |1|2|3|
        bins b2 [2] = {1, 2, 3};        // |1|2,3|
        bins b3 [3] =  {[1:10], 5, 6};  // |1,2,3,4|5,6,7,8|9,10,5,6|
    }
endgroup
```

#### Transition bins
```verilog
    covergroup sum_cg @(posedge clk);
        a_cp: coverpoint a {
            bins b1 = (1 => 3);
            bins b2 = (1 => 3 => 4);
            bins b2 = (1 => 4);
        }
    endgroup
```
#### multiply transition bins
```verilog
    covergroup sum_cg @(posedge clk);
        a_cp: coverpoint a {
            bins b1 [] = (1,3 => 4);
            bins b2 [] = (3,4 => 5,6);
        }
    endgroup
```

#### seq, non-seq, go-to
```verilog
        a_cp: coverpoint a {
            bins b1 = (3 [ *2] => 1);       // 3 => 3 => 1
            bins b2 = (4 [ =2] => 1);       // 3 => ... => 3 => ... => 1
            bins b3 = (4 [->2] => 1 => 3);  // 3 => ... => 3 => 1
        }
    endgroup
```

#### ignore_bins
```verilog
    covergroup sum_cg @(posedge clk);
        a_cp: coverpoint a {
            bins b1 []  = {1, 2, 3};
            ignore_bins ignore = {2};
            // |1|3|
        }
    endgroup
```

#### wildcard bins

#### iff

#### Cross coverage

#### binsof, intersect, matches, with

#### logic operators &&, ||

#### options of cg types and handles

```verilog

    // Покрытие
    covergroup sum_cg @(posedge clk);
        a_cp: coverpoint a {
            bins b1 [5] = {[1:5]};
        }
        b_cp: coverpoint b {
            bins b1 [5] = {[1:5]};
        }
    endgroup

    covergroup sum_cg_2 @(posedge clk);
        a_cp: coverpoint a {
            bins b1 = {32'hFFFFFFFF};
        }
    endgroup

    sum_cg   cg;
    sum_cg_2 cg_2;
    sum_cg_2 cg_3;

    initial begin
        cg   = new();
        cg_2 = new();
        cg_3 = new();

        // Handle options
        cg.option.name = "cg";
        cg_2.option.name = "cg_2";
        cg_3.option.name = "cg_3";

        // Type options
        sum_cg::type_option.goal = 50;
        sum_cg_2::type_option.goal = 0;
    end
```

or

```verilog

    covergroup sum_cg_2 @(posedge clk);
        a_cp: coverpoint a {
            bins b1 = {32'hFFFFFFFF};
            option.goal = 0;
        }
        type_option.goal = 0;
    endgroup

```

#### methods  of cg (cp, cross)

```verilog
    covergroup sum_cg_2 @(posedge clk);
        a_cp: coverpoint a {
            option.auto_bin_max = 256;
        }
    endgroup

    sum_cg_2 cg_2;
    sum_cg_2 cg_3;

    initial begin
        cg_2 = new();
        cg_3 = new();
        cg_3.stop();
        repeat(5) @(posedge clk);
        $display("sum_cg_2: %.3f", sum_cg_2::get_coverage());
        $display("cg2.a_cp: %.3f", cg_2.a_cp.get_inst_coverage());
        $display("cg3.a_cp: %.3f", cg_3.a_cp.get_inst_coverage());
    end
```

#### sample() function
