/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Sun Apr 14 16:49:59 CEST 2024
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Wire<tUInt8> INST_epoch_port_0;
  MOD_Wire<tUInt8> INST_epoch_port_1;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_epoch_register;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt32> INST_pc_port_0;
  MOD_Wire<tUInt32> INST_pc_port_1;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_pc_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1690;
  tUWide DEF_toDmem_rv_port1__read____d1686;
  tUWide DEF_toImem_rv_port1__read____d1682;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d1477;
  tUInt8 DEF_rd_idx__h74497;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d1474;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d1471;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d1468;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d1465;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d1462;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d1459;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d1456;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d1453;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d1450;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d1447;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d1444;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d1441;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d1438;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d1435;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d1432;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d1429;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d1426;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d1423;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d1420;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d1417;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d1414;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d1411;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d1408;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d1405;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d1402;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d1399;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d1396;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d1393;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d1387;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d1390;
  tUInt8 DEF_d2e_first__017_BITS_188_TO_184___d1036;
  tUInt8 DEF_d2e_first__017_BIT_216___d1080;
  tUInt8 DEF_d2e_first__017_BIT_183_020_OR_NOT_d2e_first__0_ETC___d1024;
  tUInt32 DEF_d2e_first__017_BITS_111_TO_80_025_PLUS_IF_d2e__ETC___d1066;
  tUInt8 DEF_d2e_first__017_BIT_183___d1020;
  tUInt8 DEF_IF_epoch_readBeforeLaterWrites_0_read__013_AND_ETC___d1019;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ__ETC___d667;
  tUInt8 DEF_rd_idx__h44780;
  tUInt8 DEF_rs2_idx__h44779;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d669;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d651;
  tUInt8 DEF_IF_scoreboard_31_port_1_whas__13_THEN_scoreboa_ETC___d319;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d648;
  tUInt8 DEF_rs1_idx__h44778;
  tUInt8 DEF_IF_scoreboard_30_port_1_whas__03_THEN_scoreboa_ETC___d309;
  tUInt8 DEF_IF_scoreboard_29_port_1_whas__93_THEN_scoreboa_ETC___d299;
  tUInt8 DEF_IF_scoreboard_28_port_1_whas__83_THEN_scoreboa_ETC___d289;
  tUInt8 DEF_IF_scoreboard_27_port_1_whas__73_THEN_scoreboa_ETC___d279;
  tUInt8 DEF_IF_scoreboard_26_port_1_whas__63_THEN_scoreboa_ETC___d269;
  tUInt8 DEF_IF_scoreboard_25_port_1_whas__53_THEN_scoreboa_ETC___d259;
  tUInt8 DEF_IF_scoreboard_24_port_1_whas__43_THEN_scoreboa_ETC___d249;
  tUInt8 DEF_IF_scoreboard_23_port_1_whas__33_THEN_scoreboa_ETC___d239;
  tUInt8 DEF_IF_scoreboard_22_port_1_whas__23_THEN_scoreboa_ETC___d229;
  tUInt8 DEF_IF_scoreboard_21_port_1_whas__13_THEN_scoreboa_ETC___d219;
  tUInt8 DEF_IF_scoreboard_20_port_1_whas__03_THEN_scoreboa_ETC___d209;
  tUInt8 DEF_IF_scoreboard_19_port_1_whas__93_THEN_scoreboa_ETC___d199;
  tUInt8 DEF_IF_scoreboard_18_port_1_whas__83_THEN_scoreboa_ETC___d189;
  tUInt8 DEF_IF_scoreboard_17_port_1_whas__73_THEN_scoreboa_ETC___d179;
  tUInt8 DEF_IF_scoreboard_16_port_1_whas__63_THEN_scoreboa_ETC___d169;
  tUInt8 DEF_IF_scoreboard_15_port_1_whas__53_THEN_scoreboa_ETC___d159;
  tUInt8 DEF_IF_scoreboard_14_port_1_whas__43_THEN_scoreboa_ETC___d149;
  tUInt8 DEF_IF_scoreboard_13_port_1_whas__33_THEN_scoreboa_ETC___d139;
  tUInt8 DEF_IF_scoreboard_12_port_1_whas__23_THEN_scoreboa_ETC___d129;
  tUInt8 DEF_IF_scoreboard_11_port_1_whas__13_THEN_scoreboa_ETC___d119;
  tUInt8 DEF_IF_scoreboard_10_port_1_whas__03_THEN_scoreboa_ETC___d109;
  tUInt8 DEF_IF_scoreboard_9_port_1_whas__3_THEN_scoreboard_ETC___d99;
  tUInt8 DEF_IF_scoreboard_8_port_1_whas__3_THEN_scoreboard_ETC___d89;
  tUInt8 DEF_IF_scoreboard_7_port_1_whas__3_THEN_scoreboard_ETC___d79;
  tUInt8 DEF_IF_scoreboard_6_port_1_whas__3_THEN_scoreboard_ETC___d69;
  tUInt8 DEF_IF_scoreboard_5_port_1_whas__3_THEN_scoreboard_ETC___d59;
  tUInt8 DEF_IF_scoreboard_4_port_1_whas__3_THEN_scoreboard_ETC___d49;
  tUInt8 DEF_IF_scoreboard_3_port_1_whas__3_THEN_scoreboard_ETC___d39;
  tUInt8 DEF_IF_scoreboard_2_port_1_whas__3_THEN_scoreboard_ETC___d29;
  tUInt8 DEF_IF_scoreboard_1_port_1_whas__3_THEN_scoreboard_ETC___d19;
  tUWide DEF_d2e_first____d1017;
  tUWide DEF_e2w_first____d1348;
  tUWide DEF_fromMMIO_rv_port1__read____d1360;
  tUWide DEF_fromMMIO_rv_port0__read____d1692;
  tUWide DEF_toMMIO_rv_port0__read____d1072;
  tUWide DEF_fromDmem_rv_port1__read____d1362;
  tUWide DEF_fromDmem_rv_port0__read____d1688;
  tUWide DEF_toDmem_rv_port0__read____d1075;
  tUWide DEF_fromImem_rv_port1__read____d579;
  tUWide DEF_fromImem_rv_port0__read____d1684;
  tUWide DEF_toImem_rv_port0__read____d562;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d1370;
  tUInt8 DEF_currentVal__h70549;
  tUInt8 DEF_scoreboard_31_register__h24588;
  tUInt8 DEF_scoreboard_30_register__h23898;
  tUInt8 DEF_scoreboard_29_register__h23208;
  tUInt8 DEF_scoreboard_28_register__h22518;
  tUInt8 DEF_scoreboard_27_register__h21828;
  tUInt8 DEF_scoreboard_26_register__h21138;
  tUInt8 DEF_scoreboard_25_register__h20448;
  tUInt8 DEF_scoreboard_24_register__h19758;
  tUInt8 DEF_scoreboard_23_register__h19068;
  tUInt8 DEF_scoreboard_22_register__h18378;
  tUInt8 DEF_scoreboard_21_register__h17688;
  tUInt8 DEF_scoreboard_20_register__h16998;
  tUInt8 DEF_scoreboard_19_register__h16308;
  tUInt8 DEF_scoreboard_18_register__h15618;
  tUInt8 DEF_scoreboard_17_register__h14928;
  tUInt8 DEF_scoreboard_16_register__h14238;
  tUInt8 DEF_scoreboard_15_register__h13548;
  tUInt8 DEF_scoreboard_14_register__h12858;
  tUInt8 DEF_scoreboard_13_register__h12168;
  tUInt8 DEF_scoreboard_12_register__h11478;
  tUInt8 DEF_scoreboard_11_register__h10788;
  tUInt8 DEF_scoreboard_10_register__h10098;
  tUInt8 DEF_scoreboard_9_register__h9408;
  tUInt8 DEF_scoreboard_8_register__h8718;
  tUInt8 DEF_scoreboard_7_register__h8028;
  tUInt8 DEF_scoreboard_6_register__h7338;
  tUInt8 DEF_scoreboard_5_register__h6648;
  tUInt8 DEF_scoreboard_4_register__h5958;
  tUInt8 DEF_scoreboard_3_register__h5268;
  tUInt8 DEF_scoreboard_2_register__h4578;
  tUInt8 DEF_scoreboard_1_register__h3888;
  tUInt8 DEF_scoreboard_0_register__h3198;
  tUInt8 DEF_starting__h43319;
  tUInt32 DEF_d2e_first__017_BITS_111_TO_80___d1025;
  tUInt32 DEF_d2e_first__017_BITS_111_TO_80_025_PLUS_IF_d2e__ETC___d1065;
  tUInt32 DEF_x__h68409;
  tUInt8 DEF_x__h54894;
  tUInt8 DEF_e2w_first__348_BITS_125_TO_123___d1373;
  tUInt8 DEF_d2e_first__017_BIT_212___d1026;
  tUInt8 DEF_d2e_first__017_BIT_208___d1041;
  tUInt8 DEF_y__h68115;
  tUInt8 DEF_e2w_first__348_BIT_120___d1354;
  tUInt8 DEF_e2w_first__348_BIT_84___d1366;
  tUInt8 DEF_e2w_first__348_BIT_54___d1349;
  tUInt8 DEF_e2w_first__348_BIT_53___d1356;
  tUInt8 DEF_IF_scoreboard_0_readBeforeLaterWrites_2_read___ETC___d583;
  tUInt8 DEF_IF_scoreboard_1_readBeforeLaterWrites_2_read___ETC___d585;
  tUInt8 DEF_IF_scoreboard_2_readBeforeLaterWrites_2_read___ETC___d587;
  tUInt8 DEF_IF_scoreboard_3_readBeforeLaterWrites_2_read___ETC___d589;
  tUInt8 DEF_IF_scoreboard_4_readBeforeLaterWrites_2_read___ETC___d591;
  tUInt8 DEF_IF_scoreboard_5_readBeforeLaterWrites_2_read___ETC___d593;
  tUInt8 DEF_IF_scoreboard_6_readBeforeLaterWrites_2_read___ETC___d595;
  tUInt8 DEF_IF_scoreboard_7_readBeforeLaterWrites_2_read___ETC___d597;
  tUInt8 DEF_IF_scoreboard_8_readBeforeLaterWrites_2_read___ETC___d599;
  tUInt8 DEF_IF_scoreboard_9_readBeforeLaterWrites_2_read___ETC___d601;
  tUInt8 DEF_IF_scoreboard_10_readBeforeLaterWrites_2_read__ETC___d603;
  tUInt8 DEF_IF_scoreboard_11_readBeforeLaterWrites_2_read__ETC___d605;
  tUInt8 DEF_IF_scoreboard_12_readBeforeLaterWrites_2_read__ETC___d607;
  tUInt8 DEF_IF_scoreboard_13_readBeforeLaterWrites_2_read__ETC___d609;
  tUInt8 DEF_IF_scoreboard_14_readBeforeLaterWrites_2_read__ETC___d611;
  tUInt8 DEF_IF_scoreboard_15_readBeforeLaterWrites_2_read__ETC___d613;
  tUInt8 DEF_IF_scoreboard_16_readBeforeLaterWrites_2_read__ETC___d615;
  tUInt8 DEF_IF_scoreboard_17_readBeforeLaterWrites_2_read__ETC___d617;
  tUInt8 DEF_IF_scoreboard_18_readBeforeLaterWrites_2_read__ETC___d619;
  tUInt8 DEF_IF_scoreboard_19_readBeforeLaterWrites_2_read__ETC___d621;
  tUInt8 DEF_IF_scoreboard_20_readBeforeLaterWrites_2_read__ETC___d623;
  tUInt8 DEF_IF_scoreboard_21_readBeforeLaterWrites_2_read__ETC___d625;
  tUInt8 DEF_IF_scoreboard_22_readBeforeLaterWrites_2_read__ETC___d627;
  tUInt8 DEF_IF_scoreboard_23_readBeforeLaterWrites_2_read__ETC___d629;
  tUInt8 DEF_IF_scoreboard_24_readBeforeLaterWrites_2_read__ETC___d631;
  tUInt8 DEF_IF_scoreboard_25_readBeforeLaterWrites_2_read__ETC___d633;
  tUInt8 DEF_IF_scoreboard_26_readBeforeLaterWrites_2_read__ETC___d635;
  tUInt8 DEF_IF_scoreboard_27_readBeforeLaterWrites_2_read__ETC___d637;
  tUInt8 DEF_IF_scoreboard_28_readBeforeLaterWrites_2_read__ETC___d639;
  tUInt8 DEF_IF_scoreboard_29_readBeforeLaterWrites_2_read__ETC___d641;
  tUInt8 DEF_IF_scoreboard_30_readBeforeLaterWrites_2_read__ETC___d643;
  tUInt8 DEF_IF_scoreboard_31_readBeforeLaterWrites_2_read__ETC___d645;
  tUInt32 DEF_imm__h68208;
  tUInt8 DEF_IF_d2e_first__017_BIT_212_026_THEN_d2e_first___ETC___d1028;
  tUInt8 DEF_x__h68114;
  tUInt8 DEF_IF_scoreboard_0_port_1_whas_THEN_scoreboard_0__ETC___d9;
  tUInt8 DEF_IF_scoreboard_31_port_0_whas__15_THEN_scoreboa_ETC___d318;
  tUInt8 DEF_IF_scoreboard_30_port_0_whas__05_THEN_scoreboa_ETC___d308;
  tUInt8 DEF_IF_scoreboard_29_port_0_whas__95_THEN_scoreboa_ETC___d298;
  tUInt8 DEF_IF_scoreboard_28_port_0_whas__85_THEN_scoreboa_ETC___d288;
  tUInt8 DEF_IF_scoreboard_27_port_0_whas__75_THEN_scoreboa_ETC___d278;
  tUInt8 DEF_IF_scoreboard_26_port_0_whas__65_THEN_scoreboa_ETC___d268;
  tUInt8 DEF_IF_scoreboard_25_port_0_whas__55_THEN_scoreboa_ETC___d258;
  tUInt8 DEF_IF_scoreboard_24_port_0_whas__45_THEN_scoreboa_ETC___d248;
  tUInt8 DEF_IF_scoreboard_23_port_0_whas__35_THEN_scoreboa_ETC___d238;
  tUInt8 DEF_IF_scoreboard_22_port_0_whas__25_THEN_scoreboa_ETC___d228;
  tUInt8 DEF_IF_scoreboard_21_port_0_whas__15_THEN_scoreboa_ETC___d218;
  tUInt8 DEF_IF_scoreboard_20_port_0_whas__05_THEN_scoreboa_ETC___d208;
  tUInt8 DEF_IF_scoreboard_19_port_0_whas__95_THEN_scoreboa_ETC___d198;
  tUInt8 DEF_IF_scoreboard_18_port_0_whas__85_THEN_scoreboa_ETC___d188;
  tUInt8 DEF_IF_scoreboard_17_port_0_whas__75_THEN_scoreboa_ETC___d178;
  tUInt8 DEF_IF_scoreboard_16_port_0_whas__65_THEN_scoreboa_ETC___d168;
  tUInt8 DEF_IF_scoreboard_15_port_0_whas__55_THEN_scoreboa_ETC___d158;
  tUInt8 DEF_IF_scoreboard_14_port_0_whas__45_THEN_scoreboa_ETC___d148;
  tUInt8 DEF_IF_scoreboard_13_port_0_whas__35_THEN_scoreboa_ETC___d138;
  tUInt8 DEF_IF_scoreboard_12_port_0_whas__25_THEN_scoreboa_ETC___d128;
  tUInt8 DEF_IF_scoreboard_11_port_0_whas__15_THEN_scoreboa_ETC___d118;
  tUInt8 DEF_IF_scoreboard_10_port_0_whas__05_THEN_scoreboa_ETC___d108;
  tUInt8 DEF_IF_scoreboard_9_port_0_whas__5_THEN_scoreboard_ETC___d98;
  tUInt8 DEF_IF_scoreboard_8_port_0_whas__5_THEN_scoreboard_ETC___d88;
  tUInt8 DEF_IF_scoreboard_7_port_0_whas__5_THEN_scoreboard_ETC___d78;
  tUInt8 DEF_IF_scoreboard_6_port_0_whas__5_THEN_scoreboard_ETC___d68;
  tUInt8 DEF_IF_scoreboard_5_port_0_whas__5_THEN_scoreboard_ETC___d58;
  tUInt8 DEF_IF_scoreboard_4_port_0_whas__5_THEN_scoreboard_ETC___d48;
  tUInt8 DEF_IF_scoreboard_3_port_0_whas__5_THEN_scoreboard_ETC___d38;
  tUInt8 DEF_IF_scoreboard_2_port_0_whas__5_THEN_scoreboard_ETC___d28;
  tUInt8 DEF_IF_scoreboard_1_port_0_whas__5_THEN_scoreboard_ETC___d18;
  tUInt8 DEF_IF_scoreboard_0_port_0_whas_THEN_scoreboard_0__ETC___d8;
  tUInt8 DEF_e2w_first__348_BITS_59_TO_55_368_EQ_0___d1369;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ__ETC___d656;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ__ETC___d659;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ__ETC___d655;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ__ETC___d658;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ__ETC___d661;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ__ETC___d660;
  tUInt8 DEF_fromImem_rv_port1__read__79_BITS_6_TO_2_54_EQ_0b0___d657;
  tUInt8 DEF_e2w_first__348_BITS_52_TO_51_350_EQ_0b0___d1351;
  tUInt8 DEF_d2e_first__017_BITS_181_TO_180_021_EQ_0b0___d1022;
  tUInt8 DEF_NOT_e2w_first__348_BIT_120_354___d1355;
  tUInt32 DEF_x__h68690;
  tUInt32 DEF_x__h68527;
  tUInt32 DEF_x__h68457;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d560;
  tUInt32 DEF_signed_0___d575;
  tUWide DEF_f2d_first____d678;
  tUInt32 DEF_currentVal__h74852;
  tUInt32 DEF_x_wget__h42409;
  tUInt32 DEF_currentVal__h74847;
  tUInt32 DEF_x_wget__h41912;
  tUInt32 DEF_currentVal__h74842;
  tUInt32 DEF_x_wget__h41415;
  tUInt32 DEF_currentVal__h74837;
  tUInt32 DEF_x_wget__h40918;
  tUInt32 DEF_currentVal__h74832;
  tUInt32 DEF_x_wget__h40421;
  tUInt32 DEF_currentVal__h74827;
  tUInt32 DEF_x_wget__h39924;
  tUInt32 DEF_currentVal__h74822;
  tUInt32 DEF_x_wget__h39427;
  tUInt32 DEF_currentVal__h74817;
  tUInt32 DEF_x_wget__h38930;
  tUInt32 DEF_currentVal__h74812;
  tUInt32 DEF_x_wget__h38433;
  tUInt32 DEF_currentVal__h74807;
  tUInt32 DEF_x_wget__h37936;
  tUInt32 DEF_currentVal__h74802;
  tUInt32 DEF_x_wget__h37439;
  tUInt32 DEF_currentVal__h74797;
  tUInt32 DEF_x_wget__h36942;
  tUInt32 DEF_currentVal__h74792;
  tUInt32 DEF_x_wget__h36445;
  tUInt32 DEF_currentVal__h74787;
  tUInt32 DEF_x_wget__h35948;
  tUInt32 DEF_currentVal__h74782;
  tUInt32 DEF_x_wget__h35451;
  tUInt32 DEF_currentVal__h74777;
  tUInt32 DEF_x_wget__h34954;
  tUInt32 DEF_currentVal__h74772;
  tUInt32 DEF_x_wget__h34457;
  tUInt32 DEF_currentVal__h74767;
  tUInt32 DEF_x_wget__h33960;
  tUInt32 DEF_currentVal__h74762;
  tUInt32 DEF_x_wget__h33463;
  tUInt32 DEF_currentVal__h74757;
  tUInt32 DEF_x_wget__h32966;
  tUInt32 DEF_currentVal__h74752;
  tUInt32 DEF_x_wget__h32469;
  tUInt32 DEF_currentVal__h74747;
  tUInt32 DEF_x_wget__h31972;
  tUInt32 DEF_currentVal__h74742;
  tUInt32 DEF_x_wget__h31475;
  tUInt32 DEF_currentVal__h74737;
  tUInt32 DEF_x_wget__h30978;
  tUInt32 DEF_currentVal__h74732;
  tUInt32 DEF_x_wget__h30481;
  tUInt32 DEF_currentVal__h74727;
  tUInt32 DEF_x_wget__h29984;
  tUInt32 DEF_currentVal__h74722;
  tUInt32 DEF_x_wget__h29487;
  tUInt32 DEF_currentVal__h74717;
  tUInt32 DEF_x_wget__h28990;
  tUInt32 DEF_currentVal__h74712;
  tUInt32 DEF_x_wget__h28493;
  tUInt32 DEF_currentVal__h74707;
  tUInt32 DEF_x_wget__h27996;
  tUInt32 DEF_currentVal__h74702;
  tUInt32 DEF_x_wget__h27499;
  tUInt32 DEF_currentVal__h74697;
  tUInt32 DEF_currentVal__h70810;
  tUInt32 DEF_x_wget__h25522;
  tUInt32 DEF_lfh___d561;
  tUInt8 DEF_x_wget__h24915;
  tUWide DEF_f2d_first__78_BITS_112_TO_48___d938;
  tUInt32 DEF_def__h42714;
  tUInt32 DEF_def__h42217;
  tUInt32 DEF_def__h41720;
  tUInt32 DEF_def__h41223;
  tUInt32 DEF_def__h40726;
  tUInt32 DEF_def__h40229;
  tUInt32 DEF_def__h39732;
  tUInt32 DEF_def__h39235;
  tUInt32 DEF_def__h38738;
  tUInt32 DEF_def__h38241;
  tUInt32 DEF_def__h37744;
  tUInt32 DEF_def__h37247;
  tUInt32 DEF_def__h36750;
  tUInt32 DEF_def__h36253;
  tUInt32 DEF_def__h35756;
  tUInt32 DEF_def__h35259;
  tUInt32 DEF_def__h34762;
  tUInt32 DEF_def__h34265;
  tUInt32 DEF_def__h33768;
  tUInt32 DEF_def__h33271;
  tUInt32 DEF_def__h32774;
  tUInt32 DEF_def__h32277;
  tUInt32 DEF_def__h31780;
  tUInt32 DEF_def__h31283;
  tUInt32 DEF_def__h30786;
  tUInt32 DEF_def__h30289;
  tUInt32 DEF_def__h29792;
  tUInt32 DEF_def__h29295;
  tUInt32 DEF_def__h28798;
  tUInt32 DEF_def__h28301;
  tUInt32 DEF_def__h27804;
  tUInt32 DEF_def__h25832;
  tUInt8 DEF_def__h25227;
  tUWide DEF_IF_fromImem_rv_port1__read__79_BITS_6_TO_0_30__ETC___d1010;
  tUWide DEF_IF_fromImem_rv_port1__read__79_BITS_19_TO_15_4_ETC___d1009;
  tUWide DEF_NOT_d2e_first__017_BIT_183_020_092_AND_d2e_fir_ETC___d1215;
  tUWide DEF_d2e_first__017_BITS_216_TO_177_213_CONCAT_d2e__ETC___d1214;
  tUWide DEF_IF_pc_port_0_whas__30_THEN_pc_port_0_wget__31__ETC___d578;
  tUWide DEF__16_CONCAT_IF_pc_port_0_whas__30_THEN_pc_port_0_ETC___d576;
  tUWide DEF__1_CONCAT_IF_d2e_first__017_BIT_182_096_THEN_IF_ETC___d1114;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1691;
  tUWide DEF__1_CONCAT_getDResp_a___d1687;
  tUWide DEF__1_CONCAT_getIResp_a___d1683;
  tUWide DEF__0_CONCAT_DONTCARE___d1011;
 
 /* Rules */
 public:
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_epoch_canonicalize();
  void RL_pc_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
