verilog xil_defaultlib --include "E:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_A_0/hdl/line_buffer/hdl" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_A_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_A_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_A_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_B_0/hdl/line_buffer/hdl" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_B_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_B_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_B_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_A_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_A_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_A_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_B_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_B_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_B_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../Pcam_base.gen/sources_1/bd/system/ipshared/0691/hdl" --include "../../../../Pcam_base.gen/sources_1/bd/system/ipshared/30ef" --include "../../../../Pcam_base.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Pcam_base.gen/sources_1/bd/system/ipshared/aed8/hdl" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_video_scaler_a_0/drivers/video_scaler_v1_0/src" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_video_scaler_b_0/drivers/video_scaler_v1_0/src" --include "../../../../Pcam_base.gen/sources_1/bd/system/ip/system_incrust_0_0/drivers/incrust_v1_1/src" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_A_0/hdl/line_buffer/sim/line_buffer.v" \
"../../../bd/system/ip/system_MIPI_CSI_2_RX_A_0/hdl/cdc_fifo/sim/cdc_fifo.v" \
"../../../bd/system/ip/system_cama_gpio_dir_0/sim/system_cama_gpio_dir_0.v" \
"../../../bd/system/ip/system_cama_gpio_oen_0/sim/system_cama_gpio_oen_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconcat_1_0/sim/system_xlconcat_1_0.v" \
"../../../bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_1/sim/system_v_axi4s_vid_out_0_1.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_xlconstant_1_1/sim/system_xlconstant_1_1.v" \
"../../../bd/system/ip/system_hsize_0/sim/system_hsize_0.v" \
"../../../bd/system/ip/system_vsize_0/sim/system_vsize_0.v" \
"../../../bd/system/ip/system_xbar_4/sim/system_xbar_4.v" \
"../../../bd/system/ip/system_xbar_5/sim/system_xbar_5.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_s00_regslice_0/sim/system_s00_regslice_0.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \
"../../../bd/system/ip/system_auto_cc_1/sim/system_auto_cc_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
