// Seed: 279438155
module module_0 (
    input tri id_0,
    output uwire id_1
    , id_12, id_13,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10
    , id_14
);
  wire id_15;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    input  wor  id_2,
    output tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    input  tri0 id_6,
    input  tri  id_7,
    input  tri0 id_8
);
  assign id_5 = 1 ? id_6 : -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_3,
      id_8,
      id_3,
      id_6,
      id_1,
      id_0,
      id_2,
      id_8
  );
endmodule
