INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:27:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 buffer12/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.398ns (21.531%)  route 5.095ns (78.469%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3008, unset)         0.508     0.508    buffer12/clk
                         FDRE                                         r  buffer12/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer12/dataReg_reg[3]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer12/control/dataReg_reg[4][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 r  buffer12/control/outs[4]_i_3__2/O
                         net (fo=2, unplaced)         0.716     1.992    buffer12/control/outs[4]_i_3__2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.035 r  buffer12/control/outputValid_i_2__8/O
                         net (fo=38, unplaced)        0.297     2.332    buffer25/control/outs_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.375 r  buffer25/control/fullReg_i_7__8/O
                         net (fo=3, unplaced)         0.240     2.615    control_merge5/tehb/control/fullReg_reg_12
                         LUT6 (Prop_lut6_I3_O)        0.043     2.658 r  control_merge5/tehb/control/fullReg_i_4__17/O
                         net (fo=8, unplaced)         0.282     2.940    control_merge5/tehb/control/fullReg_reg_5
                         LUT2 (Prop_lut2_I0_O)        0.043     2.983 r  control_merge5/tehb/control/transmitValue_i_2__61/O
                         net (fo=13, unplaced)        0.294     3.277    control_merge6/tehb/control/transmitValue_reg_29
                         LUT6 (Prop_lut6_I2_O)        0.043     3.320 r  control_merge6/tehb/control/fullReg_i_4__12/O
                         net (fo=17, unplaced)        0.300     3.620    control_merge6/tehb/control/control_merge6_index
                         LUT4 (Prop_lut4_I3_O)        0.043     3.663 f  control_merge6/tehb/control/dataReg[4]_i_3__5/O
                         net (fo=10, unplaced)        0.420     4.083    control_merge6/tehb/control/transmitValue_reg_15
                         LUT6 (Prop_lut6_I1_O)        0.043     4.126 f  control_merge6/tehb/control/transmitValue_i_2__52/O
                         net (fo=18, unplaced)        0.301     4.427    fork30/control/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I4_O)        0.043     4.470 r  fork30/control/generateBlocks[1].regblock/transmitValue_i_2__51/O
                         net (fo=5, unplaced)         0.272     4.742    control_merge6/tehb/control/fullReg_reg_24
                         LUT3 (Prop_lut3_I1_O)        0.047     4.789 f  control_merge6/tehb/control/fullReg_i_2__18/O
                         net (fo=36, unplaced)        0.318     5.107    lsq2/handshake_lsq_lsq2_core/dataReg_reg[6]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.150 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q[6]_i_4/O
                         net (fo=3, unplaced)         0.477     5.627    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.872 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     5.879    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.929 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.929    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.979 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     5.979    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     6.133 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_8/O[3]
                         net (fo=2, unplaced)         0.467     6.600    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[15]
                         LUT6 (Prop_lut6_I5_O)        0.120     6.720 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=7, unplaced)         0.281     7.001    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=3008, unset)         0.483    12.683    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.455    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -7.001    
  -------------------------------------------------------------------
                         slack                                  5.454    




