<div id="pf31" class="pf w0 h0" data-page-no="31"><div class="pc pc31 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg31.png"/><div class="c x2a y291 w5 h18"><div class="t m0 x7b h19 y292 ff2 fsa fc0 sc0 ls0 ws0">ARM Cortex-M0+</div><div class="t m0 x83 h19 y293 ff2 fsa fc0 sc0 ls0">Core</div><div class="t m0 x81 h1a y294 ff2 fsb fc0 sc0 ls0 ws1a7">Debug Interrupts</div><div class="t m0 x84 h1a y295 ff2 fsb fc0 sc0 ls0">Crossbar</div><div class="t m0 x85 h1a y296 ff2 fsb fc0 sc0 ls0">switch</div></div><div class="t m0 x86 h9 y297 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-1. Core configuration</div><div class="t m0 x3b h9 y298 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-3.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y299 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y29a ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _4a"> </span>ARM Cortex-M0+ core,</div><div class="t m0 x2f h7 y29b ff2 fs4 fc0 sc0 ls0">r0p0</div><div class="t m0 x87 h7 y29a ff2 fs4 fc1 sc0 ls0 ws0">ARM Cortex-M0+ Technical Reference Manual, r0p0</div><div class="t m0 x4b h7 y29c ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x39 h7 y29d ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y29e ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x89 h7 y29f ff2 fs4 fc0 sc0 ls0">System/instruction/data</div><div class="t m0 x3a h7 y2a0 ff2 fs4 fc0 sc0 ls0 ws0">bus module</div><div class="t m0 x4c h7 y29f ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch<span class="_ _6c"> </span><span class="fc1">Crossbar switch</span></div><div class="t m0 x2 h7 y2a1 ff2 fs4 fc0 sc0 ls0 ws0">Debug<span class="_ _4e"> </span>Serial Wire Debug</div><div class="t m0 x24 h7 y2a2 ff2 fs4 fc0 sc0 ls0">(SWD)</div><div class="t m0 x8a h7 y2a1 ff2 fs4 fc1 sc0 ls0">Debug</div><div class="t m0 x8b h7 y2a3 ff2 fs4 fc0 sc0 ls0 ws0">Interrupts<span class="_ _6d"> </span>Nested Vectored</div><div class="t m0 x8c h7 y2a4 ff2 fs4 fc0 sc0 ls0 ws0">Interrupt Controller</div><div class="t m0 x24 h7 y2a5 ff2 fs4 fc0 sc0 ls0">(NVIC)</div><div class="t m0 x82 h7 y2a3 ff2 fs4 fc1 sc0 ls0">NVIC</div><div class="t m0 x8d h7 y2a6 ff2 fs4 fc0 sc0 ls0 ws0">Miscellaneous Control</div><div class="t m0 x3 h7 y2a7 ff2 fs4 fc0 sc0 ls0 ws0">Module (MCM)</div><div class="t m0 x82 h7 y2a6 ff2 fs4 fc1 sc0 ls0">MCM</div><div class="t m0 x9 h1b y2a8 ff1 fsc fc0 sc0 ls0 ws0">3.3.1.1<span class="_ _b"> </span>ARM Cortex M0+ Core</div><div class="t m0 x9 hf y2a9 ff3 fs5 fc0 sc0 ls0 ws0">The ARM Cortex M0+ parameter settings are as follows:</div><div class="t m0 x67 h9 y2aa ff1 fs2 fc0 sc0 ls0 ws0">Table 3-4.<span class="_ _1a"> </span>Table 3. ARM Cortex-M0+ parameter settings</div><div class="t m0 x8e h10 y2ab ff1 fs4 fc0 sc0 ls0 ws0">Parameter<span class="_ _6e"> </span>Verilog Name<span class="_ _6f"> </span>Value<span class="_ _70"> </span>Description</div><div class="t m0 x3a h7 y2ac ff2 fs4 fc0 sc0 ls0 ws0">Arch Clock Gating<span class="_ _35"> </span>ACG<span class="_ _1c"> </span>1 = Present<span class="_ _36"> </span>Implements architectural clock</div><div class="t m0 x8f h7 y2ad ff2 fs4 fc0 sc0 ls0">gating</div><div class="t m0 x52 h7 y2ae ff2 fs4 fc0 sc0 ls0 ws0">DAP Slave Port Support<span class="_ _71"> </span>AHBSLV<span class="_ _72"> </span>1<span class="_ _73"> </span>Support any AHB debug</div><div class="t m0 x6e h7 y2af ff2 fs4 fc0 sc0 ls0 ws0">access port (like the CM4</div><div class="t m0 x90 h7 y2b0 ff2 fs4 fc0 sc0 ls0">DAP)</div><div class="t m0 x91 h7 y2b1 ff2 fs4 fc0 sc0 ls0 ws0">DAP ROM Table Base<span class="_ _5d"> </span>BASEADDR<span class="_ _22"> </span>0xF000_2003<span class="_ _36"> </span>Base address for DAP ROM</div><div class="t m0 x90 h7 y2b2 ff2 fs4 fc0 sc0 ls0">table</div><div class="t m0 x1b h7 y2b3 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>49</div><a class="l" href="http://www.arm.com"><div class="d m1" style="border-style:none;position:absolute;left:301.892000px;bottom:500.400000px;width:209.817000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:473.900000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:458.400000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:442.900000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3d" data-dest-detail='[61,"XYZ",null,622.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.796000px;bottom:427.400000px;width:64.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf97" data-dest-detail='[151,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:393.543000px;bottom:400.900000px;width:26.514000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf33" data-dest-detail='[51,"XYZ",null,333.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.049000px;bottom:374.400000px;width:21.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3c" data-dest-detail='[60,"XYZ",null,400.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.054000px;bottom:336.900000px;width:21.492000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
