Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: headi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "headi.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "headi"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : headi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/RS.vhd" in Library work.
Architecture rs_a of Entity rs is up to date.
Compiling vhdl file "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/impulsator.vhd" in Library work.
Architecture impuls_a of Entity impuls is up to date.
Compiling vhdl file "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/SPI.vhd" in Library work.
Architecture daccom_a of Entity daccom is up to date.
Compiling vhdl file "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/head.vhd" in Library work.
Entity <headi> compiled.
Entity <headi> (Architecture <headi_a>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <headi> in library <work> (architecture <headi_a>).

Analyzing hierarchy for entity <RS> in library <work> (architecture <rs_a>).

Analyzing hierarchy for entity <impuls> in library <work> (architecture <impuls_a>).

Analyzing hierarchy for entity <DACcom> in library <work> (architecture <daccom_a>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <headi> in library <work> (Architecture <headi_a>).
Entity <headi> analyzed. Unit <headi> generated.

Analyzing Entity <RS> in library <work> (Architecture <rs_a>).
INFO:Xst:1432 - Contents of array <input_buffer> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <input_buffer> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <echo_buffer> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <echo_buffer> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <echo_buffer> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <echo_buffer> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <RS> analyzed. Unit <RS> generated.

Analyzing Entity <impuls> in library <work> (Architecture <impuls_a>).
Entity <impuls> analyzed. Unit <impuls> generated.

Analyzing Entity <DACcom> in library <work> (Architecture <daccom_a>).
Entity <DACcom> analyzed. Unit <DACcom> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RS>.
    Related source file is "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/RS.vhd".
WARNING:Xst:1780 - Signal <transm_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_buffer<40>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_buffer<31:30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_buffer<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_buffer<11:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_buffer<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a_anew> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <input_buffer<12>> equivalent to <echo_buffer<12>> has been removed
    Register <input_buffer<13>> equivalent to <echo_buffer<13>> has been removed
    Register <input_buffer<14>> equivalent to <echo_buffer<14>> has been removed
    Register <input_buffer<15>> equivalent to <echo_buffer<15>> has been removed
    Register <input_buffer<16>> equivalent to <echo_buffer<16>> has been removed
    Register <input_buffer<17>> equivalent to <echo_buffer<17>> has been removed
    Register <input_buffer<18>> equivalent to <echo_buffer<18>> has been removed
    Register <input_buffer<19>> equivalent to <echo_buffer<19>> has been removed
    Register <input_buffer<22>> equivalent to <echo_buffer<22>> has been removed
    Register <input_buffer<23>> equivalent to <echo_buffer<23>> has been removed
    Register <input_buffer<24>> equivalent to <echo_buffer<24>> has been removed
    Register <input_buffer<25>> equivalent to <echo_buffer<25>> has been removed
    Register <input_buffer<26>> equivalent to <echo_buffer<26>> has been removed
    Register <input_buffer<27>> equivalent to <echo_buffer<27>> has been removed
    Register <input_buffer<28>> equivalent to <echo_buffer<28>> has been removed
    Register <input_buffer<29>> equivalent to <echo_buffer<29>> has been removed
    Register <input_buffer<2>> equivalent to <echo_buffer<2>> has been removed
    Register <input_buffer<32>> equivalent to <echo_buffer<32>> has been removed
    Register <input_buffer<33>> equivalent to <echo_buffer<33>> has been removed
    Register <input_buffer<34>> equivalent to <echo_buffer<34>> has been removed
    Register <input_buffer<35>> equivalent to <echo_buffer<35>> has been removed
    Register <input_buffer<36>> equivalent to <echo_buffer<36>> has been removed
    Register <input_buffer<37>> equivalent to <echo_buffer<37>> has been removed
    Register <input_buffer<38>> equivalent to <echo_buffer<38>> has been removed
    Register <input_buffer<39>> equivalent to <echo_buffer<39>> has been removed
    Register <input_buffer<3>> equivalent to <echo_buffer<3>> has been removed
    Register <input_buffer<4>> equivalent to <echo_buffer<4>> has been removed
    Register <input_buffer<5>> equivalent to <echo_buffer<5>> has been removed
    Register <input_buffer<6>> equivalent to <echo_buffer<6>> has been removed
    Register <input_buffer<7>> equivalent to <echo_buffer<7>> has been removed
    Register <input_buffer<8>> equivalent to <echo_buffer<8>> has been removed
    Register <input_buffer<9>> equivalent to <echo_buffer<9>> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | waiting                                        |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <output_seq>.
    Found 1-bit register for signal <RS_o>.
    Found 1-bit register for signal <attention>.
    Found 1-bit register for signal <read_h>.
    Found 1-bit 41-to-1 multiplexer for signal <$varindex0000> created at line 151.
    Found 9-bit up counter for signal <baud_time>.
    Found 32-bit comparator greater for signal <baud_time$cmp_gt0000> created at line 107.
    Found 9-bit comparator lessequal for signal <baud_time$cmp_le0000> created at line 108.
    Found 32-bit up counter for signal <bit_cnt>.
    Found 41-bit register for signal <echo_buffer>.
    Found 1-bit register for signal <start_seq>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  77 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <RS> synthesized.


Synthesizing Unit <impuls>.
    Related source file is "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/impulsator.vhd".
WARNING:Xst:1305 - Output <d_wait> is never assigned. Tied to value 0.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rest                                           |
    | Power Up State     | rest                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <error>.
    Found 4-bit register for signal <bajerak>.
    Found 32-bit subtractor for signal <$sub0000> created at line 136.
    Found 1-bit register for signal <a_attention>.
    Found 1-bit register for signal <a_pulse_boolean>.
    Found 1-bit register for signal <aa_pulse_boolean>.
    Found 31-bit up counter for signal <bajer>.
    Found 33-bit comparator greatequal for signal <error$cmp_ge0000> created at line 139.
    Found 32-bit comparator greatequal for signal <error$cmp_ge0001> created at line 134.
    Found 33-bit comparator greater for signal <error$cmp_gt0000> created at line 136.
    Found 32-bit comparator less for signal <error$cmp_lt0000> created at line 134.
    Found 33-bit comparator not equal for signal <error$cmp_ne0000> created at line 142.
    Found 1-bit register for signal <pulse_boolean>.
    Found 4-bit register for signal <pulse_cnt>.
    Found 4-bit adder for signal <pulse_cnt$addsub0000> created at line 163.
    Found 32-bit register for signal <pulse_distance>.
    Found 33-bit register for signal <pulse_time_cnt>.
    Found 33-bit comparator equal for signal <pulse_time_cnt$cmp_eq0000> created at line 142.
    Found 33-bit comparator lessequal for signal <pulse_time_cnt$cmp_le0000> created at line 136.
    Found 33-bit comparator less for signal <pulse_time_cnt$cmp_lt0000> created at line 139.
    Found 3-bit comparator not equal for signal <pulse_time_cnt$cmp_ne0000> created at line 126.
    Found 33-bit adder for signal <pulse_time_cnt$share0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <impuls> synthesized.


Synthesizing Unit <DACcom>.
    Related source file is "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/SPI.vhd".
WARNING:Xst:1780 - Signal <strobe_edge> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aa_strobe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a_strobe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_dac                   (rising_edge)        |
    | Reset              | reset_dac                 (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rest                                           |
    | Power Up State     | rest                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <SPI_SCK_dac>.
    Found 5-bit up counter for signal <bit_cnt>.
    Found 36-bit comparator not equal for signal <bit_cnt$cmp_ne0000> created at line 141.
    Found 32-bit register for signal <OutputPacket>.
    Found 37-bit comparator less for signal <SPI_SCK_dac$cmp_lt0000> created at line 156.
    Found 36-bit comparator equal for signal <state$cmp_eq0001> created at line 101.
    Found 36-bit comparator equal for signal <state$cmp_eq0002> created at line 105.
    Found 36-bit up counter for signal <time_cnt>.
    Found 37-bit comparator less for signal <time_cnt$cmp_lt0000> created at line 127.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <DACcom> synthesized.


Synthesizing Unit <headi>.
    Related source file is "C:/Users/Elsik/Desktop/DYPLOM/IMPULS/head.vhd".
WARNING:Xst:646 - Signal <sd_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <headi> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 1
 36-bit up counter                                     : 1
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 57
 1-bit register                                        : 51
 32-bit register                                       : 3
 33-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 16
 3-bit comparator not equal                            : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 33-bit comparator equal                               : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 33-bit comparator not equal                           : 1
 36-bit comparator equal                               : 2
 36-bit comparator not equal                           : 1
 37-bit comparator less                                : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 41-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <DAC/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 rest  | 00
 load  | 01
 trans | 11
 sent  | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <impulsator/state/FSM> on signal <state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 rest   | 00
 work   | 01
 update | 10
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <komandos/state/FSM> on signal <state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 waiting   | 00
 receiving | 01
 echoing   | 11
 finish    | 10
-----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 1
 36-bit up counter                                     : 1
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 188
 Flip-Flops                                            : 188
# Comparators                                          : 16
 3-bit comparator not equal                            : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 33-bit comparator equal                               : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 33-bit comparator not equal                           : 1
 36-bit comparator equal                               : 2
 36-bit comparator not equal                           : 1
 37-bit comparator less                                : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 41-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <headi> ...

Optimizing unit <RS> ...

Optimizing unit <DACcom> ...

Optimizing unit <impuls> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block headi, actual ratio is 7.
FlipFlop komandos/bit_cnt_1 has been replicated 1 time(s)
FlipFlop komandos/bit_cnt_3 has been replicated 1 time(s)
FlipFlop komandos/bit_cnt_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 279
 Flip-Flops                                            : 279

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : headi.ngr
Top Level Output File Name         : headi
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 1016
#      GND                         : 1
#      INV                         : 35
#      LUT1                        : 78
#      LUT2                        : 131
#      LUT2_D                      : 1
#      LUT3                        : 160
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 146
#      LUT4_D                      : 14
#      LUT4_L                      : 5
#      MUXCY                       : 284
#      MUXF5                       : 12
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 135
# FlipFlops/Latches                : 279
#      FDC                         : 84
#      FDCE                        : 191
#      FDP                         : 1
#      FDPE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      323  out of   4656     6%  
 Number of Slice Flip Flops:            279  out of   9312     2%  
 Number of 4 input LUTs:                575  out of   9312     6%  
 Number of IOs:                          20
 Number of bonded IOBs:                  19  out of    232     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 279   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------+-------------------------+-------+
Control Signal                                  | Buffer(FF name)         | Load  |
------------------------------------------------+-------------------------+-------+
DAC/reset_dac_inv(komandos/reset_inv481_INV_0:O)| NONE(DAC/OutputPacket_0)| 279   |
------------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.684ns (Maximum Frequency: 85.586MHz)
   Minimum input arrival time before clock: 2.840ns
   Maximum output required time after clock: 6.438ns
   Maximum combinational path delay: 5.077ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.684ns (frequency: 85.586MHz)
  Total number of paths / destination ports: 72870 / 473
-------------------------------------------------------------------------
Delay:               11.684ns (Levels of Logic = 7)
  Source:            komandos/bit_cnt_2 (FF)
  Destination:       komandos/echo_buffer_36 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: komandos/bit_cnt_2 to komandos/echo_buffer_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.591   1.226  komandos/bit_cnt_2 (komandos/bit_cnt_2)
     LUT2:I0->O            3   0.704   0.566  komandos/state_cmp_eq000011 (komandos/N7)
     LUT4_D:I2->LO         1   0.704   0.104  komandos/state_cmp_eq000031 (N32)
     LUT4:I3->O            1   0.704   0.595  komandos/state_cmp_eq0000_wg_lut<6> (komandos/state_cmp_eq0000_wg_lut<6>)
     LUT3_D:I0->O         70   0.704   1.278  komandos/state_cmp_eq0000_wg_cy<6>1 (komandos/state_cmp_eq0000)
     LUT4_D:I3->O         10   0.704   0.886  komandos/echo_buffer_40_not000121 (komandos/N19)
     LUT4_D:I3->O          3   0.704   0.535  komandos/echo_buffer_32_not000121 (komandos/N23)
     LUT4:I3->O            1   0.704   0.420  komandos/echo_buffer_32_not00011 (komandos/echo_buffer_32_not0001)
     FDCE:CE                   0.555          komandos/echo_buffer_32
    ----------------------------------------
    Total                     11.684ns (6.074ns logic, 5.610ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              2.840ns (Levels of Logic = 2)
  Source:            RS_e (PAD)
  Destination:       komandos/echo_buffer_39 (FF)
  Destination Clock: clk rising

  Data Path: RS_e to komandos/echo_buffer_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.610  RS_e_IBUF (RS_s_OBUF)
     LUT2:I1->O           41   0.704   0.000  komandos/echo_buffer_0_mux00001 (komandos/echo_buffer_0_mux0000)
     FDCE:D                    0.308          komandos/echo_buffer_0
    ----------------------------------------
    Total                      2.840ns (2.230ns logic, 0.610ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              6.438ns (Levels of Logic = 2)
  Source:            DAC/state_FSM_FFd1 (FF)
  Destination:       SPI_CS (PAD)
  Source Clock:      clk rising

  Data Path: DAC/state_FSM_FFd1 to SPI_CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             75   0.591   1.451  DAC/state_FSM_FFd1 (DAC/state_FSM_FFd1)
     LUT2:I0->O            1   0.704   0.420  DAC/state_FSM_Out41 (SPI_CS_OBUF)
     OBUF:I->O                 3.272          SPI_CS_OBUF (SPI_CS)
    ----------------------------------------
    Total                      6.438ns (4.567ns logic, 1.871ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               5.077ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       d_reset (PAD)

  Data Path: reset to d_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  reset_IBUF (d_reset_OBUF)
     OBUF:I->O                 3.272          d_reset_OBUF (d_reset)
    ----------------------------------------
    Total                      5.077ns (4.490ns logic, 0.587ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.88 secs
 
--> 

Total memory usage is 253548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    7 (   0 filtered)

