Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Jun 26 17:44:30 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_level_wrapper
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.529     -257.539                     82                14495        0.010        0.000                      0                14465        0.500        0.000                       0                  5419  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
RFADC0_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC0_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC1_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC2_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC3_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                                                         {0.000 5.000}        10.000          100.000         
RFDAC1_CLK                                                         {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFDAC2_CLK                                                         {0.000 5.000}        10.000          100.000         
RFDAC2_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFDAC2_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFDAC2_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFDAC2_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFDAC3_CLK                                                         {0.000 5.000}        10.000          100.000         
RFDAC3_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFDAC3_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFDAC3_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFDAC3_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
diff_clock_rtl_clk_p                                               {0.000 1.666}        3.333           300.030         
  clk_out1_top_level_clk_wiz_1_1                                   {0.000 4.999}        9.999           100.010         
top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFDAC0_CLK                                                           8.221        0.000                      0                  618        0.010        0.000                      0                  618        4.200        0.000                       0                   194  
diff_clock_rtl_clk_p                                                                                                                                                                                             0.500        0.000                       0                     1  
  clk_out1_top_level_clk_wiz_1_1                                     4.836        0.000                      0                13547        0.013        0.000                      0                13547        3.399        0.000                       0                  4932  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.228        0.000                      0                  251        0.016        0.000                      0                  251       16.134        0.000                       0                   251  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.216        0.000                      0                   48        0.519        0.000                      0                   48       33.058        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_top_level_clk_wiz_1_1  RFDAC0_CLK                           -3.529     -257.539                     82                  102        1.318        0.000                      0                   82  
RFDAC0_CLK                      clk_out1_top_level_clk_wiz_1_1        9.571        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                   From Clock                                                   To Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                   ----------                                                   --------                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                            top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       32.277        0.000                      0                    1       33.174        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[206]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.223ns (18.264%)  route 0.998ns (81.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.002ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.844     1.517    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y54        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      0.223     1.740 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[26]
                         net (fo=1, routed)           0.998     2.738    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[206]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[206]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[206])
                                                     -0.242    10.959    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[58]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.227ns (18.901%)  route 0.974ns (81.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.783ns (routing 0.002ns, distribution 0.781ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.783     1.456    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y51        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[22])
                                                      0.227     1.683 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[22]
                         net (fo=1, routed)           0.974     2.657    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[58]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[58]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[58])
                                                     -0.259    10.942    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[226]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.224ns (20.722%)  route 0.857ns (79.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.002ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.847     1.520    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y53        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.224     1.744 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[10]
                         net (fo=1, routed)           0.857     2.601    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[226]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[226]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[226])
                                                     -0.291    10.910    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[202]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.227ns (21.077%)  route 0.850ns (78.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.002ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.844     1.517    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y54        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[22])
                                                      0.227     1.744 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[22]
                         net (fo=1, routed)           0.850     2.594    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[202]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[202]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[202])
                                                     -0.277    10.924    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -2.594    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[190]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.224ns (21.684%)  route 0.809ns (78.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.002ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.844     1.517    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y54        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.224     1.741 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[10]
                         net (fo=1, routed)           0.809     2.550    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[190]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[190]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[190])
                                                     -0.293    10.908    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[224]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.225ns (21.267%)  route 0.833ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.002ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.847     1.520    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y53        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.225     1.745 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[8]
                         net (fo=1, routed)           0.833     2.578    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[224]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[224]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[224])
                                                     -0.238    10.963    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[222]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.227ns (21.116%)  route 0.848ns (78.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.002ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.847     1.520    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y53        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.227     1.747 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[6]
                         net (fo=1, routed)           0.848     2.595    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[222]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[222]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[222])
                                                     -0.207    10.994    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -2.595    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[188]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.225ns (22.889%)  route 0.758ns (77.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.002ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.844     1.517    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y54        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.225     1.742 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[8]
                         net (fo=1, routed)           0.758     2.500    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[188]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[188]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[188])
                                                     -0.281    10.920    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[66]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.217ns (21.027%)  route 0.815ns (78.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.783ns (routing 0.002ns, distribution 0.781ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.783     1.456    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y51        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[30])
                                                      0.217     1.673 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[30]
                         net (fo=1, routed)           0.815     2.488    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[66]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[66]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[66])
                                                     -0.281    10.920    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[152]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (RFDAC0_CLK rise@10.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.225ns (20.969%)  route 0.848ns (79.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 11.076 - 10.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.714ns (routing 0.002ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.714     1.387    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y52        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.225     1.612 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/DOUTBDOUT[8]
                         net (fo=1, routed)           0.848     2.460    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s00_axis_tdata[152]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DATA_DAC0[152]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.458    10.979    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097    11.076 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.160    11.236    
                         clock uncertainty           -0.035    11.201    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[152])
                                                     -0.304    10.897    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  8.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/RSTREGB
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.059ns (15.650%)  route 0.318ns (84.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.480ns (routing 0.001ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.002ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.480     1.001    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X115Y245       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y245       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.060 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=65, routed)          0.318     1.378    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    RAMB36_X11Y48        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/RSTREGB
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.867     1.540    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y48        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.160     1.380    
    RAMB36_X11Y48        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTREGB)
                                                     -0.012     1.368    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_out_bin_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.196%)  route 0.102ns (48.804%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.472ns (routing 0.001ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.002ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.472     0.993    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_clk
    SLICE_X116Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_out_bin_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.052 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_out_bin_ff_reg[4]/Q
                         net (fo=2, routed)           0.092     1.144    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_wpkt_cnt_rd[4]
    SLICE_X117Y257       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.048     1.192 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.010     1.202    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/p_0_in[6]
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.607     1.280    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/C
                         clock pessimism             -0.158     1.122    
    SLICE_X117Y257       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.182    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.041ns (20.918%)  route 0.155ns (79.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.331ns (routing 0.000ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.002ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.331     0.680    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X117Y261       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y261       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.721 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=17, routed)          0.155     0.876    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[1]
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.502     0.950    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism             -0.106     0.844    
    RAMB36_X11Y51        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     0.850    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.024%)  route 0.166ns (80.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.328ns (routing 0.000ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.002ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.328     0.677    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X117Y260       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y260       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.716 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=14, routed)          0.166     0.882    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.502     0.950    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism             -0.106     0.844    
    RAMB36_X11Y51        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.006     0.850    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.041ns (19.903%)  route 0.165ns (80.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.331ns (routing 0.000ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.002ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.331     0.680    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X117Y261       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y261       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.721 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=17, routed)          0.165     0.886    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[1]
    RAMB36_X11Y50        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.504     0.952    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y50        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism             -0.106     0.846    
    RAMB36_X11Y50        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     0.852    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.122ns (58.095%)  route 0.088ns (41.905%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.469ns (routing 0.001ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.002ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.469     0.990    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X118Y258       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y258       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.050 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[9]/Q
                         net (fo=2, routed)           0.069     1.119    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[9]
    SLICE_X117Y258       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.155 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad[10]_i_2/O
                         net (fo=1, routed)           0.009     1.164    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad[10]_i_2_n_0
    SLICE_X117Y258       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.026     1.190 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.010     1.200    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/p_0_in[10]
    SLICE_X117Y258       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.590     1.263    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X117Y258       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/C
                         clock pessimism             -0.158     1.105    
    SLICE_X117Y258       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.165    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_out_bin_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.123ns (54.667%)  route 0.102ns (45.333%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.472ns (routing 0.001ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.002ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.472     0.993    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_clk
    SLICE_X116Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_out_bin_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.052 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst/dest_out_bin_ff_reg[4]/Q
                         net (fo=2, routed)           0.092     1.144    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_wpkt_cnt_rd[4]
    SLICE_X117Y257       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[6])
                                                      0.064     1.208 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.010     1.218    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/p_0_in[7]
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.607     1.280    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/C
                         clock pessimism             -0.158     1.122    
    SLICE_X117Y257       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.182    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.039ns (15.354%)  route 0.215ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.328ns (routing 0.000ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.540ns (routing 0.002ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.328     0.677    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X117Y260       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y260       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.716 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/Q
                         net (fo=15, routed)          0.215     0.931    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[6]
    RAMB18_X11Y110       RAMB18E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.540     0.988    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X11Y110       RAMB18E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.106     0.882    
    RAMB18_X11Y110       RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.006     0.888    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.321ns (routing 0.000ns, distribution 0.321ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.002ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.321     0.670    top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X110Y289       FDRE                                         r  top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.709 r  top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.031     0.740    top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X110Y289       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     0.761 r  top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     0.767    top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X110Y289       FDRE                                         r  top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.371     0.819    top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X110Y289       FDRE                                         r  top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.143     0.676    
    SLICE_X110Y289       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.723    top_level_i/rst_top_level_31M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.059ns (59.596%)  route 0.040ns (40.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.332ns (routing 0.000ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.382ns (routing 0.002ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.332     0.681    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X117Y259       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y259       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.720 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.033     0.753    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/Q[1]
    SLICE_X117Y259       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     0.773 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__4/O
                         net (fo=1, routed)           0.007     0.780    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__4_n_0
    SLICE_X117Y259       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.382     0.830    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X117Y259       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism             -0.143     0.687    
    SLICE_X117Y259       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.734    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     HSDAC/CLK_DAC       n/a            2.000         10.000      8.000      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         10.000      8.000      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X11Y49   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X11Y50   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X11Y52   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X11Y54   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X11Y53   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X11Y110  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X11Y48   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X11Y51   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC       n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/CLK_DAC       n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y49   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y49   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y50   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y52   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y54   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y54   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
High Pulse Width  Slow    HSDAC/CLK_DAC       n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/CLK_DAC       n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0      top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y49   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y49   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y50   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y50   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y52   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y52   top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_1
  To Clock:  clk_out1_top_level_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.611ns (12.629%)  route 4.227ns (87.371%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 13.669 - 9.999 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.533ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.483ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.970     3.226    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X94Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           0.617     3.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X100Y279       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     4.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X100Y279       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.232 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X100Y280       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     4.332 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=35, routed)          0.818     5.150    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_0[13]
    SLICE_X101Y288       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.308 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.756     8.064    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X7Y55         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.863    13.669    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y55         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    13.251    
                         clock uncertainty           -0.062    13.189    
    RAMB36_X7Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    12.899    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.611ns (12.904%)  route 4.124ns (87.096%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 13.675 - 9.999 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.533ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.483ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.970     3.226    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X94Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           0.617     3.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X100Y279       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     4.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X100Y279       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.232 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X100Y280       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     4.332 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=35, routed)          0.818     5.150    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_0[13]
    SLICE_X101Y288       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.308 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.653     7.961    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X7Y56         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.869    13.675    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y56         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    13.257    
                         clock uncertainty           -0.062    13.195    
    RAMB36_X7Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    12.905    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.761ns (15.550%)  route 4.133ns (84.450%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 13.594 - 9.999 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.533ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.483ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.037     3.293    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X107Y276       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y276       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.371 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=63, routed)          1.198     4.569    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[13]
    SLICE_X107Y265       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.692 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_3__2/O
                         net (fo=23, routed)          0.668     5.360    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_3__2_n_0
    SLICE_X108Y271       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.458 f  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_tog_i_2/O
                         net (fo=64, routed)          0.747     6.205    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_2
    SLICE_X107Y267       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.244 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18/O
                         net (fo=2, routed)           0.045     6.289    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18_n_0
    SLICE_X107Y267       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.377 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_19/O
                         net (fo=11, routed)          0.547     6.924    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_19_n_0
    SLICE_X108Y266       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     7.047 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[30]_i_13/O
                         net (fo=15, routed)          0.640     7.687    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[30]_i_13_n_0
    SLICE_X104Y268       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.777 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_7/O
                         net (fo=1, routed)           0.239     8.016    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_7_n_0
    SLICE_X100Y270       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     8.138 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_1/O
                         net (fo=1, routed)           0.049     8.187    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_28
    SLICE_X100Y270       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.788    13.594    top_level_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X100Y270       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/C
                         clock pessimism             -0.413    13.181    
                         clock uncertainty           -0.062    13.119    
    SLICE_X100Y270       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.144    top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.462ns (9.985%)  route 4.165ns (90.015%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 13.709 - 9.999 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.533ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.483ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.970     3.226    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X94Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           0.617     3.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X100Y279       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     4.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X100Y279       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.232 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X100Y280       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.341 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          3.512     7.853    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X11Y61        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.903    13.709    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y61        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.494    13.216    
                         clock uncertainty           -0.062    13.154    
    RAMB36_X11Y61        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    12.875    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.727ns (15.061%)  route 4.100ns (84.939%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 13.596 - 9.999 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.533ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.483ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.037     3.293    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X107Y276       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y276       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.371 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=63, routed)          1.198     4.569    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[13]
    SLICE_X107Y265       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.692 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_3__2/O
                         net (fo=23, routed)          0.668     5.360    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_3__2_n_0
    SLICE_X108Y271       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.458 f  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_tog_i_2/O
                         net (fo=64, routed)          0.747     6.205    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_2
    SLICE_X107Y267       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.244 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18/O
                         net (fo=2, routed)           0.045     6.289    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18_n_0
    SLICE_X107Y267       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.377 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_19/O
                         net (fo=11, routed)          0.547     6.924    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_19_n_0
    SLICE_X108Y266       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     7.047 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[30]_i_13/O
                         net (fo=15, routed)          0.738     7.785    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[30]_i_13_n_0
    SLICE_X102Y268       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     7.874 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_6/O
                         net (fo=1, routed)           0.108     7.982    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_6_n_0
    SLICE_X102Y270       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     8.071 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_1/O
                         net (fo=1, routed)           0.049     8.120    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_27
    SLICE_X102Y270       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.790    13.596    top_level_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X102Y270       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/C
                         clock pessimism             -0.413    13.183    
                         clock uncertainty           -0.062    13.121    
    SLICE_X102Y270       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.146    top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.462ns (9.904%)  route 4.203ns (90.096%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 13.684 - 9.999 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.533ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.483ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.970     3.226    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X94Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           0.617     3.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X100Y279       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     4.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X100Y279       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.232 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X100Y280       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.341 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          3.550     7.891    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X11Y57        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.878    13.684    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y57        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418    13.266    
                         clock uncertainty           -0.062    13.204    
    RAMB36_X11Y57        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    12.925    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.462ns (10.057%)  route 4.132ns (89.943%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 13.710 - 9.999 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.533ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.483ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.970     3.226    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X94Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           0.617     3.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X100Y279       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     4.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X100Y279       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.232 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X100Y280       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.341 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          3.479     7.820    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X11Y60        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.904    13.710    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y60        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.494    13.217    
                         clock uncertainty           -0.062    13.155    
    RAMB36_X11Y60        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    12.876    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.611ns (13.211%)  route 4.014ns (86.789%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 13.679 - 9.999 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.533ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.483ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.970     3.226    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X94Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           0.617     3.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X100Y279       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     4.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X100Y279       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.232 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X100Y280       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     4.332 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=35, routed)          0.818     5.150    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_0[13]
    SLICE_X101Y288       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.308 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.543     7.851    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X7Y57         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.873    13.679    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y57         RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.418    13.261    
                         clock uncertainty           -0.062    13.199    
    RAMB36_X7Y57         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    12.909    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.750ns (15.667%)  route 4.037ns (84.333%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.599 - 9.999 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.533ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.483ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.037     3.293    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X107Y276       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y276       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.371 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=63, routed)          1.198     4.569    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[13]
    SLICE_X107Y265       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.692 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_3__2/O
                         net (fo=23, routed)          0.668     5.360    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_3__2_n_0
    SLICE_X108Y271       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.458 f  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_tog_i_2/O
                         net (fo=64, routed)          0.747     6.205    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_2
    SLICE_X107Y267       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.244 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18/O
                         net (fo=2, routed)           0.045     6.289    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_18_n_0
    SLICE_X107Y267       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.377 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_19/O
                         net (fo=11, routed)          0.547     6.924    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_19_n_0
    SLICE_X108Y266       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     7.047 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[30]_i_13/O
                         net (fo=15, routed)          0.573     7.620    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[30]_i_13_n_0
    SLICE_X98Y272        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.770 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_7/O
                         net (fo=1, routed)           0.193     7.963    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_7_n_0
    SLICE_X99Y271        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     8.014 r  top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.066     8.080    top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_31
    SLICE_X99Y271        FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.793    13.599    top_level_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X99Y271        FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/C
                         clock pessimism             -0.413    13.186    
                         clock uncertainty           -0.062    13.124    
    SLICE_X99Y271        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    13.149    top_level_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_1 rise@9.999ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.462ns (10.009%)  route 4.154ns (89.991%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.687 - 9.999 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.533ns, distribution 1.437ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.483ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.970     3.226    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X94Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.304 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           0.617     3.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X100Y279       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     4.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X100Y279       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.232 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X100Y280       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.341 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          3.501     7.842    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X11Y56        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.881    13.687    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y56        RAMB36E2                                     r  top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418    13.269    
                         clock uncertainty           -0.062    13.207    
    RAMB36_X11Y56        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279    12.928    top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/adc0_ref_clk_freq_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.793ns (routing 0.483ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.533ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.793     3.600    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X101Y273       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y273       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.658 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/Q
                         net (fo=16, routed)          0.112     3.770    top_level_i/usp_rf_data_converter_0/inst/s_axi_wdata[18]
    SLICE_X99Y272        FDSE                                         r  top_level_i/usp_rf_data_converter_0/inst/adc0_ref_clk_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.026     3.282    top_level_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X99Y272        FDSE                                         r  top_level_i/usp_rf_data_converter_0/inst/adc0_ref_clk_freq_reg[18]/C
                         clock pessimism              0.413     3.695    
    SLICE_X99Y272        FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.757    top_level_i/usp_rf_data_converter_0/inst/adc0_ref_clk_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.757    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.092ns (31.186%)  route 0.203ns (68.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      1.813ns (routing 0.483ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.081ns (routing 0.533ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.813     3.620    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X117Y239       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y239       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.680 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/Q
                         net (fo=3, routed)           0.193     3.873    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][2]
    SLICE_X117Y240       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     3.905 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[2]_INST_0/O
                         net (fo=1, routed)           0.010     3.915    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[2]
    SLICE_X117Y240       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.081     3.337    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X117Y240       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.502     3.838    
    SLICE_X117Y240       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.900    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/FSM_sequential_pll_state_machine.status_sm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.status_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.090ns (51.724%)  route 0.084ns (48.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Net Delay (Source):      1.838ns (routing 0.483ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.533ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.838     3.645    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X115Y270       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/FSM_sequential_pll_state_machine.status_sm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y270       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.703 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/FSM_sequential_pll_state_machine.status_sm_state_reg[1]/Q
                         net (fo=9, routed)           0.074     3.777    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/status_sm_state__0[1]
    SLICE_X114Y270       LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.032     3.809 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.status_req_i_1/O
                         net (fo=1, routed)           0.010     3.819    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.status_req_i_1_n_0
    SLICE_X114Y270       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.status_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.072     3.328    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X114Y270       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.status_req_reg/C
                         clock pessimism              0.414     3.741    
    SLICE_X114Y270       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.803    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.status_req_reg
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/adc1_ref_clk_freq_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.967%)  route 0.122ns (67.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.792ns (routing 0.483ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.533ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.792     3.599    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X99Y270        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y270        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.659 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/Q
                         net (fo=16, routed)          0.122     3.781    top_level_i/usp_rf_data_converter_0/inst/s_axi_wdata[26]
    SLICE_X99Y269        FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/adc1_ref_clk_freq_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.035     3.291    top_level_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X99Y269        FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/adc1_ref_clk_freq_reg[26]/C
                         clock pessimism              0.413     3.704    
    SLICE_X99Y269        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.765    top_level_i/usp_rf_data_converter_0/inst/adc1_ref_clk_freq_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Net Delay (Source):      1.801ns (routing 0.483ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.533ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.801     3.608    top_level_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X105Y273       FDRE                                         r  top_level_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y273       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.666 r  top_level_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.072     3.738    top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X105Y275       FDRE                                         r  top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.039     3.295    top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X105Y275       FDRE                                         r  top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.364     3.659    
    SLICE_X105Y275       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.721    top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.721    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.138ns (routing 0.294ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.330ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.138     2.108    top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X108Y286       FDRE                                         r  top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y286       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.147 r  top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6/Q
                         net (fo=1, routed)           0.033     2.180    top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_6_n_0
    SLICE_X108Y286       FDRE                                         r  top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.275     1.884    top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X108Y286       FDRE                                         r  top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7/C
                         clock pessimism              0.231     2.114    
    SLICE_X108Y286       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.161    top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_7
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.121ns (routing 0.294ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.330ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.121     2.091    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X100Y293       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y293       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.130 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.163    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[0]
    SLICE_X100Y293       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.259     1.868    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X100Y293       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]/C
                         clock pessimism              0.230     2.097    
    SLICE_X100Y293       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.144    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.150ns (routing 0.294ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.330ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.150     2.120    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X117Y248       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y248       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.159 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[10]/Q
                         net (fo=1, routed)           0.033     2.192    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata[10]
    SLICE_X117Y248       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.289     1.898    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X117Y248       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]/C
                         clock pessimism              0.229     2.126    
    SLICE_X117Y248       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.173    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.141ns (routing 0.294ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.330ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.141     2.111    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/s_axi_aclk
    SLICE_X117Y276       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y276       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata_reg[10]/Q
                         net (fo=1, routed)           0.033     2.183    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[10]
    SLICE_X117Y276       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.279     1.888    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/s_axi_aclk
    SLICE_X117Y276       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[10]/C
                         clock pessimism              0.230     2.117    
    SLICE_X117Y276       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.164    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpdi_por_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_1 rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.143ns (routing 0.294ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.330ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.143     2.113    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/s_axi_aclk
    SLICE_X117Y284       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y284       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.152 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/rdata_reg[10]/Q
                         net (fo=1, routed)           0.033     2.185    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/rdata[10]
    SLICE_X117Y284       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpdi_por_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.280     1.889    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/s_axi_aclk
    SLICE_X117Y284       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpdi_por_reg[10]/C
                         clock pessimism              0.231     2.119    
    SLICE_X117Y284       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.166    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpdi_por_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_level_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     HSDAC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx2_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx2_u_dac/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx3_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx2_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx2_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx3_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/rx2_u_adc/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.207ns (19.658%)  route 0.846ns (80.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 19.661 - 16.667 ) 
    Source Clock Delay      (SCD):    9.198ns
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.469ns (routing 0.544ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.494ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801     7.701    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.729 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.469     9.198    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y293       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.278 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.522     9.800    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[5]
    SLICE_X107Y293       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.839 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.041     9.880    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X107Y293       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     9.968 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.283    10.251    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    18.350    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.374 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.287    19.661    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.114    25.775    
                         clock uncertainty           -0.235    25.539    
    SLICE_X106Y294       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    25.479    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         25.479    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.392ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.968ns  (logic 0.288ns (29.752%)  route 0.680ns (70.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 36.309 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.494ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.304    26.476    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X102Y295       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110    26.586 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.236    26.822    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X102Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.269    36.309    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X102Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.114    42.423    
                         clock uncertainty           -0.235    42.188    
    SLICE_X102Y295       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    42.213    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.213    
                         arrival time                         -26.821    
  -------------------------------------------------------------------
                         slack                                 15.392    

Slack (MET) :             15.493ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.867ns  (logic 0.301ns (34.717%)  route 0.566ns (65.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 36.309 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.494ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.378    26.550    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y295       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123    26.673 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.048    26.721    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.269    36.309    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.114    42.423    
                         clock uncertainty           -0.235    42.188    
    SLICE_X100Y295       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    42.213    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.213    
                         arrival time                         -26.721    
  -------------------------------------------------------------------
                         slack                                 15.493    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.847ns  (logic 0.243ns (28.690%)  route 0.604ns (71.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.494ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.232    26.404    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X102Y294       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065    26.469 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.232    26.701    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X102Y294       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.274    36.314    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X102Y294       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.114    42.428    
                         clock uncertainty           -0.235    42.193    
    SLICE_X102Y294       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    42.218    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.218    
                         arrival time                         -26.701    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.628ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.650ns  (logic 0.178ns (27.385%)  route 0.472ns (72.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.494ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.332    26.504    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.274    36.314    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              6.114    42.428    
                         clock uncertainty           -0.235    42.193    
    SLICE_X104Y287       FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    42.132    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -26.503    
  -------------------------------------------------------------------
                         slack                                 15.628    

Slack (MET) :             15.628ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.650ns  (logic 0.178ns (27.385%)  route 0.472ns (72.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.494ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.332    26.504    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.274    36.314    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              6.114    42.428    
                         clock uncertainty           -0.235    42.193    
    SLICE_X104Y287       FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    42.132    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -26.503    
  -------------------------------------------------------------------
                         slack                                 15.628    

Slack (MET) :             15.628ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.650ns  (logic 0.178ns (27.385%)  route 0.472ns (72.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.494ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.332    26.504    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.274    36.314    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              6.114    42.428    
                         clock uncertainty           -0.235    42.193    
    SLICE_X104Y287       FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    42.132    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -26.503    
  -------------------------------------------------------------------
                         slack                                 15.628    

Slack (MET) :             15.628ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.650ns  (logic 0.178ns (27.385%)  route 0.472ns (72.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.494ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.332    26.504    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.274    36.314    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              6.114    42.428    
                         clock uncertainty           -0.235    42.193    
    SLICE_X104Y287       FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    42.132    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -26.503    
  -------------------------------------------------------------------
                         slack                                 15.628    

Slack (MET) :             15.629ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.178ns (27.427%)  route 0.471ns (72.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.494ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.331    26.503    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.274    36.314    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              6.114    42.428    
                         clock uncertainty           -0.235    42.193    
    SLICE_X104Y287       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    42.132    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -26.503    
  -------------------------------------------------------------------
                         slack                                 15.629    

Slack (MET) :             15.629ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.178ns (27.427%)  route 0.471ns (72.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    9.187ns = ( 25.854 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.114ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.458ns (routing 0.544ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.494ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801    24.368    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.396 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.458    25.854    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X106Y294       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y294       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.933 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.140    26.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y294       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    26.172 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.331    26.503    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218    35.016    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.040 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.274    36.314    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              6.114    42.428    
                         clock uncertainty           -0.235    42.193    
    SLICE_X104Y287       FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    42.132    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                         -26.503    
  -------------------------------------------------------------------
                         slack                                 15.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.203ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    6.162ns
  Clock Net Delay (Source):      1.277ns (routing 0.494ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.544ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218     1.683    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.707 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.277     2.984    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X105Y295       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y295       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.043 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.076     3.119    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X105Y296       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801     7.701    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.729 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.474     9.203    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X105Y296       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism             -6.162     3.041    
    SLICE_X105Y296       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.103    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.091ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    5.847ns
  Clock Net Delay (Source):      0.802ns (routing 0.301ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.336ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.802     2.238    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y295       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.277 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.033     2.310    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.913     8.091    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -5.847     2.244    
    SLICE_X100Y295       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.291    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.116ns
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    5.849ns
  Clock Net Delay (Source):      0.825ns (routing 0.301ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.336ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.825     2.261    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X108Y294       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y294       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.300 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.035     2.335    top_level_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X108Y294       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.938     8.116    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X108Y294       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -5.849     2.267    
    SLICE_X108Y294       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.314    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.095ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    5.848ns
  Clock Net Delay (Source):      0.805ns (routing 0.301ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.336ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.805     2.241    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y287       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.280 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/Q
                         net (fo=2, routed)           0.042     2.322    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Din[6]
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.917     8.095    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X104Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism             -5.848     2.247    
    SLICE_X104Y287       FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.294    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.041ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    5.829ns
  Clock Net Delay (Source):      0.752ns (routing 0.301ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.336ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.752     2.188    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y277        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y277        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.227 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.067     2.294    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X93Y278        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.863     8.041    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y278        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                         clock pessimism             -5.829     2.212    
    SLICE_X93Y278        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.259    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.091ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    5.841ns
  Clock Net Delay (Source):      0.799ns (routing 0.301ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.336ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.799     2.235    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y295       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.274 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.058     2.332    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.913     8.091    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y295       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -5.841     2.250    
    SLICE_X100Y295       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.297    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.229ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Net Delay (Source):      1.279ns (routing 0.494ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.544ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.218     1.683    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.707 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.279     2.986    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X103Y252       FDPE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y252       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.044 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.085     3.129    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X103Y253       SRL16E                                       r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.801     7.701    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.729 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.500     9.229    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X103Y253       SRL16E                                       r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -6.164     3.065    
    SLICE_X103Y253       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.094    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.102ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    5.847ns
  Clock Net Delay (Source):      0.813ns (routing 0.301ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.336ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.813     2.249    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y295       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y295       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.288 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/Q
                         net (fo=2, routed)           0.026     2.314    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][9]
    SLICE_X106Y295       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.020     2.334 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[8]_i_1/O
                         net (fo=1, routed)           0.007     2.341    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_20
    SLICE_X106Y295       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.924     8.102    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X106Y295       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                         clock pessimism             -5.847     2.255    
    SLICE_X106Y295       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.302    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.090ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    5.846ns
  Clock Net Delay (Source):      0.802ns (routing 0.301ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.336ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.802     2.238    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X105Y282       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y282       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.277 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/Q
                         net (fo=1, routed)           0.023     2.300    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Q[0]
    SLICE_X105Y282       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.314 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_UART.tdo_reg[3]_i_1/O
                         net (fo=1, routed)           0.017     2.331    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_6
    SLICE_X105Y282       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.912     8.090    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X105Y282       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
                         clock pessimism             -5.846     2.244    
    SLICE_X105Y282       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.290    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.103ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    5.848ns
  Clock Net Delay (Source):      0.813ns (routing 0.301ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.336ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.954     1.419    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.436 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.813     2.249    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X105Y296       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y296       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.288 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/Q
                         net (fo=2, routed)           0.025     2.313    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]
    SLICE_X105Y296       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.328 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.015     2.343    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X105Y296       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.259     7.159    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.178 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.925     8.103    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X105Y296       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -5.848     2.255    
    SLICE_X105Y296       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.301    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y80    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X104Y251  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X104Y251  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X103Y253  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X103Y294  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X103Y294  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X103Y288  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X103Y288  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X104Y251  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X104Y251  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X103Y253  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X103Y294  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X103Y288  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X103Y288  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X99Y288   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X99Y290   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X96Y290   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X97Y290   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X97Y289   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X99Y291   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X107Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.216ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.659ns  (logic 0.364ns (21.941%)  route 1.295ns (78.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.446    41.957    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.957    
  -------------------------------------------------------------------
                         slack                                 31.216    

Slack (MET) :             31.216ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.659ns  (logic 0.364ns (21.941%)  route 1.295ns (78.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.446    41.957    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.957    
  -------------------------------------------------------------------
                         slack                                 31.216    

Slack (MET) :             31.216ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.659ns  (logic 0.364ns (21.941%)  route 1.295ns (78.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.446    41.957    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.957    
  -------------------------------------------------------------------
                         slack                                 31.216    

Slack (MET) :             31.216ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.659ns  (logic 0.364ns (21.941%)  route 1.295ns (78.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.446    41.957    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.957    
  -------------------------------------------------------------------
                         slack                                 31.216    

Slack (MET) :             31.217ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.658ns  (logic 0.364ns (21.954%)  route 1.294ns (78.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.445    41.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.956    
  -------------------------------------------------------------------
                         slack                                 31.217    

Slack (MET) :             31.217ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.658ns  (logic 0.364ns (21.954%)  route 1.294ns (78.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.445    41.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.956    
  -------------------------------------------------------------------
                         slack                                 31.217    

Slack (MET) :             31.217ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.658ns  (logic 0.364ns (21.954%)  route 1.294ns (78.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.445    41.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.956    
  -------------------------------------------------------------------
                         slack                                 31.217    

Slack (MET) :             31.217ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.658ns  (logic 0.364ns (21.954%)  route 1.294ns (78.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 68.312 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.157ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.055ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    40.742 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.619    41.361    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X108Y293       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    41.511 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.445    41.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.181    68.312    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
                         clock pessimism              5.157    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X107Y293       FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    73.173    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]
  -------------------------------------------------------------------
                         required time                         73.173    
                         arrival time                         -41.956    
  -------------------------------------------------------------------
                         slack                                 31.217    

Slack (MET) :             31.309ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.589ns  (logic 0.407ns (25.614%)  route 1.182ns (74.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 68.398 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.055ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.347    40.724    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    40.872 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.143    41.015    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X104Y292       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    41.105 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.273    41.378    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X102Y295       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    41.468 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.419    41.887    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y291        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.267    68.398    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y291        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.093    73.491    
                         clock uncertainty           -0.235    73.256    
    SLICE_X95Y291        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    73.196    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         73.196    
                         arrival time                         -41.887    
  -------------------------------------------------------------------
                         slack                                 31.309    

Slack (MET) :             31.311ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.587ns  (logic 0.407ns (25.646%)  route 1.180ns (74.354%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 68.398 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.055ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.347    40.724    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    40.872 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.143    41.015    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X104Y292       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    41.105 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.273    41.378    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X102Y295       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    41.468 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.417    41.885    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y291        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.267    68.398    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y291        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.093    73.491    
                         clock uncertainty           -0.235    73.256    
    SLICE_X95Y291        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    73.196    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.196    
                         arrival time                         -41.885    
  -------------------------------------------------------------------
                         slack                                 31.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.077ns (13.462%)  route 0.495ns (86.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.438ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    4.946ns
  Clock Net Delay (Source):      1.021ns (routing 0.055ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.069ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.021     1.486    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y294       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y294       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.525 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.489     2.014    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X105Y294       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.038     2.052 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     2.058    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X105Y294       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.338     6.438    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y294       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.946     1.492    
    SLICE_X105Y294       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.539    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.097ns (15.372%)  route 0.534ns (84.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.404ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    4.939ns
  Clock Net Delay (Source):      0.994ns (routing 0.055ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.069ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.994     1.459    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y292       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.499 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.527     2.026    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X105Y292       LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.057     2.083 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.007     2.090    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X105Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.304     6.404    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -4.939     1.465    
    SLICE_X105Y292       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.512    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.485ns  (logic 0.062ns (12.783%)  route 0.423ns (87.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 39.689 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.069ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.369    35.348    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.256    39.689    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.704    
    SLICE_X106Y293       FDCE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.007    34.697    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.697    
                         arrival time                          35.348    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.485ns  (logic 0.062ns (12.783%)  route 0.423ns (87.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 39.689 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.069ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.369    35.348    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.256    39.689    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.704    
    SLICE_X106Y293       FDCE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008    34.696    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.696    
                         arrival time                          35.348    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.485ns  (logic 0.062ns (12.783%)  route 0.423ns (87.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 39.689 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.069ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.369    35.348    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.256    39.689    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.704    
    SLICE_X106Y293       FDCE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008    34.696    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.696    
                         arrival time                          35.348    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.616ns  (logic 0.062ns (10.065%)  route 0.554ns (89.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 39.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.069ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.500    35.479    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.260    39.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.708    
    SLICE_X106Y293       FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    34.701    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.701    
                         arrival time                          35.479    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.616ns  (logic 0.062ns (10.065%)  route 0.554ns (89.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 39.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.069ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.500    35.479    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.260    39.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.708    
    SLICE_X106Y293       FDCE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007    34.701    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.701    
                         arrival time                          35.479    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.616ns  (logic 0.062ns (10.065%)  route 0.554ns (89.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 39.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.069ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.500    35.479    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.260    39.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.708    
    SLICE_X106Y293       FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    34.700    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -34.700    
                         arrival time                          35.479    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.616ns  (logic 0.062ns (10.065%)  route 0.554ns (89.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 39.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.069ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.500    35.479    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.260    39.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.708    
    SLICE_X106Y293       FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008    34.700    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.700    
                         arrival time                          35.479    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.616ns  (logic 0.062ns (10.065%)  route 0.554ns (89.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.360ns = ( 39.693 - 33.333 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 34.863 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.985ns
  Clock Net Delay (Source):      1.065ns (routing 0.055ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.069ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.065    34.863    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X108Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y293       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039    34.902 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.054    34.956    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X108Y292       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023    34.979 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.500    35.479    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.260    39.693    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.985    34.708    
    SLICE_X106Y293       FDCE (Hold_GFF_SLICEL_C_CE)
                                                     -0.008    34.700    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.700    
                         arrival time                          35.479    
  -------------------------------------------------------------------
                         slack                                  0.779    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y294  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X107Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X107Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y294  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X106Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X105Y294  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.275         33.333      33.058     SLICE_X108Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.275         33.333      33.058     SLICE_X108Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X108Y294  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X108Y293  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_1
  To Clock:  RFDAC0_CLK

Setup :           82  Failing Endpoints,  Worst Slack       -3.529ns,  Total Violation     -257.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.529ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.944ns  (logic 0.202ns (21.398%)  route 0.742ns (78.602%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 11.218 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.518    14.266    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X11Y49        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.697    11.218    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y49        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.000    11.218    
                         clock uncertainty           -0.140    11.078    
    RAMB36_X11Y49        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.736    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                 -3.529    

Slack (VIOLATED) :        -3.529ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.929ns  (logic 0.202ns (21.744%)  route 0.727ns (78.256%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 11.203 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.503    14.251    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X11Y110       RAMB18E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.682    11.203    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X11Y110       RAMB18E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.000    11.203    
                         clock uncertainty           -0.140    11.063    
    RAMB18_X11Y110       RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.721    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                 -3.529    

Slack (VIOLATED) :        -3.521ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.914ns  (logic 0.202ns (22.101%)  route 0.712ns (77.899%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 11.196 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.488    14.236    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X11Y54        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.675    11.196    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y54        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                         clock pessimism              0.000    11.196    
                         clock uncertainty           -0.140    11.056    
    RAMB36_X11Y54        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.714    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                 -3.521    

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.761ns  (logic 0.202ns (26.544%)  route 0.559ns (73.456%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.061ns = ( 11.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.540ns (routing 0.001ns, distribution 0.539ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.335    14.083    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X11Y52        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.540    11.061    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y52        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.000    11.061    
                         clock uncertainty           -0.140    10.921    
    RAMB36_X11Y52        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.579    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.832ns  (logic 0.202ns (24.279%)  route 0.630ns (75.721%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 11.133 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.612ns (routing 0.001ns, distribution 0.611ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.406    14.154    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X11Y50        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.612    11.133    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y50        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.000    11.133    
                         clock uncertainty           -0.140    10.993    
    RAMB36_X11Y50        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.651    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.908ns  (logic 0.202ns (22.247%)  route 0.706ns (77.753%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 11.220 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.001ns, distribution 0.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.482    14.230    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X11Y48        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.699    11.220    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y48        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    11.220    
                         clock uncertainty           -0.140    11.080    
    RAMB36_X11Y48        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.738    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.479ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.805ns  (logic 0.202ns (25.093%)  route 0.603ns (74.907%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 11.129 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.608ns (routing 0.001ns, distribution 0.607ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.379    14.127    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.608    11.129    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.000    11.129    
                         clock uncertainty           -0.140    10.989    
    RAMB36_X11Y51        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.647    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 -3.479    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.869ns  (logic 0.202ns (23.245%)  route 0.667ns (76.755%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.121    13.713    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035    13.748 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=28, routed)          0.443    14.191    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X11Y53        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.679    11.200    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y53        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                         clock pessimism              0.000    11.200    
                         clock uncertainty           -0.140    11.060    
    RAMB36_X11Y53        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    10.718    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                 -3.472    

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/REGCEB
                            (rising edge-triggered cell RAMB18E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.949ns  (logic 0.202ns (21.286%)  route 0.747ns (78.714%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 11.203 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.123    13.715    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X117Y259       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    13.750 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=8, routed)           0.521    14.271    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X11Y110       RAMB18E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.682    11.203    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X11Y110       RAMB18E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.000    11.203    
                         clock uncertainty           -0.140    11.063    
    RAMB18_X11Y110       RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_REGCEB)
                                                     -0.233    10.830    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                 -3.440    

Slack (VIOLATED) :        -3.439ns  (required time - arrival time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (RFDAC0_CLK rise@10.000ns - clk_out1_top_level_clk_wiz_1_1 rise@9.999ns)
  Data Path Delay:        0.963ns  (logic 0.202ns (20.976%)  route 0.761ns (79.024%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -2.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 11.218 - 10.000 ) 
    Source Clock Delay      (SCD):    3.323ns = ( 13.322 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.067ns (routing 0.533ns, distribution 1.534ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677    10.676 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.726    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.726 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    11.110    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    10.983 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    11.227    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.255 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        2.067    13.322    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    13.401 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.103    13.504    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    13.592 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.123    13.715    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X117Y259       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035    13.750 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=8, routed)           0.535    14.285    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X11Y49        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                     10.000    10.000 r  
    HSDAC_X0Y0           HSDAC                        0.000    10.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281    10.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126    10.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.697    11.218    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y49        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.000    11.218    
                         clock uncertainty           -0.140    11.078    
    RAMB36_X11Y49        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233    10.845    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 -3.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
                            (rising edge-triggered cell FDSE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.088ns (38.597%)  route 0.140ns (61.404%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.002ns, distribution 0.384ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.059     2.207    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.242 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.065     2.307    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     2.321 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_i_1/O
                         net (fo=1, routed)           0.016     2.337    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_fwft1
    SLICE_X117Y259       FDSE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.386     0.834    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X117Y259       FDSE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.140     0.974    
    SLICE_X117Y259       FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.020    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.106ns (43.983%)  route 0.135ns (56.017%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.002ns, distribution 0.384ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.059     2.207    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.242 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.070     2.312    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X117Y259       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.032     2.344 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__4/O
                         net (fo=1, routed)           0.006     2.350    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__4_n_0
    SLICE_X117Y259       FDSE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.386     0.834    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X117Y259       FDSE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.140     0.974    
    SLICE_X117Y259       FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.021    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.109ns (42.745%)  route 0.146ns (57.255%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.002ns, distribution 0.384ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 f  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.059     2.207    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.242 f  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.070     2.312    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X117Y259       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     2.347 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.017     2.364    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/next_fwft_state__0[1]
    SLICE_X117Y259       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.386     0.834    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X117Y259       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.140     0.974    
    SLICE_X117Y259       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.020    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.088ns (21.053%)  route 0.330ns (78.947%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.002ns, distribution 0.539ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.059     2.207    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.242 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.070     2.312    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X117Y259       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     2.326 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=8, routed)           0.201     2.527    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X11Y53        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.541     0.989    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y53        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.140     1.129    
    RAMB36_X11Y53        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                      0.049     1.178    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.097ns (37.891%)  route 0.159ns (62.109%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.382ns (routing 0.002ns, distribution 0.380ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.059     2.207    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.242 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.085     2.327    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X117Y259       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     2.350 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__4/O
                         net (fo=1, routed)           0.015     2.365    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__4_n_0
    SLICE_X117Y259       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.382     0.830    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X117Y259       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.140     0.970    
    SLICE_X117Y259       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.016    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.099ns (37.359%)  route 0.166ns (62.642%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.002ns, distribution 0.381ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 f  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.085     2.233    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X117Y258       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.247 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad[8]_i_2/O
                         net (fo=2, routed)           0.074     2.321    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.adj_axis_wpkt_cnt_rd_pad_0
    SLICE_X117Y257       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.046     2.367 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.374    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/p_0_in[1]
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.383     0.831    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.140     0.971    
    SLICE_X117Y257       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.017    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.088ns (22.680%)  route 0.300ns (77.320%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.059     2.207    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y259       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.242 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=13, routed)          0.070     2.312    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X117Y259       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     2.326 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=8, routed)           0.171     2.497    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.502     0.950    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X11Y51        RAMB36E2                                     r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.000     0.950    
                         clock uncertainty            0.140     1.090    
    RAMB36_X11Y51        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                      0.049     1.139    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.101ns (37.828%)  route 0.166ns (62.172%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.002ns, distribution 0.381ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 f  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.085     2.233    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X117Y258       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.247 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad[8]_i_2/O
                         net (fo=2, routed)           0.074     2.321    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.adj_axis_wpkt_cnt_rd_pad_0
    SLICE_X117Y257       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.048     2.369 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.376    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/p_0_in[3]
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.383     0.831    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X117Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.140     0.971    
    SLICE_X117Y257       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.017    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_pkt_read_reg/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.067ns (27.459%)  route 0.177ns (72.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.002ns, distribution 0.355ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 f  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.085     2.233    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X117Y258       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.247 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.diff_pkt_cnt_pad[8]_i_2/O
                         net (fo=2, routed)           0.074     2.321    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.adj_axis_wpkt_cnt_rd_pad_0
    SLICE_X118Y257       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     2.335 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_pkt_read_i_1/O
                         net (fo=1, routed)           0.018     2.353    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_pkt_read_i_1_n_0
    SLICE_X118Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_pkt_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.357     0.805    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_pkt_read_reg/C
                         clock pessimism              0.000     0.805    
                         clock uncertainty            0.140     0.945    
    SLICE_X118Y257       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.991    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_pkt_read_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - clk_out1_top_level_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.074ns (38.144%)  route 0.120ns (61.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.139ns (routing 0.294ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.359ns (routing 0.002ns, distribution 0.357ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_1
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=4930, routed)        1.139     2.109    top_level_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X118Y257       FDRE                                         r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y257       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.148 r  top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.057     2.205    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X118Y258       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.035     2.240 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt[9]_i_1/O
                         net (fo=10, routed)          0.063     2.303    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/p_2_in
    SLICE_X118Y258       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_1_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/clk_dac0_i
    BUFG_GT_X1Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_1_bufg_gt_ctrl/dac0_bufg_gt/O
    X5Y4 (CLOCK_ROOT)    net (fo=192, routed)         0.359     0.807    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/m_aclk
    SLICE_X118Y258       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[4]/C
                         clock pessimism              0.000     0.807    
                         clock uncertainty            0.140     0.947    
    SLICE_X118Y258       FDRE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.007     0.940    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.axis_rpkt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  1.364    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        9.571ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.454ns  (logic 0.079ns (17.401%)  route 0.375ns (82.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y244                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X116Y244       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.375     0.454    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X113Y240       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y240       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.353ns  (logic 0.077ns (21.813%)  route 0.276ns (78.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y245                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X115Y245       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.276     0.353    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X115Y245       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y245       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.337ns  (logic 0.077ns (22.849%)  route 0.260ns (77.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y242                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X118Y242       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.260     0.337    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X117Y239       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X117Y239       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.331ns  (logic 0.077ns (23.263%)  route 0.254ns (76.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y242                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X118Y242       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.254     0.331    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X117Y239       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X117Y239       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  9.694    

Slack (MET) :             9.733ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.292ns  (logic 0.080ns (27.397%)  route 0.212ns (72.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y242                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X118Y242       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.212     0.292    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X118Y242       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y242       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  9.733    

Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.283ns  (logic 0.081ns (28.622%)  route 0.202ns (71.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y244                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X116Y244       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.202     0.283    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X116Y240       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X116Y240       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  9.742    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.279ns  (logic 0.078ns (27.957%)  route 0.201ns (72.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y242                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X118Y242       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.201     0.279    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X117Y240       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X117Y240       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.278ns  (logic 0.079ns (28.417%)  route 0.199ns (71.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y244                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X116Y244       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.199     0.278    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X116Y244       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X116Y244       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  9.747    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.266ns  (logic 0.078ns (29.323%)  route 0.188ns (70.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y242                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X118Y242       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.188     0.266    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X118Y240       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y240       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.786ns  (required time - arrival time)
  Source:                 top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_1  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.239ns  (logic 0.078ns (32.636%)  route 0.161ns (67.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y242                                    0.000     0.000 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X118Y242       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.161     0.239    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X118Y240       FDRE                                         r  top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y240       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    top_level_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  9.786    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       32.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.277ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.593ns  (logic 0.202ns (34.064%)  route 0.391ns (65.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 68.376 - 66.666 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 40.298 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.865ns (routing 0.069ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.055ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.865    40.298    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.377 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.230    40.607    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    40.730 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.161    40.891    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X105Y292       FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.245    68.376    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              5.093    73.469    
                         clock uncertainty           -0.235    73.234    
    SLICE_X105Y292       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    73.168    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         73.168    
                         arrival time                         -40.891    
  -------------------------------------------------------------------
                         slack                                 32.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.174ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.358ns  (logic 0.140ns (39.107%)  route 0.218ns (60.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.052ns
    Source Clock Delay      (SCD):    1.645ns = ( 34.978 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.180ns (routing 0.055ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.069ns, distribution 1.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.180    34.978    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X106Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    35.037 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.135    35.172    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X105Y292       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.081    35.253 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.083    35.336    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X105Y292       FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.952     7.052    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -5.093     1.959    
                         clock uncertainty            0.235     2.194    
    SLICE_X105Y292       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     2.162    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                          35.336    
  -------------------------------------------------------------------
                         slack                                 33.174    





