# Verilog learn code

## Include
* FIFO
* FSM

