# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 0.000512 2048 130 260 37632 3.58003 23.9635 104.886 132.483 132.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1620 0.001024 4096 70 110 18816 2.71155 7.59085 104.642 114.987 115.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 6.4e-05 2048 330 1090 238592 55.0879 28.2794 773.996 838.575 1696.1 1696.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.000512 1024 240 2340 30720 2.31072 1.66698 74.7441 89.8171 168.64 168.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 3.2e-05 1024 240 3140 495616 64.9063 26.824 1708.28 835.767 2636.01 2636.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 0.001024 4096 260 2760 12416 2.93472 125.07 201.775 329.825 329.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 3.2e-05 4096 350 5720 482304 389.575 161.739 12436.4 4890.55 17878.8 17879.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1170 0.000256 2048 470 2730 52992 9.63174 7.01235 302.947 209.258 528.947 529.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 0.000128 1024 60 760 153408 6.85056 107.182 209.774 323.849 323.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000512 512 600 350 30208 1.49875 0.829728 6.0721 27.8571 36.3826 36.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 0.000512 2048 130 260 37656 3.58717 27.8774 104.954 136.472 136.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1620 0.001024 4096 70 110 18864 2.72685 8.74739 104.923 116.442 116.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 6.4e-05 2048 330 1090 238464 55.2253 28.3627 886.63 838.148 1808.52 1808.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.000512 1024 240 2340 30816 2.31062 1.66298 89.9068 90.8039 184.787 184.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 3.2e-05 1024 240 3140 493056 65.3166 26.8636 2056.72 834.995 2984.11 2984.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 0.001024 4096 260 2760 12456 2.95098 146.63 202.019 351.643 351.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 3.2e-05 4096 350 5720 481536 390.725 162.33 14384.2 4887.95 19825.7 19826.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1170 0.000256 2048 470 2730 53280 9.68074 7.12294 336.264 209.791 562.962 563.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 0.000128 1024 60 760 153360 6.84442 123.632 209.694 340.213 340.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000512 512 600 350 29952 1.48864 0.8216 6.92432 28.2253 37.5927 37.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 0.000512 2048 130 260 37600 3.5775 29.7001 104.764 138.093 138.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1620 0.001024 4096 70 110 18800 2.71155 9.18938 104.566 116.509 116.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 6.4e-05 2048 330 1090 239360 54.9444 28.3648 929.664 838.041 1851.18 1851.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.000512 1024 240 2340 30720 2.2967 1.64694 93.5956 90.2798 187.92 188.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 3.2e-05 1024 240 3140 496640 65.2205 26.914 2159.8 837.97 3090.12 3090.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 0.001024 4096 260 2760 12400 2.94173 151.763 201.7 356.449 356.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 3.2e-05 4096 350 5720 481280 391.187 162.302 14946.5 4897.34 20397.8 20398.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1170 0.000256 2048 470 2730 52800 9.61056 7.01667 347.189 208.925 572.844 572.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 0.000128 1024 60 760 153360 6.84822 129.137 209.584 345.612 345.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000512 512 600 350 29440 1.48634 0.815104 7.13043 26.9405 36.5004 36.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 0.000512 2048 130 260 37632 3.58675 27.3475 104.876 135.863 135.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1620 0.001024 4096 70 110 18816 2.71552 8.49715 104.718 115.976 116.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 6.4e-05 2048 330 1090 238080 55 28.3718 861.443 836.548 1781.53 1781.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.000512 1024 240 2340 30720 2.29456 1.66093 87.0417 90.8511 181.952 182.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 3.2e-05 1024 240 3140 491520 64.9326 26.7264 1986.04 832.327 2910.26 2910.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 0.001024 4096 260 2760 12384 2.94557 141.492 201.679 346.165 346.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 3.2e-05 4096 350 5720 480768 388.969 161.772 13939.4 4881.11 19371.8 19372.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1170 0.000256 2048 470 2730 52992 9.60656 7.03578 324.901 209.449 551.093 551.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 0.000128 1024 60 760 153312 6.85258 120.23 209.508 336.633 336.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000512 512 600 350 29952 1.47997 0.815776 6.76586 28.088 37.279 37.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 0.000512 2048 130 260 37600 3.576 27.5827 104.778 135.988 136.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1620 0.001024 4096 70 110 18800 2.71974 8.6817 104.629 116.074 116.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 6.4e-05 2048 330 1090 238400 55.2799 28.4876 873.892 836.892 1794.72 1794.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.000512 1024 240 2340 30800 2.31024 1.65888 89.0112 90.6094 183.694 183.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 3.2e-05 1024 240 3140 492800 65.0394 26.812 2015.76 832.512 2940.35 2940.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 0.001024 4096 260 2760 12400 2.94502 142.99 201.773 347.752 347.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 3.2e-05 4096 350 5720 481600 391.289 162.03 14070.6 4881.62 19506.1 19506.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1170 0.000256 2048 470 2730 53200 9.69574 7.11485 329.632 216.094 562.639 562.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 0.000128 1024 60 760 153300 6.85261 121.258 209.443 337.597 337.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000512 512 600 350 29600 1.48874 0.82272 6.75533 27.0105 36.2045 36.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 0.000512 2048 130 260 37520 3.56826 28.1412 104.722 136.483 136.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1620 0.001024 4096 70 110 18816 2.71974 9.0769 104.907 116.747 116.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 6.4e-05 2048 330 1090 238336 55.0284 28.3244 895.429 837.413 1816.37 1816.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.000512 1024 240 2340 30464 2.29152 1.64442 90.1962 90.3334 184.566 184.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 3.2e-05 1024 240 3140 494592 65.3305 26.9046 2075.68 837.317 3005.46 3005.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 0.001024 4096 260 2760 12320 2.93274 145.984 200.472 349.435 349.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 3.2e-05 4096 350 5720 480256 390.9 162.129 14321.1 4894.77 19769.4 19769.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1170 0.000256 2048 470 2730 52864 9.63741 7.12704 335.281 209.692 561.842 561.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 0.000128 1024 60 760 153328 6.8567 124.631 209.751 341.284 341.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000512 512 600 350 29568 1.49216 0.820896 6.98288 27.0388 36.4604 36.5712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 0.000512 2048 130 260 37560 3.57235 28.4446 104.722 136.792 136.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1620 0.001024 4096 70 110 18720 2.70742 9.04221 104.303 116.097 116.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 6.4e-05 2048 330 1090 238080 55.094 28.3134 899.035 834.351 1816.95 1817.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.000512 1024 240 2340 30720 2.31747 1.66438 91.1702 90.7409 185.992 186.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 3.2e-05 1024 240 3140 491520 65.7372 26.89 2075.73 834.237 3002.81 3002.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 0.001024 4096 260 2760 12360 2.94502 147.217 201.663 351.869 351.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 3.2e-05 4096 350 5720 480000 392.063 162.666 14445.9 4893.71 19894.9 19895.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1170 0.000256 2048 470 2730 52800 9.64518 7.07517 336.778 208.936 562.539 562.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 0.000128 1024 60 760 153360 6.85651 125.139 209.552 341.595 341.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000512 512 600 350 29760 1.48691 0.818816 7.09264 26.9041 36.4323 36.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 0.000512 2048 130 260 37504 3.57306 27.8692 104.703 136.199 136.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1620 0.001024 4096 70 110 18688 2.70291 8.6143 104.284 115.644 115.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 6.4e-05 2048 330 1090 237568 54.953 28.2508 867.852 835.914 1787.13 1787.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.000512 1024 240 2340 30720 2.3127 1.67174 88.2934 90.2856 182.665 182.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 3.2e-05 1024 240 3140 491520 65.6069 26.8249 2005.27 835.774 2933.7 2933.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 0.001024 4096 260 2760 12288 2.92659 141.997 200.375 345.342 345.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 3.2e-05 4096 350 5720 481280 390.693 162.196 13994.1 4897.09 19444.6 19445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1170 0.000256 2048 470 2730 52736 9.62966 7.02262 325.028 209.476 551.255 551.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 0.000128 1024 60 760 153344 6.85382 121.171 209.749 337.815 337.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000512 512 600 350 29696 1.50682 0.833536 6.812 27.3014 36.5835 36.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 0.000512 2048 130 260 37440 3.57808 27.6852 104.709 136.024 136.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1620 0.001024 4096 70 110 18624 2.70131 8.71014 104.295 115.751 115.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 6.4e-05 2048 330 1090 236544 54.8864 28.1846 870.548 833.404 1787.19 1787.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.000512 1024 240 2340 29952 2.29402 1.644 86.6052 89.8627 180.507 180.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 3.2e-05 1024 240 3140 479232 65.5899 26.4363 1975.79 824.945 2892.98 2893.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 0.001024 4096 260 2760 12288 2.94285 143.191 201.77 347.947 348.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 3.2e-05 4096 350 5720 479232 391.704 162.38 14104.4 4905.28 19564.3 19564.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1170 0.000256 2048 470 2730 52224 9.6151 7.00397 325.519 208.852 551.094 551.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 0.000128 1024 60 760 153216 6.85184 121.607 209.693 338.195 338.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000512 512 600 350 29184 1.50099 0.821728 6.77546 28.0561 37.2827 37.3904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 0.000512 2048 130 260 37400 3.57366 29.4769 104.538 137.64 137.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1620 0.001024 4096 70 110 18600 2.70125 9.5232 104.119 116.388 116.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 6.4e-05 2048 330 1090 236800 55.075 28.3378 931.034 833.082 1847.69 1847.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.000512 1024 240 2340 30400 2.29424 1.64218 94.8484 89.8627 188.751 188.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 3.2e-05 1024 240 3140 486400 64.4869 26.5009 2151.15 824.259 3066.63 3066.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 0.001024 4096 260 2760 12200 2.93146 152.596 200.208 355.78 355.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 3.2e-05 4096 350 5720 480000 393.218 162.718 15095.1 4901.95 20553.5 20553.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1170 0.000256 2048 470 2730 52800 9.63584 7.0185 352.982 208.787 578.529 578.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 0.000128 1024 60 760 153200 6.85261 130.499 209.499 346.895 346.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000512 512 600 350 28800 1.50982 0.82096 7.19318 26.0404 35.6944 35.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 0.000512 2048 130 260 37376 3.58006 34.1799 104.723 142.535 142.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1620 0.001024 4096 70 110 18432 2.68902 10.7517 103.614 117.099 117.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 6.4e-05 2048 330 1090 237568 54.9279 28.2892 1096.68 836.415 2016.49 2016.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.000512 1024 240 2340 29696 2.27328 1.61587 107.788 89.0313 200.812 200.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 3.2e-05 1024 240 3140 491520 65.5804 26.8308 2518.71 836.105 3447.46 3447.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 0.001024 4096 260 2760 12032 2.90656 175.094 199.702 377.747 377.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 3.2e-05 4096 350 5720 479232 391.369 161.775 17422.2 4905.6 22881.5 22881.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1170 0.000256 2048 470 2730 52224 9.66861 7.03283 405.079 209.812 631.695 631.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 0.000128 1024 60 760 153088 6.85056 152.087 209.62 368.6 368.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000512 512 600 350 26624 1.48019 0.781984 7.77194 25.0717 35.2328 35.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 0.000512 2048 130 270 37632 3.584 24.2523 104.833 132.721 132.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1620 0.001024 4096 70 105 18912 2.71466 7.01226 104.736 114.505 114.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 6.4e-05 2048 330 1095 239104 55.1498 28.3977 1190.9 837.674 2112.3 2112.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1040 0.000512 1024 240 2340 31104 2.30019 1.6631 77.381 91.0414 172.492 172.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1060 3.2e-05 1024 240 3150 501760 64.4789 26.8767 1787.78 837.663 2717.03 2717.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 820 0.001024 4096 260 2760 12480 2.94768 125.169 201.846 330.005 330.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 3.2e-05 4096 350 5715 482304 388.887 161.813 12298.5 4877.44 17727.1 17727.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1170 0.000256 2048 470 2730 53376 9.64032 7.03693 305.712 209.595 532.091 532.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 0.000128 1024 60 765 153440 6.85261 105.672 209.59 322.158 322.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.000512 512 600 345 30208 1.48963 0.832192 6.80019 27.8521 37.0999 37.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 0.000512 2048 130 270 37640 3.584 24.5752 104.964 133.174 133.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1620 0.001024 4096 70 105 18920 2.71648 7.14957 104.91 114.819 114.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 6.4e-05 2048 330 1095 238720 55.2578 28.4002 772.042 838.399 1694.27 1694.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.000512 1024 240 2340 31040 2.30842 1.66096 77.8523 90.7796 172.702 172.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1060 3.2e-05 1024 240 3150 501760 64.6073 26.9494 1810.23 838.372 2740.41 2740.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 820 0.001024 4096 260 2760 12480 2.95309 127.186 201.985 332.167 332.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1160 3.2e-05 4096 350 5715 481920 390.902 162.272 12370.2 4885.97 17809.9 17810.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1170 0.000256 2048 470 2730 53280 9.68842 7.0665 310.714 209.783 537.354 537.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 0.000128 1024 60 765 153400 6.84646 105.007 209.721 321.618 321.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000512 512 600 345 29760 1.50186 0.827392 6.58541 29.1936 38.2367 38.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 0.000512 2048 130 270 37632 3.59424 24.725 104.978 133.35 133.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1620 0.001024 4096 70 105 18912 2.71974 7.14842 104.923 114.834 114.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 6.4e-05 2048 330 1095 238080 55.1302 28.309 763.489 837.293 1684.39 1684.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.000512 1024 240 2340 31104 2.3111 1.66893 77.4456 91.6769 173.206 173.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 3.2e-05 1024 240 3150 500736 64.5471 26.9008 1790.47 837.133 2719.27 2719.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 820 0.001024 4096 260 2760 12480 2.95178 125.893 202.029 330.923 330.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 3.2e-05 4096 350 5715 481536 389.947 162.22 12317.5 4887.32 17757.5 17757.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1170 0.000256 2048 470 2730 53184 9.64118 7.03338 307.398 209.582 533.758 533.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 0.000128 1024 60 765 153408 6.89152 106.392 209.779 323.105 323.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000512 512 600 345 29952 1.49622 0.825344 5.91523 26.6112 34.9757 35.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 0.000512 2048 130 270 37632 3.58646 24.8773 104.997 133.512 133.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1620 0.001024 4096 70 105 18872 2.71702 7.31763 104.749 114.827 114.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 6.4e-05 2048 330 1095 238336 55.2199 28.3361 785.558 837.151 1706.43 1706.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.000512 1024 240 2340 31136 2.3121 1.66912 79.7057 91.1194 174.909 175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 3.2e-05 1024 240 3150 501760 64.4535 26.9223 1840.34 837.118 2769.05 2769.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 0.001024 4096 260 2760 12432 2.94093 127.451 201.818 332.255 332.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 3.2e-05 4096 350 5715 482048 390.76 162.257 12567.8 4890.46 18011.8 18012.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1170 0.000256 2048 470 2730 53088 9.67725 7.04102 309.554 209.518 535.894 535.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 0.000128 1024 60 765 153384 6.85078 109.392 209.754 326.04 326.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000512 512 600 345 30016 1.50826 0.832128 6.0881 27.722 36.2794 36.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 0.000512 2048 130 270 37568 3.58214 26.5812 104.779 134.998 135.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1620 0.001024 4096 70 105 18880 2.71155 7.60422 104.763 115.121 115.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 6.4e-05 2048 330 1095 238592 55.0598 28.2837 802.087 837.993 1723.6 1723.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.000512 1024 240 2340 30976 2.3017 1.66867 78.0512 90.974 173.097 173.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 3.2e-05 1024 240 3150 499712 64.3441 26.8348 1779.87 835.186 2706.46 2706.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 0.001024 4096 260 2760 12416 2.94483 128.704 201.712 333.406 333.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 3.2e-05 4096 350 5715 482304 389.48 161.804 12738.7 4886.84 18177.3 18177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1170 0.000256 2048 470 2730 52992 9.61613 7.02035 295.347 209.054 521.141 521.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 0.000128 1024 60 765 153408 6.85181 110.954 209.658 327.507 327.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000512 512 600 345 30208 1.49552 0.830944 6.31094 27.4312 36.1967 36.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 0.000512 2048 130 270 37584 3.5799 29.4541 104.818 137.907 137.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1620 0.001024 4096 70 105 18864 2.71245 8.54675 104.703 116.005 116.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 6.4e-05 2048 330 1095 238464 55.1756 28.3412 908.957 837.532 1830.18 1830.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.000512 1024 240 2340 30816 2.30842 1.66502 91.8842 90.7101 186.667 186.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 3.2e-05 1024 240 3150 497664 64.6316 26.8688 2114.03 834.366 3040.12 3040.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 0.001024 4096 260 2760 12456 2.95443 148.752 201.937 353.688 353.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 3.2e-05 4096 350 5715 481536 390.43 162.349 14489.6 4883.98 19926.8 19927.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1170 0.000256 2048 470 2730 53280 9.67539 7.05536 341.319 209.636 567.785 567.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 0.000128 1024 60 765 153360 6.8456 126.666 209.566 343.124 343.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000512 512 600 345 29376 1.50016 0.821248 6.9839 27.9657 37.3976 37.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 0.000512 2048 130 270 37600 3.58746 29.0341 104.905 137.58 137.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1620 0.001024 4096 70 105 18880 2.72157 8.5567 104.851 116.173 116.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 6.4e-05 2048 330 1095 238080 55.0841 28.3144 885.995 838.027 1807.59 1807.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.000512 1024 240 2340 30720 2.29651 1.64864 89.6224 90.5796 184.248 184.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 3.2e-05 1024 240 3150 501760 64.3474 26.9248 2079.07 837.951 3008.54 3008.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 0.001024 4096 260 2760 12400 2.94621 144.201 201.697 348.887 348.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 3.2e-05 4096 350 5715 481280 391.063 162.293 14127.6 4892.97 19574.4 19574.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1170 0.000256 2048 470 2730 52800 9.60208 7.02118 329.868 208.928 555.523 555.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 0.000128 1024 60 765 153360 6.85091 123.484 209.603 339.983 340.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000512 512 600 345 29440 1.48925 0.81632 6.8385 26.9522 36.2245 36.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 0.000512 2048 130 270 37536 3.58195 30.6089 104.764 139.009 139.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1620 0.001024 4096 70 105 18816 2.7136 9.13882 104.583 116.479 116.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 6.4e-05 2048 330 1095 238080 54.9631 28.3244 946.166 836.624 1866.24 1866.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.000512 1024 240 2340 30720 2.29696 1.6657 95.4568 90.4683 189.986 190.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 3.2e-05 1024 240 3150 497664 63.8602 26.7244 2196.76 832.399 3119.96 3120.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 0.001024 4096 260 2760 12384 2.93942 153.676 201.688 358.351 358.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 3.2e-05 4096 350 5715 480768 388.689 161.782 14996 4897.55 20444.6 20445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1170 0.000256 2048 470 2730 52992 9.61075 7.03405 352.759 209.46 578.966 579.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 0.000128 1024 60 765 153312 6.84966 131.727 209.548 348.167 348.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000512 512 600 345 29184 1.49779 0.81936 7.23238 26.7296 36.4034 36.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 0.000512 2048 130 270 37500 3.57555 31.1068 104.69 139.423 139.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1620 0.001024 4096 70 105 18800 2.70986 9.06461 104.598 116.417 116.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 6.4e-05 2048 330 1095 238400 55.244 28.3672 939.163 837.225 1860.16 1860.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.000512 1024 240 2340 30800 2.30947 1.65872 95.0458 90.5399 189.655 189.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 3.2e-05 1024 240 3150 492800 64.9495 26.8189 2162.11 832.829 3086.94 3087.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 0.001024 4096 260 2760 12400 2.94502 152.377 201.802 357.166 357.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 3.2e-05 4096 350 5715 481600 389.861 162.227 14917.1 4879.43 20349.1 20349.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1170 0.000256 2048 470 2730 53200 9.68042 7.056 352.162 209.624 578.621 578.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 0.000128 1024 60 765 153300 6.85875 131.107 209.664 347.674 347.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000512 512 600 345 29600 1.4911 0.82112 7.30682 26.7286 36.4764 36.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 0.000512 2048 130 270 37520 3.5775 30.9191 104.827 139.377 139.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1620 0.001024 4096 70 105 18816 2.71034 9.11254 104.735 116.602 116.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 6.4e-05 2048 330 1095 238336 54.9933 28.3154 946.669 837.197 1867.34 1867.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.000512 1024 240 2340 30464 2.28797 1.64432 94.6762 90.1827 188.891 188.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 3.2e-05 1024 240 3150 501760 64.2218 26.9389 2215.78 837.163 3144.33 3144.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 0.001024 4096 260 2760 12320 2.93478 152.844 200.458 356.279 356.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 3.2e-05 4096 350 5715 480256 390.643 162.121 15024.2 4888.49 20466 20466.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1170 0.000256 2048 470 2730 52864 9.63782 7.03693 352.812 209.675 579.263 579.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 0.000128 1024 60 765 153328 6.8504 132.017 209.788 348.699 348.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000512 512 600 345 29568 1.49443 0.820896 7.35248 26.8798 36.6745 36.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 0.000512 2048 130 270 37560 3.58605 30.9148 104.888 139.444 139.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1620 0.001024 4096 70 105 18840 2.71853 9.0545 104.831 116.648 116.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 6.4e-05 2048 330 1095 236160 55.2563 28.3554 921.742 834.727 1840.25 1840.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.000512 1024 240 2340 30720 2.31565 1.66451 93.9492 90.0975 188.131 188.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 3.2e-05 1024 240 3150 499200 64.3532 26.8718 2170.92 834.446 3096.82 3096.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 0.001024 4096 260 2760 12360 2.93898 151.251 201.688 355.926 355.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 3.2e-05 4096 350 5715 480000 391.994 162.656 14826.9 4895.42 20277.5 20277.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1170 0.000256 2048 470 2730 52800 9.65082 7.02723 345.941 208.999 571.723 571.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 0.000128 1024 60 765 153240 6.8576 129.073 209.463 345.44 345.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000512 512 600 345 28800 1.51411 0.819296 7.13504 26.6051 36.2008 36.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 0.000512 2048 130 270 37504 3.5799 29.4127 104.755 137.797 137.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1620 0.001024 4096 70 105 18816 2.71242 8.75869 104.743 116.259 116.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 6.4e-05 2048 330 1095 237568 54.9069 28.2549 888.604 835.27 1807.2 1807.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.000512 1024 240 2340 30720 2.31562 1.67312 89.86 90.303 184.252 184.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 3.2e-05 1024 240 3150 499712 64.2738 26.825 2080.42 835.244 3006.99 3007.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 0.001024 4096 260 2760 12288 2.93683 144.165 200.286 347.431 347.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 3.2e-05 4096 350 5715 481280 390.486 162.172 14226.2 4890.52 19669.9 19670.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1170 0.000256 2048 470 2730 52736 9.62 7.10432 331.121 209.185 557.132 557.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 0.000128 1024 60 765 153344 6.84896 124.049 209.62 340.563 340.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000512 512 600 345 29696 1.50739 0.83248 6.95267 28.158 37.5793 37.6877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 0.000512 2048 130 270 37440 3.57786 32.1947 104.86 140.685 140.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1620 0.001024 4096 70 105 18624 2.69821 9.6041 104.157 116.502 116.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 6.4e-05 2048 330 1095 236544 54.8771 28.2851 1032.34 833.5 1949.17 1949.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.000512 1024 240 2340 29952 2.29328 1.64144 102.292 88.3107 194.641 194.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 3.2e-05 1024 240 3150 491520 63.4882 26.4362 2381.83 825.041 3297.01 3297.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 0.001024 4096 260 2760 12288 2.94154 166.98 201.782 371.75 371.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 3.2e-05 4096 350 5715 479232 391.514 162.396 16339.8 4901.91 21796.1 21796.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1170 0.000256 2048 470 2730 52224 9.60352 7.00275 380.616 208.876 606.202 606.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 0.000128 1024 60 765 153216 7.71818 144.235 213.853 365.854 365.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000512 512 600 345 29184 1.50102 0.821152 8.01341 26.0616 36.527 36.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 0.000512 2048 130 270 37400 3.57776 33.6239 104.686 141.941 142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1620 0.001024 4096 70 105 18600 2.70051 9.91478 103.986 116.644 116.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 6.4e-05 2048 330 1095 236800 55.0468 28.4303 1035.45 833.17 1952.26 1952.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.000512 1024 240 2340 30400 2.29581 1.6425 104.475 89.3982 197.914 198.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 3.2e-05 1024 240 3150 486400 64.4403 26.5118 2367.57 824.372 3283.12 3283.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 0.001024 4096 260 2760 12200 2.92602 166.682 200.258 369.911 369.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 3.2e-05 4096 350 5715 480000 393.135 162.704 16592.9 4895.91 22045.1 22045.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1170 0.000256 2048 470 2730 52800 9.63002 7.02054 386.938 208.808 612.501 612.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 0.000128 1024 60 765 153200 6.85267 144.386 209.546 360.829 360.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000512 512 600 345 28800 1.51747 0.8192 8.04458 26.6616 37.1658 37.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 0.000512 2048 130 270 37376 3.57786 31.3928 104.86 139.884 139.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1620 0.001024 4096 70 105 18688 2.71654 9.25901 104.844 116.864 116.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 6.4e-05 2048 330 1095 237568 54.9561 28.2575 952.589 836.419 1872.39 1872.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.000512 1024 240 2340 29696 2.27293 1.61926 93.0232 89.4293 186.448 186.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 3.2e-05 1024 240 3150 491520 65.5787 26.826 2179.29 836.113 3108.05 3108.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 0.001024 4096 260 2760 12032 2.90765 150.483 199.704 353.14 353.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 3.2e-05 4096 350 5715 479232 391.412 161.787 15059.1 4886.54 20499.3 20499.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1170 0.000256 2048 470 2730 52224 9.66042 7.04307 349.227 209.831 575.871 575.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 0.000128 1024 60 765 153088 6.85293 131.746 209.648 348.291 348.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000512 512 600 345 26624 1.48419 0.77824 6.79152 25.6638 34.8445 34.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 0.000512 2048 130 260 37696 3.58704 22.1958 104.876 130.711 130.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1620 0.001024 4096 70 120 18848 2.71981 7.62067 104.835 115.22 115.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 6.4e-05 2048 330 1100 238592 55.11 28.2963 1142.83 837.745 2064.15 2064.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 0.000512 1024 240 2340 30592 2.31165 1.6663 71.5637 90.6346 166.276 166.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1060 3.2e-05 1024 240 3140 493568 65.7431 26.8759 1661.34 837.753 2591.94 2592.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 820 0.001024 4096 260 2760 12480 2.94157 114.58 201.849 319.419 319.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 3.2e-05 4096 350 5720 480768 390.562 162.306 11569.7 4894.65 17017.8 17018.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1170 0.000256 2048 470 2740 52992 9.64579 7.04102 290.281 209.618 516.692 516.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 0.000128 1024 60 760 153440 6.85261 99.3576 209.591 315.846 315.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000512 512 600 360 30208 1.48819 0.829824 6.59062 27.8366 36.873 36.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 0.000512 2048 130 260 37680 3.59126 25.091 104.928 133.664 133.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1620 0.001024 4096 70 120 18840 2.72384 8.62208 104.901 116.288 116.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 6.4e-05 2048 330 1100 238720 55.2139 28.499 816.243 838.352 1738.48 1738.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.000512 1024 240 2340 30560 2.31219 1.66093 81.1181 91.387 176.584 176.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 3.2e-05 1024 240 3140 491520 66.177 26.9552 1862.3 838.321 2793.98 2794.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 820 0.001024 4096 260 2760 12480 2.956 132.985 201.976 337.961 338.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 3.2e-05 4096 350 5720 480640 392.384 162.771 12979.9 4915.51 18451.1 18451.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1170 0.000256 2048 470 2740 52960 9.70128 7.04915 326.869 209.778 553.499 553.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 0.000128 1024 60 760 153440 7.00016 112.466 209.74 329.253 329.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000512 512 600 360 29760 1.50157 0.827904 7.06925 28.5002 38.0305 38.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 0.000512 2048 130 260 37680 3.59424 23.5704 104.877 132.092 132.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1620 0.001024 4096 70 120 18816 2.71606 8.06576 104.749 115.575 115.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 6.4e-05 2048 330 1100 238080 55.089 28.3279 757.872 836.434 1677.89 1678.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.000512 1024 240 2340 30720 2.31571 1.66483 75.72 91.0581 170.861 170.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 3.2e-05 1024 240 3140 491520 66.0251 26.9014 1732.22 836.398 2661.77 2661.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 820 0.001024 4096 260 2760 12480 2.95526 124.206 201.98 329.188 329.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 3.2e-05 4096 350 5720 480000 392.443 162.713 12054.2 4899.1 17509 17509.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1170 0.000256 2048 470 2740 52800 9.66333 7.03542 296.897 209.315 523.017 523.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 0.000128 1024 60 760 153408 6.90381 104.525 209.574 321.049 321.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000512 512 600 360 29952 1.49894 0.826912 6.01395 26.5338 35.0021 35.1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 0.000512 2048 130 260 37632 3.58 23.8449 104.774 132.252 132.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1620 0.001024 4096 70 120 18816 2.71795 8.26157 104.795 115.819 115.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 6.4e-05 2048 330 1100 238336 55.2 28.4078 773.04 836.482 1693.3 1693.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.000512 1024 240 2340 30688 2.32224 1.66912 77.3528 89.5284 170.976 171.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 3.2e-05 1024 240 3140 491008 66.1858 26.9204 1753.75 836.916 2684 2684.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 0.001024 4096 260 2760 12432 2.9425 126.487 201.733 331.208 331.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 3.2e-05 4096 350 5720 480256 392.532 162.866 12203.2 4913.17 17672.3 17672.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1170 0.000256 2048 470 2740 52864 9.67776 7.03507 286.824 209.341 512.984 513.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 0.000128 1024 60 760 153384 6.85075 106.137 209.56 322.589 322.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000512 512 600 360 30016 1.50755 0.833472 6.19597 27.5739 36.2405 36.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 0.000512 2048 130 260 37632 3.57661 24.3116 104.791 132.735 132.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1620 0.001024 4096 70 120 18816 2.72179 8.3073 104.837 115.907 115.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 6.4e-05 2048 330 1100 238592 55.0254 28.3153 779.115 837.875 1700.5 1700.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.000512 1024 240 2340 30464 2.31469 1.66787 73.9458 91.2027 169.232 169.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 3.2e-05 1024 240 3140 491520 65.6121 26.8367 1682.01 835.072 2609.76 2609.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 0.001024 4096 260 2760 12416 2.94566 124.249 201.682 328.921 328.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 3.2e-05 4096 350 5720 480256 392.004 162.557 12285.5 4921.47 17762.1 17762.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1170 0.000256 2048 470 2740 52736 9.61923 7.01258 284.974 209.019 510.727 510.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 0.000128 1024 60 760 153408 6.85197 106.613 209.594 323.102 323.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000512 512 600 360 30208 1.49402 0.82944 6.29146 28.466 37.2072 37.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 0.000512 2048 130 260 37656 3.59014 30.165 104.975 138.786 138.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1620 0.001024 4096 70 120 18792 2.7144 10.5451 104.846 118.149 118.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 6.4e-05 2048 330 1100 238464 55.1453 28.3703 960.64 838.526 1882.85 1882.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.000512 1024 240 2340 30528 2.31834 1.66502 96.1226 90.6574 190.866 190.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 3.2e-05 1024 240 3140 488448 66.088 26.8632 2172.09 835.189 3100.46 3100.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 0.001024 4096 260 2760 12456 2.94819 155.658 202.039 360.691 360.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 3.2e-05 4096 350 5720 480384 391.86 162.736 15109.8 4901.42 20566.4 20566.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1170 0.000256 2048 470 2740 52992 9.67357 7.05126 356.536 209.916 583.285 583.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 0.000128 1024 60 760 153360 6.84442 131.955 209.74 348.583 348.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000512 512 600 360 29376 1.50714 0.823552 7.57322 26.7828 36.8131 36.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 0.000512 2048 130 260 37584 3.58922 21.1983 104.879 129.717 129.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1620 0.001024 4096 70 120 18720 2.7136 7.48355 104.746 114.988 115.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 6.4e-05 2048 330 1100 237312 54.9799 28.2757 664.392 834.643 1582.45 1582.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.000512 1024 240 2340 29952 2.30246 1.64195 65.8614 89.6884 159.594 159.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 3.2e-05 1024 240 3140 479232 66.1516 26.837 1481.46 828.301 2402.98 2403.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 0.001024 4096 260 2760 12384 2.94912 107.67 201.933 312.599 312.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 3.2e-05 4096 350 5720 479232 393.264 163.146 10458.1 4919.94 15935 15935.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1170 0.000256 2048 470 2740 52416 9.62512 7.04307 246.484 209.128 472.382 472.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 0.000128 1024 60 760 153216 6.92067 91.6994 209.445 308.11 308.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000512 512 600 360 28800 1.48659 0.807808 5.27952 27.3801 35.0837 35.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 0.000512 2048 130 260 37600 3.57661 29.9228 104.74 138.296 138.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1620 0.001024 4096 70 120 18800 2.71786 9.89882 104.821 117.482 117.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 6.4e-05 2048 330 1100 238080 55.0718 28.3727 922.348 837.787 1843.74 1843.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.000512 1024 240 2340 30400 2.30134 1.64864 91.9745 90.475 186.499 186.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 3.2e-05 1024 240 3140 491520 65.9468 26.9428 2106.36 837.708 3037.19 3037.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 0.001024 4096 260 2760 12400 2.94093 150.155 201.669 354.81 354.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 3.2e-05 4096 350 5720 480000 392.502 162.88 14680.8 4906.02 20142.8 20143.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1170 0.000256 2048 470 2740 52480 9.60762 7.02106 342.603 208.86 568.193 568.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 0.000128 1024 60 760 153360 6.85286 127.842 209.52 344.26 344.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000512 512 600 360 29440 1.48506 0.817152 7.32467 26.727 36.4825 36.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 0.000512 2048 130 260 37440 3.58134 20.5968 104.623 128.854 128.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1620 0.001024 4096 70 120 18720 2.71933 7.29734 104.92 114.981 115.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 6.4e-05 2048 330 1100 238080 54.9517 28.2941 645.112 838.816 1567.33 1567.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.000512 1024 240 2340 30080 2.28749 1.64294 63.9861 89.8151 157.838 157.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 3.2e-05 1024 240 3140 491520 65.8494 26.8793 1470.66 838.626 2402.23 2402.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 0.001024 4096 260 2760 12320 2.9393 104.133 201.787 308.904 308.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 3.2e-05 4096 350 5720 478720 394.637 163.278 10173 4926.99 15658.4 15658.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1170 0.000256 2048 470 2740 51840 9.60141 6.97946 236.21 208.422 461.312 461.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 0.000128 1024 60 760 153280 6.85629 88.9524 209.725 305.577 305.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000512 512 600 360 29440 1.49494 0.821248 5.23613 27.7053 35.3855 35.4918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 0.000512 2048 130 260 37632 3.59075 27.6942 104.979 136.315 136.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1620 0.001024 4096 70 120 18720 2.71155 9.44662 104.591 116.79 116.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 6.4e-05 2048 330 1100 238080 54.987 28.3708 864.416 837.374 1785.31 1785.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.000512 1024 240 2340 30336 2.30694 1.65888 85.8807 90.1438 180.09 180.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 3.2e-05 1024 240 3140 485376 65.8888 26.7233 1953.83 833.15 2879.81 2879.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 0.001024 4096 260 2760 12384 2.94707 140.507 201.784 345.283 345.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 3.2e-05 4096 350 5720 479232 391.044 162.35 13754.9 4901.29 19210.1 19210.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1170 0.000256 2048 470 2740 52608 9.63267 7.03078 321.713 209.646 548.123 548.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 0.000128 1024 60 760 153312 6.85773 118.913 209.715 335.528 335.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000512 512 600 360 29184 1.50051 0.816192 6.85373 26.7709 36.0707 36.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 0.000512 2048 130 260 37440 3.57709 19.6813 104.722 128.035 128.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1620 0.001024 4096 70 120 18624 2.7105 6.87997 104.59 114.224 114.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 6.4e-05 2048 330 1100 236544 54.8798 28.2626 614.199 833.491 1531 1531.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.000512 1024 240 2340 29952 2.29376 1.64138 60.9596 89.4262 154.422 154.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 3.2e-05 1024 240 3140 479232 65.5011 26.4395 1374.34 825.037 2291.55 2291.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 0.001024 4096 260 2760 12288 2.94093 100.053 201.773 304.81 304.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 3.2e-05 4096 350 5720 479232 391.491 162.41 9782.14 4902.72 15239.3 15239.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1170 0.000256 2048 470 2740 52224 9.60013 7.00202 228.294 208.931 453.932 454.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 0.000128 1024 60 760 153216 6.85658 84.8343 209.712 301.449 301.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000512 512 600 360 29184 1.50224 0.817152 5.02483 26.0584 33.5313 33.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 0.000512 2048 130 260 37600 3.58218 28.4508 104.796 136.885 136.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1620 0.001024 4096 70 120 18700 2.7095 9.81386 104.401 116.968 117.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 6.4e-05 2048 330 1100 238400 55.2448 28.4033 905.493 837.08 1826.39 1826.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.000512 1024 240 2340 30400 2.31843 1.66093 90.0226 90.1433 184.249 184.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 3.2e-05 1024 240 3140 486400 66.0274 26.8186 2041 832.84 2966.91 2967.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 0.001024 4096 260 2760 12400 2.95565 146.024 201.79 350.816 350.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 3.2e-05 4096 350 5720 480000 393.105 162.767 14284.1 4894.67 19735.2 19735.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1170 0.000256 2048 470 2740 52800 9.69043 7.11725 335.888 209.582 562.38 562.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 0.000128 1024 60 760 153300 6.84915 124.045 209.494 340.436 340.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000512 512 600 360 29600 1.49747 0.81952 7.26 26.7509 36.4612 36.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 0.000512 2048 130 260 37400 3.56966 20.1576 104.622 128.401 128.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1620 0.001024 4096 70 120 18600 2.7095 7.24582 104.49 114.49 114.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 6.4e-05 2048 330 1100 236800 55.0587 28.258 633.565 833.772 1550.81 1550.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.000512 1024 240 2340 29600 2.31024 1.63872 62.0662 88.3799 154.492 154.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 3.2e-05 1024 240 3140 473600 66.3834 26.4953 1397.06 825.081 2315.24 2315.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 0.001024 4096 260 2760 12200 2.9143 100.998 200.296 304.252 304.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 3.2e-05 4096 350 5720 480000 393.155 162.697 10017.3 4899.66 15473.3 15473.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1170 0.000256 2048 470 2740 52000 9.65466 7.09542 233.417 209.021 459.292 459.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 0.000128 1024 60 760 153200 6.85251 87.5377 209.669 304.103 304.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000512 512 600 360 28800 1.5128 0.820928 5.15654 26.6404 34.2557 34.3644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 0.000512 2048 130 260 37520 3.57226 35.3505 104.713 143.689 143.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1620 0.001024 4096 70 120 18704 2.71395 12.2468 104.576 119.581 119.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 6.4e-05 2048 330 1100 238336 54.9536 28.3476 1152.29 837.334 2073.09 2073.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.000512 1024 240 2340 30016 2.29555 1.64333 113.092 89.6497 206.782 206.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 3.2e-05 1024 240 3140 487424 66.3404 26.981 2586.45 837.206 3517.19 3517.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 0.001024 4096 260 2760 12320 2.93683 185.004 200.46 388.443 388.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 3.2e-05 4096 350 5720 478464 393.172 162.967 18012 4908.16 23476.8 23477.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1170 0.000256 2048 470 2740 52864 9.6391 7.03958 425.994 209.667 652.44 652.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 0.000128 1024 60 760 153328 6.85466 157.659 209.728 374.285 374.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000512 512 600 360 29568 1.49373 0.821248 9.12368 26.7019 38.271 38.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 0.000512 2048 130 260 37408 3.57725 22.9417 104.621 131.195 131.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1620 0.001024 4096 70 120 18592 2.71267 8.46723 104.485 115.707 115.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 6.4e-05 2048 330 1100 236544 55.1443 28.3438 747.264 837.536 1668.45 1668.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.000512 1024 240 2340 29568 2.30912 1.64938 73.2393 87.7688 165.071 165.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 3.2e-05 1024 240 3140 473088 66.5533 26.6236 1647.88 827.028 2568.31 2568.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 0.001024 4096 260 2760 12096 2.91283 120.018 199.774 322.749 322.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 3.2e-05 4096 350 5720 476672 394.895 163.562 11870.8 4928.16 17357.9 17358.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1170 0.000256 2048 470 2740 51968 9.54534 7.04125 275.534 207.382 499.601 499.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 0.000128 1024 60 760 153216 6.85834 103.565 209.55 320.018 320.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000512 512 600 360 28672 1.47731 0.800768 5.96736 26.1597 34.5304 34.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 0.000512 2048 130 260 37560 3.57626 34.6706 104.763 143.065 143.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1620 0.001024 4096 70 120 18720 2.70816 11.6736 104.63 119.06 119.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 6.4e-05 2048 330 1100 236160 55.2379 28.3538 1091.6 834.704 2010.06 2010.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.000512 1024 240 2340 30240 2.3207 1.66685 108.964 89.8994 202.95 203.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 3.2e-05 1024 240 3140 483840 66.6534 27.0422 2463.3 834.574 3391.8 3391.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 0.001024 4096 260 2760 12360 2.94413 179.157 201.703 383.85 383.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 3.2e-05 4096 350 5720 480000 391.764 162.668 17393.3 4894.59 22842.8 22843.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1170 0.000256 2048 470 2740 52320 9.65389 7.05261 404.249 209.028 630.086 630.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 0.000128 1024 60 760 153360 6.85315 151.38 211.821 370.096 370.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000512 512 600 360 28800 1.50877 0.818112 8.60397 27.6622 38.7224 38.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 0.000512 2048 130 260 37440 3.5799 23.4518 104.838 131.922 131.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1620 0.001024 4096 70 120 18480 2.70131 8.02611 104.054 114.824 114.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 6.4e-05 2048 330 1100 234240 55.4691 28.4447 736.109 835.615 1655.81 1655.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.000512 1024 240 2340 29760 2.2977 1.64355 73.1992 89.4561 166.698 166.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 3.2e-05 1024 240 3140 476160 65.9741 26.4719 1640.36 825.01 2558.04 2558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 0.001024 4096 260 2760 12240 2.93696 119.284 201.766 324.029 324.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 3.2e-05 4096 350 5720 476160 394.861 170.541 11695.6 4916.9 17178.5 17178.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1170 0.000256 2048 470 2740 51840 9.66627 7.03856 272.664 209.498 498.97 499.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 0.000128 1024 60 760 153120 6.85818 102.498 209.618 319.019 319.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000512 512 600 360 28800 1.51104 0.820096 5.98701 26.6666 35.111 35.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 0.000512 2048 130 260 37504 3.57472 33.9966 104.723 142.346 142.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1620 0.001024 4096 70 120 18688 2.70746 11.1596 104.589 118.498 118.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 6.4e-05 2048 330 1100 237568 54.9015 28.2911 1065.5 836.06 1984.92 1985.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.000512 1024 240 2340 30208 2.3176 1.67526 105.635 90.0731 199.804 199.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 3.2e-05 1024 240 3140 491520 65.5427 26.8201 2422.82 835.949 3351.37 3351.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 0.001024 4096 260 2760 12288 2.92928 173.417 200.383 376.774 376.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 3.2e-05 4096 350 5720 479232 393.396 163.078 16931.3 4917.1 22405.4 22405.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1170 0.000256 2048 470 2740 52736 9.61446 7.09421 396.503 209.384 622.694 622.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 0.000128 1024 60 760 153344 6.85466 146.86 209.793 363.553 363.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000512 512 600 360 29696 1.5128 0.83248 8.70054 26.3621 37.5377 37.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 0.000512 2048 130 260 37376 3.57443 22.8566 104.7 131.184 131.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1620 0.001024 4096 70 120 18432 2.69338 8.27187 103.876 114.886 114.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 6.4e-05 2048 330 1100 237568 54.9249 28.2685 720.436 836.239 1640.03 1640.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.000512 1024 240 2340 28672 2.28774 1.62163 67.9291 88.9972 160.936 161.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 3.2e-05 1024 240 3140 491520 65.5518 26.8227 1631.48 835.924 2560 2560.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 0.001024 4096 260 2760 12032 2.90986 114.215 199.689 316.858 316.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 3.2e-05 4096 350 5720 475136 396.555 163.313 11278.3 4932.37 16771.1 16771.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1170 0.000256 2048 470 2740 52224 9.65683 7.02874 264.702 209.681 491.17 491.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 0.000128 1024 60 760 153088 6.85466 98.7402 209.575 315.214 315.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000512 512 600 360 26624 1.48064 0.778528 5.23955 26.7006 34.3278 34.4337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 0.000512 2048 130 260 37440 3.57171 29.7736 104.597 137.997 138.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1620 0.001024 4096 70 120 18624 2.71018 10.1292 104.466 117.348 117.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 6.4e-05 2048 330 1100 236544 54.872 28.1539 929.483 832.506 1845.18 1845.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.000512 1024 240 2340 29952 2.29798 1.6425 91.3539 89.3316 184.729 184.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 3.2e-05 1024 240 3140 479232 65.5188 26.6369 2071.4 824.043 2987.83 2987.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 0.001024 4096 260 2760 12288 2.94707 150.974 201.667 355.63 355.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 3.2e-05 4096 350 5720 479232 391.548 162.438 14851 4897.46 20303 20303.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1170 0.000256 2048 470 2740 52224 9.59664 6.99978 343.514 208.746 568.962 569.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 0.000128 1024 60 760 153216 6.85066 127.387 209.456 343.739 343.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000512 512 600 360 29184 1.50112 0.822368 7.50774 26.6456 36.606 36.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 0.000512 2048 130 260 37248 3.57818 20.6149 104.628 128.872 128.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1620 0.001024 4096 70 120 18432 2.71082 7.96912 104.495 115.219 115.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 6.4e-05 2048 330 1100 233472 54.5788 27.9163 645.328 824.995 1552.98 1553.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.000512 1024 240 2340 29184 2.32394 1.65274 63.1843 88.9594 156.225 156.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 3.2e-05 1024 240 3140 466944 67.2306 26.921 1423.9 824.517 2342.79 2342.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 0.001024 4096 260 2760 11904 2.90816 101.492 199.614 304.057 304.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 3.2e-05 4096 350 5720 473088 395.247 163.265 10206.1 4916.91 15682 15682.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1170 0.000256 2048 470 2740 50688 9.58621 6.93443 235.357 207.195 459.175 459.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 0.000128 1024 60 760 152832 6.85293 90.112 209.253 306.262 306.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000512 512 600 360 27648 1.46733 0.782688 5.2592 25.7166 33.3548 33.4602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 0.000512 2048 130 260 37400 3.56547 30.4701 104.628 138.713 138.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1620 0.001024 4096 70 120 18600 2.70131 11.0088 104.488 118.242 118.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 6.4e-05 2048 330 1100 236800 55.0817 28.3977 964.131 833.776 1881.55 1881.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.000512 1024 240 2340 29600 2.31085 1.64256 94.7554 88.3713 187.185 187.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 3.2e-05 1024 240 3140 473600 66.3691 26.4994 2133.93 824.956 3051.98 3052.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 0.001024 4096 260 2760 12200 2.92301 154.724 201.71 359.403 359.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 3.2e-05 4096 350 5720 480000 393.163 162.714 15270.6 4899.44 20726.4 20726.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1170 0.000256 2048 470 2740 52000 9.66246 7.01462 354.947 208.956 580.684 580.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 0.000128 1024 60 760 153200 6.85168 132.884 209.674 349.449 349.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000512 512 600 360 28800 1.51386 0.819264 7.78182 26.6404 36.8779 36.9863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 0.000512 2048 130 260 37200 3.56218 22.4421 104.626 130.683 130.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1620 0.001024 4096 70 120 18400 2.70541 8.20634 104.495 115.451 115.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 6.4e-05 2048 330 1100 230400 55.0859 28.0453 667.577 825.729 1576.6 1576.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.000512 1024 240 2340 28800 2.32627 1.65088 66.1071 88.9782 159.161 159.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 3.2e-05 1024 240 3140 460800 68.3303 26.4684 1501.53 825.228 2421.77 2421.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 0.001024 4096 260 2760 12000 2.91891 108.427 200.294 311.683 311.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 3.2e-05 4096 350 5720 473600 394.983 163.324 10911.9 4920.49 16391.2 16391.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1170 0.000256 2048 470 2740 51200 9.57309 6.95501 252.343 207.348 476.318 476.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 0.000128 1024 60 760 152800 6.85469 95.1762 209.407 311.479 311.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000512 512 600 360 28800 1.51987 0.825664 5.6935 27.8257 35.9952 36.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 0.000512 2048 130 264 37664 3.58406 22.6671 104.847 131.152 131.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1620 0.001024 4096 70 120 18848 2.71981 7.57146 104.84 115.177 115.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 6.4e-05 2048 330 1104 239104 54.9162 28.5532 720.363 837.796 1641.8 1641.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 0.000512 1024 240 2352 30976 2.2999 1.66656 72.2742 91.1166 167.461 167.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1060 3.2e-05 1024 240 3144 501760 64.291 27.7074 1668.86 837.782 2598.86 2599.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 820 0.001024 4096 260 2760 12480 2.94326 116.723 201.857 321.569 321.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 3.2e-05 4096 350 5736 480768 391.595 162.316 11494.5 4894.88 16943.8 16944.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1170 0.000256 2048 470 2736 53120 9.63232 7.13725 286.533 209.712 513.117 513.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 0.000128 1024 60 768 153408 6.83478 99.8302 209.687 316.395 316.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000512 512 600 360 30464 1.48842 0.831584 6.27222 27.6955 36.4143 36.5232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 0.000512 2048 130 264 37680 3.5881 23.8146 104.914 132.367 132.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1620 0.001024 4096 70 120 18840 2.72179 8.04157 104.839 115.643 115.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 6.4e-05 2048 330 1104 238720 55.2185 28.4356 756.588 837.8 1678.21 1678.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.000512 1024 240 2352 30880 2.31024 1.66282 76.378 91.3186 171.774 171.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 3.2e-05 1024 240 3144 501760 64.4781 26.9453 1765.66 837.773 2695.09 2695.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 820 0.001024 4096 260 2760 12480 2.94912 123.896 201.898 328.788 328.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 3.2e-05 4096 350 5736 480640 393.291 162.758 12070.6 4915.71 17542.9 17543.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1170 0.000256 2048 470 2736 53120 9.69741 7.0839 301.711 217.238 535.834 535.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 0.000128 1024 60 768 153400 6.83059 105.07 213.869 325.817 325.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000512 512 600 360 30400 1.48458 0.828736 6.56451 27.4381 36.4417 36.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 0.000512 2048 130 264 37632 3.58371 23.4887 104.822 131.946 132.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1620 0.001024 4096 70 120 18816 2.71661 7.9735 104.773 115.507 115.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 6.4e-05 2048 330 1104 238080 55.1005 28.6346 746.009 836.569 1666.47 1666.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.000512 1024 240 2352 30912 2.3081 1.66986 75.6898 90.6538 170.424 170.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 3.2e-05 1024 240 3144 500736 64.4536 26.8964 1737.92 836.693 2666.2 2666.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 0.001024 4096 260 2760 12480 2.91763 121.395 201.992 326.348 326.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 3.2e-05 4096 350 5736 480768 391.904 162.324 11887.6 4908.79 17351.2 17351.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1170 0.000256 2048 470 2736 52992 9.64755 7.05245 293.555 209.355 519.713 519.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 0.000128 1024 60 768 153408 6.84419 103.776 209.643 320.307 320.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000512 512 600 360 30336 1.48717 0.825728 6.0272 28.4672 36.938 37.0517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 0.000512 2048 130 264 37536 3.57578 15.7473 104.692 124.069 124.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1620 0.001024 4096 70 120 18720 2.7112 5.42218 104.509 112.686 112.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 6.4e-05 2048 330 1104 238080 54.9961 28.2697 480.183 836.701 1400.31 1400.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.000512 1024 240 2352 30720 2.29798 1.6608 48.688 90.6185 143.367 143.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 3.2e-05 1024 240 3144 497664 63.9858 26.7207 1117.82 832.533 2041.29 2041.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 820 0.001024 4096 260 2760 12384 2.93619 78.1549 201.697 282.832 282.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 3.2e-05 4096 350 5736 479232 392.827 162.433 7669.9 4900.58 13126.3 13126.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1170 0.000256 2048 470 2736 52992 9.61971 7.0287 206.966 209.484 433.202 433.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 0.000128 1024 60 768 153312 6.83098 67.2399 209.576 283.692 283.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000512 512 600 360 29952 1.47808 0.817152 4.72694 26.929 34.0776 34.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 0.000512 2048 130 264 37632 3.57978 27.0007 104.821 135.457 135.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1620 0.001024 4096 70 120 18816 2.7177 9.19872 104.796 116.753 116.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 6.4e-05 2048 330 1104 238336 55.1416 28.3481 864.275 836.477 1784.41 1784.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.000512 1024 240 2352 30912 2.31546 1.66912 87.6254 90.3578 182.068 182.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 3.2e-05 1024 240 3144 498176 64.7746 26.923 1995.77 836.429 2924.11 2924.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 0.001024 4096 260 2760 12432 2.94515 140.65 201.752 345.392 345.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 3.2e-05 4096 350 5736 480256 393.197 162.902 13764.2 4898.52 19219.3 19219.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1170 0.000256 2048 470 2736 52864 9.67152 7.0753 319.761 209.341 545.946 546.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 0.000128 1024 60 768 153384 6.83213 119.802 209.597 336.275 336.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000512 512 600 360 30464 1.4984 0.831872 6.9967 28.1295 37.5863 37.6932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 0.000512 2048 130 264 37520 3.57696 17.8688 104.691 126.188 126.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1620 0.001024 4096 70 120 18704 2.71149 6.18291 104.509 113.447 113.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 6.4e-05 2048 330 1104 238336 54.9875 28.41 549.551 836.748 1469.86 1470.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.000512 1024 240 2352 30464 2.28982 1.64659 55.0379 90.1585 149.232 149.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 3.2e-05 1024 240 3144 494592 65.2706 26.8984 1257.84 836.695 2186.92 2187.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 820 0.001024 4096 260 2760 12320 2.92742 88.1034 200.385 291.459 291.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 3.2e-05 4096 350 5736 478464 393.262 162.97 8652.61 4905.02 14114.4 14114.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1170 0.000256 2048 470 2736 52864 9.64813 7.12698 229.473 209.587 455.935 456.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 0.000128 1024 60 768 153328 6.82838 76.4908 209.627 292.991 293.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000512 512 600 360 29568 1.49853 0.820896 4.43891 26.8225 33.7101 33.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 0.000512 2048 130 264 37632 3.57581 26.6854 104.942 135.256 135.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1620 0.001024 4096 70 120 18816 2.72333 9.01315 104.931 116.709 116.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 6.4e-05 2048 330 1104 238592 55.0084 28.3443 836.917 838.656 1759.08 1759.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.000512 1024 240 2352 30976 2.30093 1.66912 81.3985 89.6223 175.09 175.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 3.2e-05 1024 240 3144 499712 64.2114 26.8189 1833.37 835.846 2760.47 2760.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 0.001024 4096 260 2760 12416 2.94518 133.695 201.813 338.495 338.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 3.2e-05 4096 350 5736 480256 393.013 162.561 13158.1 4909.1 18623.3 18623.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1170 0.000256 2048 470 2736 52736 9.59936 7.07811 305.356 209.293 531.43 531.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 0.000128 1024 60 768 153344 6.82534 115.276 209.822 331.967 332.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000512 512 600 360 30208 1.4983 0.832096 6.73152 27.1225 36.3093 36.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 0.000512 2048 130 264 37504 3.57786 18.1207 104.674 126.425 126.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1620 0.001024 4096 70 120 18688 2.71376 6.13696 104.495 113.39 113.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 6.4e-05 2048 330 1104 237568 54.9272 28.3276 553.336 835.274 1472.04 1472.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.000512 1024 240 2352 30720 2.31296 1.67514 52.5332 90.5609 147.184 147.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 3.2e-05 1024 240 3144 499712 64.2445 26.8211 1186.72 835.129 2113.14 2113.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 0.001024 4096 260 2760 12288 2.93222 86.7563 200.287 290.024 290.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 3.2e-05 4096 350 5736 479232 394.642 162.789 8606.07 4912.87 14076.9 14077.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1170 0.000256 2048 470 2736 52736 9.63104 7.02304 222.741 209.185 448.686 448.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 0.000128 1024 60 768 153216 6.83222 75.9463 209.463 292.286 292.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000512 512 600 360 29696 1.50816 0.831712 4.53574 26.3368 33.3397 33.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 0.000512 2048 130 264 37584 3.57786 29.4216 104.815 137.869 137.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1620 0.001024 4096 70 120 18792 2.71162 10.0082 104.821 117.584 117.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 6.4e-05 2048 330 1104 238464 55.1847 28.4113 917.979 838.13 1839.88 1840.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.000512 1024 240 2352 30816 2.31264 1.66362 92.8836 90.3524 187.317 187.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 3.2e-05 1024 240 3144 497664 64.5693 26.8918 2126.25 834.973 3052.91 3053.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 0.001024 4096 260 2760 12456 2.95117 149.275 202.019 354.294 354.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 3.2e-05 4096 350 5736 480384 393.077 162.711 14600.1 4905.52 20062 20062.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1170 0.000256 2048 470 2736 52992 9.67274 7.0528 342.336 209.9 569.067 569.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 0.000128 1024 60 768 153360 6.84605 127.492 209.732 344.118 344.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000512 512 600 360 29952 1.48986 0.823296 7.39024 27.8179 37.6513 37.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 0.000512 2048 130 264 37440 3.57325 21.066 104.552 129.242 129.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1620 0.001024 4096 70 120 18720 2.71498 7.15162 104.748 114.658 114.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 6.4e-05 2048 330 1104 237312 54.9629 28.2831 638.562 834.669 1556.64 1556.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.000512 1024 240 2352 30528 2.29139 1.64682 64.9814 89.704 158.723 158.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 3.2e-05 1024 240 3144 488448 64.7185 26.5861 1459.07 828.338 2378.94 2379.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 0.001024 4096 260 2760 12384 2.95338 104.36 201.94 309.297 309.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 3.2e-05 4096 350 5736 479232 393.311 163.139 10178.6 4909.62 15645.2 15645.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1170 0.000256 2048 470 2736 52416 9.63738 7.02963 237.322 209.07 463.159 463.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 0.000128 1024 60 768 153216 6.84032 89.3728 209.491 305.747 305.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000512 512 600 360 28800 1.49059 0.809344 5.05616 27.3741 34.8585 34.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 0.000512 2048 130 264 37600 3.57786 28.541 105.807 137.983 138.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1620 0.001024 4096 70 120 18800 2.72246 9.51072 105.996 118.271 118.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 6.4e-05 2048 330 1104 238080 55.1104 28.3136 869.892 845.944 1799.43 1799.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.000512 1024 240 2352 30720 2.29312 1.64826 88.1535 90.6151 182.814 182.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 3.2e-05 1024 240 3144 501760 64.2577 28.5423 2038.18 845.874 2977.09 2977.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 0.001024 4096 260 2760 12400 2.94707 141.275 202.654 346.92 346.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 3.2e-05 4096 350 5736 480000 392.634 162.907 13906 4956.46 19418.6 19419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1170 0.000256 2048 470 2736 52800 9.5887 7.0297 323.442 210.898 551.061 551.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 0.000128 1024 60 768 153360 6.83402 121.075 211.609 339.563 339.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000512 512 600 360 30080 1.47632 0.819104 7.07565 28.0534 37.5546 37.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 0.000512 2048 130 264 37440 3.57386 20.011 104.596 128.232 128.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1620 0.001024 4096 70 120 18720 2.7167 6.97158 104.837 114.569 114.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 6.4e-05 2048 330 1104 238080 54.9709 28.4558 622.777 838.142 1544.5 1544.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.000512 1024 240 2352 30080 2.28579 1.64237 61.9796 89.7586 155.772 155.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 3.2e-05 1024 240 3144 501760 64.1527 26.8841 1452.03 837.944 2381.22 2381.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 0.001024 4096 260 2760 12320 2.94637 100.718 201.682 305.39 305.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 3.2e-05 4096 350 5736 478720 394.591 163.296 9855.63 4925.02 15339 15339.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1170 0.000256 2048 470 2736 52480 9.57149 6.98438 230.609 208.321 455.586 455.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 0.000128 1024 60 768 153280 6.83264 86.6702 209.595 303.143 303.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000512 512 600 360 29440 1.49136 0.8192 5.07402 26.6277 34.1364 34.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 0.000512 2048 130 264 37536 3.57203 34.5137 104.675 142.813 142.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1620 0.001024 4096 70 120 18720 2.7095 12.1268 104.491 119.37 119.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 6.4e-05 2048 330 1104 238080 54.9508 28.3382 1113.83 836.587 2033.88 2034.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.000512 1024 240 2352 30720 2.29418 1.66093 112.792 89.9176 206.768 206.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 3.2e-05 1024 240 3144 497664 63.8235 26.7908 2559.74 832.36 3482.95 3483.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 0.001024 4096 260 2760 12384 2.93782 179.834 201.687 384.504 384.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 3.2e-05 4096 350 5736 479232 392.583 162.449 17530.8 4898.05 22984.4 22984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1170 0.000256 2048 470 2736 52992 9.6192 7.03219 413.594 209.534 639.889 639.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 0.000128 1024 60 768 153312 6.83213 154.345 209.551 370.773 370.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000512 512 600 360 29952 1.47814 0.819808 8.96195 27.6425 39.0279 39.1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 0.000512 2048 130 264 37440 3.57379 22.6004 104.752 130.978 131.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1620 0.001024 4096 70 120 18624 2.70733 8.09984 104.565 115.417 115.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 6.4e-05 2048 330 1104 236544 54.8606 28.1971 706.524 833.321 1623.06 1623.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.000512 1024 240 2352 29952 2.29744 1.64323 70.5173 89.231 163.791 163.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 3.2e-05 1024 240 3144 491520 63.4565 26.4379 1625.74 824.833 2540.69 2540.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 0.001024 4096 260 2760 12288 2.93683 115.416 201.755 320.154 320.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 3.2e-05 4096 350 5736 479232 392.92 162.528 11409.3 4902.79 16868.1 16868.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1170 0.000256 2048 470 2736 52224 9.61149 7.06957 262.533 208.826 488.141 488.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 0.000128 1024 60 768 153216 6.83597 99.5717 209.702 316.152 316.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000512 512 600 360 29184 1.49994 0.819392 5.82106 26.668 34.9348 35.0488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 0.000512 2048 130 264 37600 3.5881 35.0884 104.861 143.595 143.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1620 0.001024 4096 70 120 18700 2.70138 11.6224 104.401 118.768 118.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 6.4e-05 2048 330 1104 238400 55.2133 28.3566 1094.08 837.113 2014.93 2015.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.000512 1024 240 2352 30800 2.31107 1.65683 111.059 89.984 205.111 205.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 3.2e-05 1024 240 3144 492800 64.9563 26.8164 2502.85 832.721 3427.57 3427.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 0.001024 4096 260 2760 12400 2.9487 178.789 201.794 383.574 383.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 3.2e-05 4096 350 5736 480000 392.97 162.734 17334.1 4894.62 22785 22785.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1170 0.000256 2048 470 2736 52800 9.69264 7.06838 406.019 209.677 632.56 632.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 0.000128 1024 60 768 153300 6.83632 152.309 209.543 368.732 368.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000512 512 600 360 29600 1.49002 0.819008 8.73891 27.6428 38.8198 38.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 0.000512 2048 130 264 37400 3.56931 23.5258 104.677 131.825 131.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1620 0.001024 4096 70 120 18600 2.70547 7.99597 104.49 115.236 115.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 6.4e-05 2048 330 1104 236800 55.0413 28.2337 739.565 833.788 1656.79 1656.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.000512 1024 240 2352 30400 2.2896 1.63846 74.8438 89.2876 168.163 168.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 3.2e-05 1024 240 3144 486400 64.423 26.7456 1671.76 824.954 2588.1 2588.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 0.001024 4096 260 2760 12200 2.92634 118.364 200.282 321.616 321.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 3.2e-05 4096 350 5736 480000 393.229 162.703 11768.9 4903.18 17228.5 17228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1170 0.000256 2048 470 2736 52000 9.66042 7.02157 271.508 208.96 497.253 497.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 0.000128 1024 60 768 153200 6.84253 103.103 209.716 319.706 319.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000512 512 600 360 28800 1.51216 0.821248 5.97389 27.73 36.1666 36.2777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 0.000512 2048 130 264 37520 3.5657 33.7561 104.693 142.068 142.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1620 0.001024 4096 70 120 18704 2.70736 11.6838 104.506 118.941 118.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 6.4e-05 2048 330 1104 238336 54.9622 28.3075 1073.5 836.74 1993.67 1993.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.000512 1024 240 2352 30464 2.28733 1.64451 107.297 89.6138 200.944 201.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 3.2e-05 1024 240 3144 494592 65.2351 26.8944 2453.66 836.608 3382.62 3382.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 0.001024 4096 260 2760 12320 2.93254 173.9 200.377 377.255 377.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 3.2e-05 4096 350 5736 478464 393.087 162.985 16979.3 4904.72 22440.6 22441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1170 0.000256 2048 470 2736 52864 9.64266 7.03898 398.591 209.53 624.908 625.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 0.000128 1024 60 768 153328 6.83363 149.129 209.617 365.628 365.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000512 512 600 360 29568 1.49306 0.821632 8.51526 27.738 38.6972 38.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 0.000512 2048 130 264 37408 3.57766 22.9256 104.693 131.246 131.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1620 0.001024 4096 70 120 18592 2.70736 8.28826 104.511 115.552 115.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 6.4e-05 2048 330 1104 236544 55.1527 28.7212 706.841 837.05 1627.92 1628.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.000512 1024 240 2352 30464 2.29184 1.65286 71.6121 89.9085 165.568 165.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 3.2e-05 1024 240 3144 487424 64.5988 26.5137 1608.51 827.167 2527.01 2527.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 0.001024 4096 260 2760 12096 2.9239 111.917 199.782 314.666 314.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 3.2e-05 4096 350 5736 476672 394.967 163.546 11160.7 4928.48 16648.2 16648.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1170 0.000256 2048 470 2736 51968 9.54323 6.95482 259.588 207.425 483.61 483.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 0.000128 1024 60 768 153216 6.83043 98.8949 209.624 315.393 315.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000512 512 600 360 28672 1.47187 0.80032 5.57274 27.217 35.1853 35.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 0.000512 2048 130 264 37560 3.5799 31.5553 104.878 140.066 140.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1620 0.001024 4096 70 120 18720 2.70573 11.4276 104.693 118.868 118.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 6.4e-05 2048 330 1104 236160 55.2268 28.3499 1032.59 835.186 1951.52 1951.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.000512 1024 240 2352 30720 2.31581 1.66435 105.444 89.9288 199.451 199.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 3.2e-05 1024 240 3144 499200 64.3122 26.9496 2424.04 835.055 3350.58 3350.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 0.001024 4096 260 2760 12360 2.94835 167.733 201.767 372.491 372.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 3.2e-05 4096 350 5736 480000 393.484 162.747 16432 4904.62 21893.4 21893.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1170 0.000256 2048 470 2736 52800 9.64339 7.03488 385.823 209.15 611.75 611.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 0.000128 1024 60 768 153240 6.83786 145.181 209.63 361.691 361.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000512 512 600 360 29760 1.49094 0.818688 8.40314 26.5829 37.4216 37.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 0.000512 2048 130 264 37440 3.57478 22.2886 104.905 130.822 130.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1620 0.001024 4096 70 120 18480 2.70131 7.43818 104.076 114.257 114.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 6.4e-05 2048 330 1104 234240 55.4632 28.4118 662.279 835.7 1582.01 1582.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.000512 1024 240 2352 29760 2.30429 1.64138 66.2655 89.4597 159.771 159.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 3.2e-05 1024 240 3144 491520 63.4789 26.475 1537.86 825.092 2453.12 2453.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 0.001024 4096 260 2760 12240 2.93875 107.565 201.771 312.32 312.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 3.2e-05 4096 350 5736 476160 394.849 163.199 10507.9 4911.33 15977.8 15978.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1170 0.000256 2048 470 2736 52800 9.62656 7.03242 249.119 209.523 475.4 475.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 0.000128 1024 60 768 153120 6.84022 93.5825 209.689 310.154 310.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000512 512 600 360 28800 1.50928 0.821248 5.37552 27.7217 35.5568 35.6661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 0.000512 2048 130 264 37504 3.57376 30.2449 104.762 138.634 138.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1620 0.001024 4096 70 120 18688 2.70746 10.7159 104.575 118.042 118.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 6.4e-05 2048 330 1104 237568 54.9025 28.2761 993.603 835.971 1912.92 1913.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.000512 1024 240 2352 30720 2.31302 1.67491 100.88 90.0608 195.038 195.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 3.2e-05 1024 240 3144 499712 64.2001 26.8254 2317.84 835.838 3244.93 3245.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 0.001024 4096 260 2760 12288 2.92675 159.724 200.373 363.067 363.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 3.2e-05 4096 350 5736 479232 394.559 162.78 15699.8 4916.7 21174.4 21174.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1170 0.000256 2048 470 2736 52736 9.61398 7.0303 368.292 209.487 594.529 594.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 0.000128 1024 60 768 153216 6.96115 138.603 209.637 355.246 355.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000512 512 600 360 29696 1.51056 0.831424 8.05152 26.9325 37.4524 37.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 0.000512 2048 130 264 37376 3.57069 21.488 104.778 129.889 129.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1620 0.001024 4096 70 120 18432 2.69552 7.55507 103.906 114.201 114.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 6.4e-05 2048 330 1104 237568 54.91 28.3129 670.4 836.429 1590.21 1590.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.000512 1024 240 2352 29696 2.27005 1.6167 66.0238 89.0588 159.07 159.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 3.2e-05 1024 240 3144 491520 65.5452 26.8308 1537.45 836.13 2466.17 2466.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 0.001024 4096 260 2760 12032 2.90611 105.914 199.703 308.567 308.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 3.2e-05 4096 350 5736 475136 396.527 163.314 10589.3 4931.25 16080.9 16081.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1170 0.000256 2048 470 2736 52224 9.65526 7.04102 248.011 209.797 474.602 474.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 0.000128 1024 60 768 153088 6.83696 93.7487 209.66 310.289 310.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000512 512 600 360 26624 1.48643 0.781408 5.06234 26.7102 34.1646 34.2733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 0.000512 2048 130 275 37632 3.58851 26.4157 104.913 134.969 135.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1620 0.001024 4096 70 125 18816 2.71155 8.94957 104.806 116.511 116.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 6.4e-05 2048 330 1100 237568 55.0341 28.3313 811.897 837.784 1733.2 1733.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 0.000512 1024 240 2350 30848 2.29853 1.6681 81.9916 90.586 176.645 176.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1060 3.2e-05 1024 240 3150 497664 64.894 26.8759 1883.17 837.77 2812.93 2813.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 820 0.001024 4096 260 2775 12448 2.94707 132.942 201.929 337.861 337.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 3.2e-05 4096 350 5725 480256 391.62 162.555 12902.4 4900.24 18357.3 18357.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1170 0.000256 2048 470 2725 52480 9.66451 7.04362 321.78 209.616 548.205 548.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 0.000128 1024 60 775 153408 6.8567 113.94 209.63 330.473 330.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000512 512 600 350 30208 1.48947 0.82992 7.01322 27.4638 36.9231 37.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 0.000512 2048 130 275 37600 3.57766 23.8289 104.863 132.323 132.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1620 0.001024 4096 70 125 18800 2.71782 8.04099 104.781 115.583 115.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 6.4e-05 2048 330 1100 237440 55.365 28.5092 725.272 837.913 1647.22 1647.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.000512 1024 240 2350 30720 2.30909 1.6591 73.1386 90.4655 167.677 167.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 3.2e-05 1024 240 3150 496640 65.3732 26.9435 1684.14 837.89 2614.58 2614.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 820 0.001024 4096 260 2775 12440 2.95117 117.777 201.905 322.676 322.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 3.2e-05 4096 350 5725 480000 393.742 163.017 11552.9 4909.67 17019.9 17020.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1170 0.000256 2048 470 2725 52480 9.73024 7.15779 286.147 209.673 512.809 512.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 0.000128 1024 60 775 153400 6.85069 101.296 209.66 317.85 317.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000512 512 600 350 30080 1.49357 0.823552 6.22326 28.7132 37.3828 37.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 0.000512 2048 130 275 37520 3.5769 15.6273 104.838 124.095 124.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1620 0.001024 4096 70 125 18720 2.71296 5.48995 104.66 112.906 112.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 6.4e-05 2048 330 1100 236800 55.2896 28.3498 468.116 838.701 1390.62 1390.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 0.000512 1024 240 2350 30400 2.30003 1.6495 47.031 90.9002 141.98 142.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1060 3.2e-05 1024 240 3150 496640 65.2129 26.9167 1091.9 838.713 2022.96 2023.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 820 0.001024 4096 260 2775 12400 2.94915 76.4785 201.981 281.452 281.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 3.2e-05 4096 350 5725 480000 392.696 162.906 7480.43 4908.41 12944.9 12945.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1170 0.000256 2048 470 2725 52160 9.62656 7.00829 197.078 209.086 422.899 422.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 0.000128 1024 60 775 153360 6.85466 66.0285 209.824 282.749 282.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000512 512 600 350 29440 1.48915 0.8192 4.44509 28.1358 35.0136 35.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 0.000512 2048 130 275 37584 3.5791 25.6143 104.803 134.048 134.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1620 0.001024 4096 70 125 18768 2.71501 8.52173 104.611 115.893 115.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 6.4e-05 2048 330 1100 237312 55.1491 28.3087 769.917 836.263 1689.79 1689.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.000512 1024 240 2350 30912 2.31277 1.66912 78.4511 90.805 173.336 173.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 3.2e-05 1024 240 3150 494592 65.3415 26.8902 1787.38 836.225 2716.06 2716.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 0.001024 4096 260 2775 12432 2.94314 128.085 201.871 332.944 332.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 3.2e-05 4096 350 5725 480000 392.247 162.693 12306.3 4900.07 17761.8 17762.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1170 0.000256 2048 470 2725 52224 9.67885 7.03488 299.388 216.034 532.233 532.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 0.000128 1024 60 775 153360 6.84646 109.021 209.537 325.446 325.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000512 512 600 350 29952 1.49254 0.8272 6.09482 28.4566 36.9976 37.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 0.000512 2048 130 275 37536 3.58445 17.1289 104.826 125.593 125.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1620 0.001024 4096 70 125 18720 2.70755 5.81184 104.643 113.207 113.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 6.4e-05 2048 330 1100 236544 55.2082 28.3197 496.599 836.594 1416.89 1417.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.000512 1024 240 2350 30720 2.29805 1.66499 50.6859 90.5909 145.339 145.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 3.2e-05 1024 240 3150 491520 64.8936 26.7266 1148.94 832.466 2073.26 2073.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 820 0.001024 4096 260 2775 12384 2.95341 81.3536 201.892 286.244 286.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 3.2e-05 4096 350 5725 479232 403.233 162.349 7966.27 4903.95 13436.3 13436.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1170 0.000256 2048 470 2725 52224 9.66819 7.04102 211.259 218.257 446.328 446.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 0.000128 1024 60 775 153312 6.85354 70.357 209.588 286.843 286.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000512 512 600 350 29184 1.49514 0.818176 4.68378 27.9827 35.1063 35.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 0.000512 2048 130 275 37576 3.5799 27.0708 104.923 135.624 135.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1620 0.001024 4096 70 125 18760 2.71731 9.23962 104.733 116.731 116.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 6.4e-05 2048 330 1100 237440 55.2487 28.4382 828.888 837.255 1749.99 1750.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.000512 1024 240 2350 30912 2.31344 1.67318 84.4937 90.4304 179.009 179.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 3.2e-05 1024 240 3150 494592 65.4041 26.9281 1904.18 837.21 2833.94 2834.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 0.001024 4096 260 2775 12432 2.95526 136.006 202.022 341.028 341.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 3.2e-05 4096 350 5725 480256 393.243 162.884 13184.7 4913.88 18655.2 18655.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1170 0.000256 2048 470 2725 52192 9.69344 7.04557 305.709 209.537 532.089 532.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 0.000128 1024 60 775 153384 6.85261 116.085 209.82 332.799 332.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000512 512 600 350 30464 1.49674 0.835296 6.66042 28.2136 37.3311 37.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 0.000512 2048 130 275 37520 3.58016 17.8811 104.799 126.311 126.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1620 0.001024 4096 70 125 18704 2.71507 6.1952 104.612 113.567 113.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 6.4e-05 2048 330 1100 236544 55.2567 28.3623 525.492 836.391 1445.67 1445.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.000512 1024 240 2350 30464 2.28835 1.64406 52.9164 89.0848 146.032 146.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 3.2e-05 1024 240 3150 494592 65.2721 26.8955 1212.15 836.375 2140.91 2141.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 820 0.001024 4096 260 2775 12320 2.93814 85.1074 201.617 289.706 289.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 3.2e-05 4096 350 5725 478464 393.325 162.957 8298.08 4922.28 13777.1 13777.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1170 0.000256 2048 470 2725 51968 9.68416 7.11078 217.454 209.436 443.79 443.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 0.000128 1024 60 775 153328 6.85424 73.9513 209.572 290.423 290.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000512 512 600 350 29568 1.49555 0.822144 4.20032 26.0577 32.7056 32.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 0.000512 2048 130 275 37568 3.58195 28.2802 104.847 136.763 136.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1620 0.001024 4096 70 125 18752 2.71149 9.70138 104.657 117.115 117.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 6.4e-05 2048 330 1100 237568 55.0897 28.3062 862.809 837.997 1784.38 1784.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.000512 1024 240 2350 30720 2.30634 1.66502 84.8929 90.4738 179.442 179.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 3.2e-05 1024 240 3150 495616 64.7732 26.859 1898.77 835.207 2825.84 2826.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 0.001024 4096 260 2775 12416 2.95459 139.268 201.903 344.176 344.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 3.2e-05 4096 350 5725 480256 391.814 162.599 13558.3 4902.62 19015.9 19016.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1170 0.000256 2048 470 2725 52224 9.62752 7.01693 313.371 209.145 539.269 539.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 0.000128 1024 60 775 153344 6.8511 121.172 209.618 337.686 337.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000512 512 600 350 30208 1.49405 0.828064 6.84384 28.1621 37.4584 37.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 0.000512 2048 130 275 37504 3.58339 19.2983 104.924 127.859 127.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1620 0.001024 4096 70 125 18688 2.70989 6.58605 104.735 114.073 114.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 6.4e-05 2048 330 1100 235520 55.2 28.2645 566.684 836.083 1486.39 1486.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.000512 1024 240 2350 30720 2.31453 1.67117 54.7759 90.6129 149.476 149.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 3.2e-05 1024 240 3150 491520 65.5772 26.8268 1213.68 836.022 2142.32 2142.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 0.001024 4096 260 2775 12288 2.94093 90.5098 201.633 295.128 295.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 3.2e-05 4096 350 5725 479232 393.503 163.094 8915.95 4918.14 14391.2 14391.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1170 0.000256 2048 470 2725 52224 9.66234 7.06698 226.907 209.474 453.212 453.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 0.000128 1024 60 775 153216 6.92096 79.9296 209.758 296.652 296.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000512 512 600 350 29696 1.51421 0.833088 4.60838 28.0264 35.1088 35.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 0.000512 2048 130 275 37584 3.59219 31.2403 104.985 139.871 139.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1620 0.001024 4096 70 125 18720 2.70531 10.3709 104.606 117.725 117.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 6.4e-05 2048 330 1100 237312 55.2676 28.3628 912.352 838.343 1834.49 1834.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.000512 1024 240 2350 30816 2.30432 1.66093 93.2159 89.403 186.688 186.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 3.2e-05 1024 240 3150 493056 65.2173 26.8657 2113.68 835.182 3041.17 3041.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 0.001024 4096 260 2775 12384 2.93885 149.907 201.861 354.751 354.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 3.2e-05 4096 350 5725 479232 394.642 163.284 14581.1 4917.74 20057.3 20057.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1170 0.000256 2048 470 2725 52416 9.70509 7.09427 338 209.961 564.863 564.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 0.000128 1024 60 775 153360 6.86627 128.057 209.815 344.779 344.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000512 512 600 350 29952 1.49117 0.823296 7.24582 26.7265 36.4127 36.5218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 0.000512 2048 130 275 37440 3.57533 22.2861 104.797 130.712 130.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1620 0.001024 4096 70 125 18576 2.69414 7.58768 104.217 114.542 114.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 6.4e-05 2048 330 1100 235008 55.2937 28.4097 648.075 835.44 1567.39 1567.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.000512 1024 240 2350 30528 2.29034 1.64576 66.607 89.7355 160.381 160.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 3.2e-05 1024 240 3150 488448 64.7089 26.7735 1498.24 829.089 2419.03 2419.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 0.001024 4096 260 2775 12240 2.93082 106.353 200.41 309.74 309.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 3.2e-05 4096 350 5725 479232 393.381 163.148 10406.2 4913.5 15876.8 15877.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1170 0.000256 2048 470 2725 51840 9.65133 7.02794 240.604 209.347 466.737 466.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 0.000128 1024 60 775 153216 6.85078 92.2278 209.718 308.843 308.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000512 512 600 350 28800 1.49011 0.809632 5.09283 26.3909 33.9115 34.0236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 0.000512 2048 130 275 37520 3.57786 29.8127 104.836 138.284 138.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1620 0.001024 4096 70 125 18720 2.71334 10.1531 104.648 117.562 117.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 6.4e-05 2048 330 1100 236800 55.2415 28.3757 886.241 838.69 1808.72 1808.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.000512 1024 240 2350 30400 2.3023 1.65046 89.4349 90.5243 184.016 184.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 3.2e-05 1024 240 3150 496640 65.0953 26.9251 2063.45 838.627 2994.31 2994.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 0.001024 4096 260 2775 12400 2.95322 145.404 202.395 350.798 350.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 3.2e-05 4096 350 5725 480000 392.5 162.908 14129.1 4914.96 19600 19600.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1170 0.000256 2048 470 2725 52160 9.62381 7.07072 326.668 209.089 552.552 552.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 0.000128 1024 60 775 153360 6.85638 124.844 209.824 341.57 341.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000512 512 600 350 29440 1.48893 0.817376 6.92912 27.8064 37.1706 37.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 0.000512 2048 130 275 37440 3.57942 21.1598 104.739 129.533 129.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1620 0.001024 4096 70 125 18560 2.69722 7.29702 104.114 114.151 114.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 6.4e-05 2048 330 1100 235520 55.3958 28.3505 620.315 838.125 1542.35 1542.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.000512 1024 240 2350 30080 2.28947 1.64045 62.4451 89.7456 156.218 156.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 3.2e-05 1024 240 3150 491520 65.8411 26.8838 1432.16 837.932 2363.05 2363.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 0.001024 4096 260 2775 12320 2.93827 101.586 201.883 306.449 306.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 3.2e-05 4096 350 5725 478720 394.568 163.288 9857.75 4938.13 15354.2 15354.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1170 0.000256 2048 470 2725 51840 9.60077 6.98781 228.093 208.245 453.026 453.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 0.000128 1024 60 775 153280 6.84902 87.8973 209.625 304.415 304.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000512 512 600 350 29440 1.4929 0.820704 5.00461 27.679 35.1206 35.2297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 0.000512 2048 130 275 37536 3.58208 35.754 104.806 144.195 144.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1620 0.001024 4096 70 125 18720 2.7097 12.2798 104.62 119.656 119.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 6.4e-05 2048 330 1100 236544 55.1337 28.3148 1074.96 836.457 1995.04 1995.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.000512 1024 240 2350 30720 2.2991 1.66269 109.598 88.86 202.523 202.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 3.2e-05 1024 240 3150 491520 64.7851 26.7235 2473.63 832.208 3397.59 3397.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 0.001024 4096 260 2775 12384 2.9471 177.013 201.875 381.882 381.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 3.2e-05 4096 350 5725 479232 390.928 162.371 17059.5 4900.42 22513.8 22514.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1170 0.000256 2048 470 2725 52224 9.63776 7.03107 396.418 209.483 622.674 622.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 0.000128 1024 60 775 153312 6.84851 152.56 209.551 369.005 369.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000512 512 600 350 29184 1.50032 0.819328 8.4249 25.9656 36.8446 36.9607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 0.000512 2048 130 275 37440 3.57786 23.2139 104.842 131.687 131.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1620 0.001024 4096 70 125 18624 2.71117 8.58704 104.652 115.993 116.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 6.4e-05 2048 330 1100 233472 55.3214 28.3365 713.029 832.828 1629.69 1629.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.000512 1024 240 2350 29952 2.29315 1.64461 71.8513 89.1968 165.089 165.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 3.2e-05 1024 240 3150 479232 65.504 26.4356 1615.82 824.363 2532.35 2532.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 0.001024 4096 260 2775 12288 2.94707 117.809 201.889 322.69 322.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 3.2e-05 4096 350 5725 479232 391.498 162.399 11511.4 4897.83 16963.6 16964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1170 0.000256 2048 470 2725 51456 9.6448 7.00166 262.927 214.884 494.567 494.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 0.000128 1024 60 775 153216 6.85264 101.906 209.613 318.417 318.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000512 512 600 350 29184 1.5025 0.81936 5.79786 26.6547 34.9005 35.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 0.000512 2048 130 275 37500 3.57603 36.0538 104.75 144.432 144.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1620 0.001024 4096 70 125 18700 2.7136 11.9091 104.55 119.215 119.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 6.4e-05 2048 330 1100 236800 55.3523 28.3689 1076.32 837.122 1997.33 1997.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.000512 1024 240 2350 30400 2.31837 1.66307 108.301 89.9881 202.371 202.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 3.2e-05 1024 240 3150 492800 64.953 26.9205 2477.63 832.714 3402.44 3402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 0.001024 4096 260 2775 12400 2.96038 178.375 201.999 383.38 383.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 3.2e-05 4096 350 5725 478400 395.826 163.576 17137.1 4910.73 22607.8 22608.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1170 0.000256 2048 470 2725 52400 9.71469 7.04797 398.233 209.59 624.686 624.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 0.000128 1024 60 775 153300 6.85261 151.775 209.58 368.251 368.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000512 512 600 350 29600 1.4927 0.821248 8.59347 26.5891 37.6255 37.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 0.000512 2048 130 275 37400 3.57885 25.1562 104.826 133.614 133.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1620 0.001024 4096 70 125 18600 2.7169 8.30586 104.636 115.702 115.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 6.4e-05 2048 330 1100 233600 55.5572 28.4099 715.939 833.777 1633.85 1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.000512 1024 240 2350 29600 2.31194 1.64374 71.347 88.2326 163.636 163.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 3.2e-05 1024 240 3150 486400 64.4481 26.5093 1632.13 824.941 2548.25 2548.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 0.001024 4096 260 2775 12200 2.9265 116.956 200.489 320.415 320.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 3.2e-05 4096 350 5725 476800 397.082 163.999 11450 4933.54 16945.2 16945.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1170 0.000256 2048 470 2725 52000 9.68266 7.01645 264.777 208.958 490.538 490.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 0.000128 1024 60 775 153200 6.85274 101.315 209.752 317.965 318.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000512 512 600 350 28800 1.51744 0.819968 5.77776 26.0598 34.3028 34.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 0.000512 2048 130 275 37520 3.57731 33.9046 104.801 142.335 142.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1620 0.001024 4096 70 125 18704 2.71018 11.9419 104.608 119.31 119.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 6.4e-05 2048 330 1100 236544 55.2467 28.4119 1044.25 836.408 1964.48 1964.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.000512 1024 240 2350 30464 2.28829 1.6449 105.174 88.5403 197.749 197.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 3.2e-05 1024 240 3150 494592 65.2365 26.8952 2421.91 836.291 3350.56 3350.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 0.001024 4096 260 2775 12320 2.93936 170.397 201.614 374.997 375.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 3.2e-05 4096 350 5725 478464 393.159 162.962 16520.4 4907.6 21984.7 21985.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1170 0.000256 2048 470 2725 51968 9.6672 7.03306 383.421 209.437 609.66 609.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 0.000128 1024 60 775 153328 6.85056 148.134 209.576 364.604 364.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000512 512 600 350 29568 1.4944 0.819872 8.24083 26.6723 37.3521 37.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 0.000512 2048 130 275 37408 3.57581 22.954 104.829 131.41 131.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1620 0.001024 4096 70 125 18592 2.71133 8.59763 104.638 115.992 116.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 6.4e-05 2048 330 1100 236544 55.1567 28.4537 686.905 836.943 1607.62 1607.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.000512 1024 240 2350 30464 2.29331 1.64864 69.5523 89.7423 163.338 163.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 3.2e-05 1024 240 3150 487424 64.5887 26.5238 1565.94 827.056 2484.33 2484.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 0.001024 4096 260 2775 12096 2.92378 109.463 199.982 312.419 312.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 3.2e-05 4096 350 5725 476672 394.969 163.552 10769.9 4925.23 16254.2 16254.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1170 0.000256 2048 470 2725 51072 9.57056 6.95491 247.205 207.397 471.232 471.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 0.000128 1024 60 775 153216 6.85661 96.7883 209.635 313.323 313.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000512 512 600 350 28672 1.47334 0.797632 5.30278 27.214 34.9199 35.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 0.000512 2048 130 275 37440 3.57229 31.9826 104.724 140.335 140.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1620 0.001024 4096 70 125 18720 2.71443 11.5196 104.849 119.127 119.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 6.4e-05 2048 330 1100 236160 55.2531 28.3549 1012.3 835.286 1931.37 1931.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.000512 1024 240 2350 30720 2.31322 1.66493 103.306 89.0237 196.415 196.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 3.2e-05 1024 240 3150 491520 65.5736 26.8723 2337.92 835.17 3265.76 3265.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 0.001024 4096 260 2775 12360 2.94842 165.032 201.976 370.004 370.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 3.2e-05 4096 350 5725 478080 396.45 163.535 15965.9 4918.94 21445.4 21445.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1170 0.000256 2048 470 2725 51840 9.68294 7.03251 369.951 209.314 596.085 596.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 0.000128 1024 60 775 153240 6.87923 143.004 209.697 359.625 359.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000512 512 600 350 29760 1.49107 0.819392 8.14035 26.0085 36.5891 36.7035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 0.000512 2048 130 275 37200 3.56022 22.9034 104.288 130.804 130.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1620 0.001024 4096 70 125 18480 2.70336 7.68819 104.1 114.533 114.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 6.4e-05 2048 330 1100 234240 55.4778 28.3171 665.67 834.7 1584.33 1584.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.000512 1024 240 2350 29760 2.30518 1.64253 66.5997 89.517 160.163 160.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 3.2e-05 1024 240 3150 476160 66.0013 26.4704 1503.07 824.118 2419.87 2420.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 0.001024 4096 260 2775 12240 2.94765 109.187 201.865 314.046 314.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 3.2e-05 4096 350 5725 476160 394.744 163.172 10616.3 4928.38 16103.1 16103.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1170 0.000256 2048 470 2725 51840 9.65437 7.03098 246.959 209.269 473.014 473.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 0.000128 1024 60 775 153120 6.89766 95.2007 209.548 311.689 311.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000512 512 600 350 28800 1.51328 0.82016 5.32394 27.734 35.5179 35.6281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 0.000512 2048 130 275 37504 3.57606 32.5796 104.826 141.035 141.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1620 0.001024 4096 70 125 18688 2.70835 10.8906 104.63 118.273 118.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 6.4e-05 2048 330 1100 235520 55.1745 28.289 962.626 835.292 1881.55 1881.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.000512 1024 240 2350 30720 2.31014 1.66787 98.7337 90.2457 193.062 193.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 3.2e-05 1024 240 3150 491520 65.5352 26.8226 2222.16 835.161 3149.9 3150.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 0.001024 4096 260 2775 12288 2.93376 157.742 201.542 362.261 362.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 3.2e-05 4096 350 5725 479232 393.528 163.091 15316.7 4912.68 20786.5 20786.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1170 0.000256 2048 470 2725 52224 9.64973 7.04784 354.86 209.192 580.848 580.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 0.000128 1024 60 775 153216 6.84717 136.057 209.501 352.451 352.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000512 512 600 350 29696 1.50765 0.833536 7.74733 27.9662 38.1827 38.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 0.000512 2048 130 275 37376 3.58195 22.4117 104.804 130.849 130.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1620 0.001024 4096 70 125 18432 2.69869 8.15562 103.93 114.829 114.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 6.4e-05 2048 330 1100 233472 55.5165 28.2808 675.311 835.461 1594.73 1594.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.000512 1024 240 2350 29696 2.26938 1.61642 67.3873 89.0108 160.383 160.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 3.2e-05 1024 240 3150 491520 65.5462 26.8288 1572.5 835.135 2500.23 2500.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 0.001024 4096 260 2775 12032 2.91021 110.515 199.795 313.262 313.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 3.2e-05 4096 350 5725 475136 396.464 163.284 10872.2 4939.19 16371.7 16372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1170 0.000256 2048 470 2725 52224 9.64902 7.04102 253.205 209.494 479.489 479.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 0.000128 1024 60 775 153088 6.85037 96.5663 209.454 312.912 312.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000512 512 600 350 26624 1.4817 0.781152 5.12877 26.6805 34.2016 34.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 0.000512 2048 130 256 37728 3.5896 21.6044 104.91 130.157 130.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1620 0.001024 4096 70 128 18784 2.71248 8.0176 104.725 115.497 115.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 6.4e-05 2048 330 1120 238592 54.9668 28.4345 721.442 837.765 1642.77 1642.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 0.000512 1024 240 2368 30464 2.30848 1.66531 70.758 90.5344 165.369 165.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1060 3.2e-05 1024 240 3168 491520 66.0241 26.8841 1635.23 837.74 2566.1 2566.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 820 0.001024 4096 260 2784 12448 2.95936 115.986 202.004 320.998 321.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 3.2e-05 4096 350 5728 480256 391.729 162.567 11279.3 4900.12 16734.2 16734.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1170 0.000256 2048 470 2752 52992 9.66618 7.12854 282.23 209.617 508.742 508.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 0.000128 1024 60 768 153408 6.82832 98.4023 209.593 314.869 314.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000512 512 600 352 30720 1.47962 0.830272 6.09434 28.7109 37.2453 37.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1880 0.000512 2048 130 256 37696 3.58938 14.3626 104.989 122.993 123.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1620 0.001024 4096 70 128 18752 2.71565 5.44726 104.798 113.002 113.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 6.4e-05 2048 330 1120 238592 55.1762 28.3071 974.934 838.462 1897.05 1897.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1040 0.000512 1024 240 2368 30464 2.31139 1.66672 46.6573 90.859 141.592 141.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1060 3.2e-05 1024 240 3168 487424 66.2324 26.8186 1046.04 835.66 1974.97 1975.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 820 0.001024 4096 260 2784 12416 2.95322 74.6633 202.091 279.754 279.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 3.2e-05 4096 350 5728 480256 392.063 162.605 7276.49 4917.5 12749.2 12749.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1170 0.000256 2048 470 2752 52736 9.6231 7.01827 192.622 209.302 418.666 418.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 0.000128 1024 60 768 153344 6.86624 63.1156 209.699 279.726 279.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.000512 512 600 352 30720 1.48618 0.830176 9.47235 27.4203 39.3349 39.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 0.000512 2048 130 256 37720 3.59373 22.4051 104.909 130.963 131.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1620 0.001024 4096 70 128 18800 2.72253 8.20493 104.851 115.821 115.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 6.4e-05 2048 330 1120 238720 55.2044 28.4123 731.698 837.805 1653.28 1653.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.000512 1024 240 2368 30400 2.31827 1.66294 72.5205 90.5113 167.122 167.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 3.2e-05 1024 240 3168 491520 66.1986 27.1751 1668.85 837.831 2600.28 2600.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 820 0.001024 4096 260 2784 12440 2.96538 117.564 202.007 322.582 322.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 3.2e-05 4096 350 5728 480000 393.835 163.058 11546.5 4902.95 17006.8 17007.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1170 0.000256 2048 470 2752 52960 9.70669 7.12669 288.889 213.98 519.807 519.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 0.000128 1024 60 768 153400 6.83616 101.022 209.595 317.497 317.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000512 512 600 352 30400 1.48115 0.830016 6.22384 26.2449 34.9067 35.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 0.000512 2048 130 256 37680 3.59014 14.9791 104.928 123.551 123.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1620 0.001024 4096 70 128 18720 2.71155 5.4176 104.654 112.825 112.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 6.4e-05 2048 330 1120 238080 55.0978 28.4294 470.599 838.014 1392.3 1392.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.000512 1024 240 2368 30080 2.30954 1.64659 46.6562 90.6238 141.338 141.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1060 3.2e-05 1024 240 3168 491520 66.0072 26.9211 1080.62 837.99 2011.77 2011.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 820 0.001024 4096 260 2784 12400 2.95322 76.4477 202.018 281.46 281.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1160 3.2e-05 4096 350 5728 480000 392.655 162.873 7438.93 4904.32 12899.3 12899.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1170 0.000256 2048 470 2752 52480 9.61254 7.12518 196.872 208.987 422.7 422.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 0.000128 1024 60 768 153360 6.83706 65.4313 209.726 282.04 282.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000512 512 600 352 30080 1.47914 0.816544 4.52582 27.956 34.9034 35.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 0.000512 2048 130 256 37680 3.584 25.0573 104.912 133.607 133.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1620 0.001024 4096 70 128 18768 2.71155 8.92288 104.808 116.487 116.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 6.4e-05 2048 330 1120 238080 55.0412 28.2959 792.949 837.163 1713.6 1713.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.000512 1024 240 2368 30528 2.31504 1.66912 78.8342 90.5105 173.429 173.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 3.2e-05 1024 240 3168 491520 65.8437 26.9853 1796.14 850.761 2739.95 2740.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 0.001024 4096 260 2784 12432 2.95117 129.198 202.102 334.295 334.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 3.2e-05 4096 350 5728 480000 392.11 162.683 12465.3 4903.22 17923.9 17924.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1170 0.000256 2048 470 2752 52800 9.63613 7.03744 307.971 209.645 534.392 534.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 0.000128 1024 60 768 153408 6.84032 108.202 209.785 324.868 324.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000512 512 600 352 30720 1.48218 0.825344 6.37219 26.9967 35.8024 35.9122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 0.000512 2048 130 256 37632 3.58166 15.7901 104.829 124.253 124.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1620 0.001024 4096 70 128 18720 2.71635 6.0391 104.728 113.527 113.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 6.4e-05 2048 330 1120 238080 54.9677 28.337 508.644 836.586 1428.7 1428.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.000512 1024 240 2368 30336 2.304 1.66128 51.2192 90.458 145.744 145.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 3.2e-05 1024 240 3168 485376 65.9235 26.7223 1146.47 832.455 2071.78 2071.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 820 0.001024 4096 260 2784 12384 2.95363 82.5639 202.013 287.575 287.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 3.2e-05 4096 350 5728 479232 390.94 162.366 7921.47 4909.12 13384.4 13384.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1170 0.000256 2048 470 2752 52608 9.63216 7.05798 214.631 209.523 440.946 441.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 0.000128 1024 60 768 153312 6.83213 70.5679 209.617 287.06 287.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000512 512 600 352 29952 1.47866 0.817152 4.11955 26.6433 33.1921 33.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 0.000512 2048 130 256 37688 3.58848 23.4928 104.943 132.076 132.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1620 0.001024 4096 70 128 18760 2.71482 8.82486 104.791 116.374 116.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 6.4e-05 2048 330 1120 238336 55.1673 28.3341 782.482 837.044 1703.19 1703.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.000512 1024 240 2368 30464 2.3279 1.66954 78.0677 90.4708 172.639 172.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 3.2e-05 1024 240 3168 491008 66.0799 26.9189 1780.17 836.999 2710.4 2710.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 0.001024 4096 260 2784 12376 2.94445 125.794 201.834 330.62 330.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 3.2e-05 4096 350 5728 480256 393.296 162.898 12208.1 4905.29 17670.1 17670.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1170 0.000256 2048 470 2752 52864 9.68003 7.04506 288.046 209.624 514.515 514.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 0.000128 1024 60 768 153384 6.83008 107.596 209.743 324.213 324.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000512 512 600 352 30912 1.48522 0.832672 6.3551 27.1567 35.9593 36.0698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 0.000512 2048 130 256 37632 3.58618 15.374 104.87 123.883 123.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1620 0.001024 4096 70 128 18704 2.71642 5.76848 104.723 113.252 113.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 6.4e-05 2048 330 1120 238336 54.9923 28.327 504.226 836.591 1424.3 1424.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.000512 1024 240 2368 30016 2.30253 1.6425 49.4434 89.7645 143.249 143.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 3.2e-05 1024 240 3168 487424 66.3843 26.9005 1131.87 836.496 2061.87 2062.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 0.001024 4096 260 2784 12320 2.93478 80.297 201.756 285.033 285.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 3.2e-05 4096 350 5728 478464 393.313 162.968 7828.45 4904.22 13289.5 13289.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1170 0.000256 2048 470 2752 52864 9.65146 7.10656 204.884 209.549 431.294 431.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 0.000128 1024 60 768 153328 6.83008 69.0272 209.592 285.492 285.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000512 512 600 352 30464 1.47578 0.821248 4.04778 26.8189 33.2893 33.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 0.000512 2048 130 256 37464 3.56525 13.1868 104.655 121.459 121.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1620 0.001024 4096 70 128 18648 2.7137 5.04013 104.808 112.604 112.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 6.4e-05 2048 330 1120 236544 55.419 28.5614 412.081 837.461 1333.68 1333.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.000512 1024 240 2368 29568 2.30234 1.62886 40.3331 89.9634 134.328 134.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 3.2e-05 1024 240 3168 483840 66.8863 26.9226 924.796 837.318 1856.14 1856.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 820 0.001024 4096 260 2784 12264 2.94413 66.1106 201.847 270.944 271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 3.2e-05 4096 350 5728 478464 395.662 163.377 6435.36 4915.3 11910.2 11910.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1170 0.000256 2048 470 2752 52416 9.71328 7.05043 178.379 209.884 405.127 405.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 0.000128 1024 60 768 153216 6.84176 56.7243 209.695 273.305 273.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000512 512 600 352 29568 1.45722 0.798368 4.1368 27.1978 33.7172 33.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 0.000512 2048 130 256 37696 3.59174 24.8276 104.928 133.397 133.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1620 0.001024 4096 70 128 18752 2.70922 9.20656 104.737 116.697 116.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 6.4e-05 2048 330 1120 238592 55.0076 28.3423 791.867 837.991 1713.38 1713.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.000512 1024 240 2368 30464 2.31085 1.67037 76.441 90.5161 171.039 171.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 3.2e-05 1024 240 3168 487424 66.1786 26.8251 1716.18 835.177 2644.59 2644.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 0.001024 4096 260 2784 12416 2.95117 126.559 202.025 331.582 331.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 3.2e-05 4096 350 5728 480256 391.891 162.559 12284.2 4908.99 17748.2 17748.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1170 0.000256 2048 470 2752 52736 9.60784 7.01645 287.87 209.049 513.644 513.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 0.000128 1024 60 768 153344 6.83062 108.373 209.581 324.829 324.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000512 512 600 352 30720 1.48518 0.83104 6.33488 28.1661 36.9454 37.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 0.000512 2048 130 256 37632 3.5881 16.7581 105.012 125.411 125.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1620 0.001024 4096 70 128 18688 2.71875 6.34454 104.826 113.931 113.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 6.4e-05 2048 330 1120 237568 54.9183 28.2588 531.578 836.091 1451.01 1451.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.000512 1024 240 2368 30208 2.32211 1.67043 49.1662 90.6038 143.861 143.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 3.2e-05 1024 240 3168 483328 66.6305 26.8248 1089.35 836.005 2019.04 2019.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 0.001024 4096 260 2784 12288 2.94093 83.6997 201.763 288.448 288.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 3.2e-05 4096 350 5728 479232 393.462 163.116 8237.32 4928.14 13722.5 13723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1170 0.000256 2048 470 2752 52736 9.6215 7.05926 192.226 209.476 418.489 418.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 0.000128 1024 60 768 153216 6.83683 72.7532 209.662 289.296 289.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000512 512 600 352 30720 1.49062 0.832608 4.44384 28.1761 35.07 35.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 0.000512 2048 130 256 37440 3.57037 14.2623 104.656 122.543 122.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1620 0.001024 4096 70 128 18624 2.71917 5.35571 104.813 112.93 112.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 6.4e-05 2048 330 1120 236544 54.8748 28.1784 439.171 833.404 1355.8 1355.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.000512 1024 240 2368 29952 2.29869 1.64086 41.0669 88.3077 133.416 133.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 3.2e-05 1024 240 3168 479232 65.5407 26.4412 904.834 824.975 1822.02 1822.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 820 0.001024 4096 260 2784 12288 2.9471 69.1803 202.094 274.266 274.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 3.2e-05 4096 350 5728 479232 391.57 162.396 6785.14 4901.32 12240.9 12241.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1170 0.000256 2048 470 2752 52224 9.61837 7.02266 175.855 208.909 401.511 401.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 0.000128 1024 60 768 153216 6.82803 60.2853 209.723 276.878 276.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000512 512 600 352 29184 1.50486 0.820672 3.61622 26.6763 32.7484 32.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 0.000512 2048 130 256 37656 3.58157 33.5661 104.827 142.031 142.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1620 0.001024 4096 70 128 18720 2.7095 12.9905 104.593 120.337 120.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 6.4e-05 2048 330 1120 238464 55.1341 28.3624 1129.07 837.546 2050.29 2050.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.000512 1024 240 2368 30240 2.3208 1.66221 112.539 90.0633 206.688 206.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 3.2e-05 1024 240 3168 488448 66.0558 26.8676 2548.96 834.415 3476.53 3476.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 0.001024 4096 260 2784 12384 2.94579 181.718 201.882 386.591 386.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 3.2e-05 4096 350 5728 479232 394.515 163.262 17513.1 4907.61 22979 22979.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1170 0.000256 2048 470 2752 52704 9.69235 7.08518 413.727 209.847 640.456 640.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 0.000128 1024 60 768 153360 6.84237 154.24 210.317 371.445 371.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000512 512 600 352 30528 1.47491 0.825376 8.90912 26.0821 37.4234 37.5391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 0.000512 2048 130 256 37584 3.57821 22.0246 104.837 130.521 130.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1620 0.001024 4096 70 128 18576 2.70605 8.06659 104.219 115.034 115.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 6.4e-05 2048 330 1120 237312 54.9678 28.2765 710.314 834.808 1628.53 1628.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.000512 1024 240 2368 29952 2.30397 1.64659 70.9196 89.6714 164.645 164.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 3.2e-05 1024 240 3168 479232 66.1225 26.5907 1591.01 828.397 2512.34 2512.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 0.001024 4096 260 2784 12240 2.92864 116.145 201.497 320.616 320.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 3.2e-05 4096 350 5728 479232 393.332 163.138 11350.9 4913.33 16821.2 16821.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1170 0.000256 2048 470 2752 52416 9.64304 7.02694 263.003 209.087 488.863 488.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 0.000128 1024 60 768 153216 6.84173 99.0065 209.516 315.409 315.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000512 512 600 352 29952 1.46656 0.809152 5.82086 27.381 35.6058 35.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 0.000512 2048 130 256 37368 3.56262 18.4484 104.436 126.501 126.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1620 0.001024 4096 70 128 18576 2.71366 7.3769 104.595 114.73 114.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 6.4e-05 2048 330 1120 235008 55.4437 28.3505 578.002 834.806 1496.77 1496.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.000512 1024 240 2368 29376 2.28656 1.61229 57.547 87.8094 149.358 149.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 3.2e-05 1024 240 3168 483840 66.6101 26.8716 1328.06 834.552 2256.32 2256.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 0.001024 4096 260 2784 12096 2.9247 93.8972 200.054 296.92 296.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 3.2e-05 4096 350 5728 476928 394.716 162.95 9252.63 4899.73 14710.5 14710.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1170 0.000256 2048 470 2752 51840 9.68608 7.03699 215.926 209.247 441.997 442.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 0.000128 1024 60 768 153144 6.84237 82.2016 209.474 298.562 298.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000512 512 600 352 29376 1.48672 0.81088 4.84618 25.7931 33.0615 33.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 0.000512 2048 130 256 37680 3.5913 32.5162 105.919 142.081 142.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1620 0.001024 4096 70 128 18720 2.71088 11.7339 105.64 120.127 120.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 6.4e-05 2048 330 1120 238080 55.0664 28.3304 1047.67 845.958 1977.19 1977.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.000512 1024 240 2368 30080 2.30358 1.64864 103.501 90.4077 197.96 198.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 3.2e-05 1024 240 3168 491520 65.9539 26.9177 2384.47 845.876 3323.44 3323.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 0.001024 4096 260 2784 12400 2.95613 171.911 204.033 378.944 379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 3.2e-05 4096 350 5728 480000 392.561 162.916 16512 4954.48 22022.5 22022.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1170 0.000256 2048 470 2752 52480 9.60573 7.0144 384.778 210.94 612.444 612.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 0.000128 1024 60 768 153360 6.86221 144.499 211.603 363.008 363.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000512 512 600 352 30080 1.47581 0.817664 8.42864 26.8229 37.6713 37.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 0.000512 2048 130 256 37600 3.58515 22.321 104.913 130.87 130.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1620 0.001024 4096 70 128 18560 2.70541 8.17453 104.209 115.131 115.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 6.4e-05 2048 330 1120 238080 54.955 28.305 707.65 838.124 1629.19 1629.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.000512 1024 240 2368 29440 2.29827 1.64045 68.5656 89.6068 162.214 162.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 3.2e-05 1024 240 3168 491520 65.8009 26.8823 1594.78 837.932 2525.62 2525.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 0.001024 4096 260 2784 12320 2.94912 114.742 202.094 319.832 319.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 3.2e-05 4096 350 5728 478720 394.633 163.284 11074.4 4922.68 16555.5 16555.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1170 0.000256 2048 470 2752 51840 9.59574 6.98893 256.128 208.247 481.069 481.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 0.000128 1024 60 768 153280 6.83418 96.4169 215.98 319.274 319.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000512 512 600 352 29440 1.49504 0.8192 5.72883 26.6376 34.8099 34.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 0.000512 2048 130 256 37440 3.57286 18.0879 104.716 126.431 126.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1620 0.001024 4096 70 128 18480 2.70336 7.1359 104.226 114.108 114.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 6.4e-05 2048 330 1120 234240 55.4551 28.5102 582.994 835.02 1502.14 1502.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.000512 1024 240 2368 29760 2.30218 1.64867 57.9881 89.4159 151.458 151.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 3.2e-05 1024 240 3168 476160 65.9754 26.6055 1300.35 824.428 2217.58 2217.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 0.001024 4096 260 2784 12240 2.9592 95.8254 202.023 300.852 300.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 3.2e-05 4096 350 5728 476160 394.828 163.187 9303.11 4911.32 14772.9 14773.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1170 0.000256 2048 470 2752 51840 9.65728 7.03034 214.586 209.352 440.727 440.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 0.000128 1024 60 768 153120 6.83587 81.2039 209.517 297.601 297.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000512 512 600 352 28800 1.50883 0.819104 4.74218 26.068 33.2683 33.3794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 0.000512 2048 130 256 37632 3.57536 29.1568 104.841 137.624 137.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1620 0.001024 4096 70 128 18720 2.71251 11.3865 104.733 118.874 118.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 6.4e-05 2048 330 1120 238080 54.9345 28.3329 995.891 836.703 1916.03 1916.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.000512 1024 240 2368 30336 2.30768 1.66083 99.4546 89.9219 193.442 193.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 3.2e-05 1024 240 3168 485376 65.8692 26.7247 2245.48 832.497 3170.8 3170.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 0.001024 4096 260 2784 12384 2.9609 161.102 202.017 366.122 366.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 3.2e-05 4096 350 5728 479232 390.789 162.355 15506.4 4896.32 20956.4 20956.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1170 0.000256 2048 470 2752 52608 9.62752 7.03283 366.293 209.815 592.869 592.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 0.000128 1024 60 768 153312 6.83347 137.71 209.58 354.166 354.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000512 512 600 352 29952 1.47443 0.817792 7.87277 27.639 37.9346 38.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 0.000512 2048 130 256 37440 3.56995 20.0274 104.64 128.289 128.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1620 0.001024 4096 70 128 18624 2.71197 7.5528 104.798 115.105 115.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 6.4e-05 2048 330 1120 236544 54.8843 28.2337 643.729 833.323 1560.33 1560.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.000512 1024 240 2368 29952 2.29546 1.64864 64.4035 89.3649 157.811 157.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 3.2e-05 1024 240 3168 479232 65.4691 26.4356 1443.54 824.837 2360.5 2360.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 0.001024 4096 260 2784 12288 2.95677 104.693 202.085 309.777 309.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 3.2e-05 4096 350 5728 479232 391.488 162.385 10166 4900.74 15621.1 15621.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1170 0.000256 2048 470 2752 52224 9.61069 7.00285 237.187 208.825 462.725 462.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 0.000128 1024 60 768 153216 6.83418 89.7477 209.698 306.323 306.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000512 512 600 352 29184 1.50083 0.81968 5.19904 26.6686 34.3152 34.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 0.000512 2048 130 256 37440 3.57866 18.6599 104.812 127.105 127.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1620 0.001024 4096 70 128 18432 2.70106 6.6353 104.196 113.574 113.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 6.4e-05 2048 330 1120 235008 54.6404 28.0629 556.893 828.757 1468.51 1468.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.000512 1024 240 2368 28800 2.2975 1.62064 53.5956 88.4962 146.112 146.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 3.2e-05 1024 240 3168 460800 66.7187 26.236 1203.06 816.03 2112.26 2112.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 0.001024 4096 260 2784 12096 2.93642 88.7378 201.491 293.208 293.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 3.2e-05 4096 350 5728 474624 395.553 163.26 8674.69 4922.88 14156.9 14157.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1170 0.000256 2048 470 2752 51840 9.5679 6.97958 204.17 207.879 428.694 428.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 0.000128 1024 60 768 152928 6.83418 77.4777 209.269 293.623 293.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000512 512 600 352 27648 1.46525 0.778656 4.48237 25.6504 32.5016 32.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 0.000512 2048 130 256 37600 3.57562 30.4814 104.756 138.865 138.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1620 0.001024 4096 70 128 18700 2.71053 10.9691 104.632 118.354 118.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 6.4e-05 2048 330 1120 238400 55.2114 28.3574 981.537 837.092 1902.36 1902.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.000512 1024 240 2368 30400 2.31798 1.65888 98.3508 89.9815 192.41 192.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 3.2e-05 1024 240 3168 486400 66.0179 26.815 2209.19 832.694 3134.94 3135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 0.001024 4096 260 2784 12300 2.93693 157.828 201.575 362.384 362.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 3.2e-05 4096 350 5728 478400 395.854 163.554 15269 4929.68 20758.5 20758.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1170 0.000256 2048 470 2752 52800 9.69686 7.07469 360.667 209.719 587.257 587.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 0.000128 1024 60 768 153300 6.84298 134.874 209.537 351.298 351.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000512 512 600 352 29600 1.4944 0.818848 7.77709 26.5899 36.8082 36.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 0.000512 2048 130 256 37400 3.56502 20.6254 104.555 128.796 128.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1620 0.001024 4096 70 128 18600 2.70982 8.09203 104.706 115.55 115.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 6.4e-05 2048 330 1120 236800 55.0583 28.2477 676.882 833.655 1594 1594.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.000512 1024 240 2368 29600 2.30979 1.64221 66.8536 89.274 160.177 160.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 3.2e-05 1024 240 3168 473600 66.3407 26.6551 1493.42 824.822 2411.46 2411.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 0.001024 4096 260 2784 12200 2.92659 109.736 201.655 314.362 314.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 3.2e-05 4096 350 5728 476800 397.106 163.977 10762.7 4932.91 16257.2 16257.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1170 0.000256 2048 470 2752 52000 9.66182 7.01587 249.723 208.927 475.423 475.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 0.000128 1024 60 768 153200 6.84234 94.4849 209.684 311.056 311.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000512 512 600 352 28800 1.51798 0.817984 5.44173 26.6732 34.5792 34.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 0.000512 2048 130 256 37200 3.5488 18.5682 104.299 126.466 126.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1620 0.001024 4096 70 128 18300 2.69024 6.86294 103.649 113.245 113.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 6.4e-05 2048 330 1120 235200 55.7379 28.4443 560.652 838.406 1483.4 1483.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.000512 1024 240 2368 30000 2.31357 1.6425 56.4523 89.7569 150.264 150.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 3.2e-05 1024 240 3168 480000 65.5388 26.5116 1262.48 825.074 2179.82 2179.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 0.001024 4096 260 2784 12000 2.91648 89.463 200.083 292.508 292.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 3.2e-05 4096 350 5728 475200 400.324 164.573 8844.71 4952.42 14362.5 14362.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1170 0.000256 2048 470 2752 51600 9.596 6.95658 206.243 207.156 430.05 430.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 0.000128 1024 60 768 153000 6.84602 78.582 209.576 295.048 295.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000512 512 600 352 28800 1.52179 0.825408 4.78854 26.7086 33.9727 34.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 0.000512 2048 130 256 37632 3.58557 28.6351 104.872 137.145 137.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1620 0.001024 4096 70 128 18704 2.71309 10.5551 104.716 118.026 118.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 6.4e-05 2048 330 1120 238336 55.005 28.3075 955.174 836.62 1875.27 1875.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.000512 1024 240 2368 30016 2.29795 1.64077 94.2732 89.7609 188.077 188.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 3.2e-05 1024 240 3168 487424 66.3402 26.9002 2155.37 836.494 3085.33 3085.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 0.001024 4096 260 2784 12320 2.94406 154.968 202.16 360.115 360.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 3.2e-05 4096 350 5728 478464 393.256 162.98 14972.5 4904.08 20433.4 20433.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1170 0.000256 2048 470 2752 52864 9.64109 7.04048 355.003 209.584 581.374 581.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 0.000128 1024 60 768 153328 6.82806 131.613 209.592 348.077 348.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000512 512 600 352 30464 1.47411 0.820512 7.53984 27.7359 37.6938 37.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 0.000512 2048 130 256 37408 3.56966 20.2977 104.656 128.577 128.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1620 0.001024 4096 70 128 18592 2.71174 7.38608 104.81 114.951 115.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 6.4e-05 2048 330 1120 236544 55.1689 28.3046 660.472 837.623 1581.74 1581.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.000512 1024 240 2368 29568 2.30669 1.6505 64.6162 89.7901 158.469 158.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 3.2e-05 1024 240 3168 473088 66.5665 26.5175 1454.88 827.731 2375.92 2376.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 0.001024 4096 260 2784 12096 2.91619 105.638 200.186 308.786 308.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 3.2e-05 4096 350 5728 476672 394.937 163.544 10442.1 4930.08 15931.2 15931.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1170 0.000256 2048 470 2752 51968 9.54259 6.95091 244.689 207.626 468.91 468.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 0.000128 1024 60 768 153216 6.83622 92.2179 209.77 308.867 308.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000512 512 600 352 28672 1.48006 0.799968 5.19117 26.1781 33.7764 33.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 0.000512 2048 130 256 37296 3.56438 18.1473 104.655 126.418 126.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1620 0.001024 4096 70 128 18480 2.71206 7.39869 104.809 114.962 115.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 6.4e-05 2048 330 1120 236544 55.2433 28.3118 545.939 837.91 1467.57 1467.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.000512 1024 240 2368 28224 2.28147 1.59744 51.4389 88.7881 144.206 144.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 3.2e-05 1024 240 3168 473088 68.3527 26.9097 1202.83 837.476 2135.79 2135.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 0.001024 4096 260 2784 12096 2.93478 87.2226 201.83 292.03 292.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 3.2e-05 4096 350 5728 478464 394.177 162.845 8597.05 4911.89 14066.5 14066.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1170 0.000256 2048 470 2752 51072 9.54362 6.93882 197.488 206.74 420.813 420.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 0.000128 1024 60 768 152880 6.82803 75.7877 209.463 292.123 292.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000512 512 600 352 29568 1.4663 0.80384 4.48707 27.2707 34.1555 34.2654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 0.000512 2048 130 256 37560 3.57354 29.3748 104.699 137.701 137.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1620 0.001024 4096 70 128 18720 2.71792 10.9855 104.845 118.592 118.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 6.4e-05 2048 330 1120 236160 55.2326 28.3182 928.141 834.577 1846.43 1846.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.000512 1024 240 2368 30240 2.3224 1.66499 92.5194 90.0419 186.645 186.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 3.2e-05 1024 240 3168 483840 66.6438 26.8677 2079.97 834.442 3008.15 3008.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 0.001024 4096 260 2784 12360 2.95258 153.458 202.418 358.872 358.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 3.2e-05 4096 350 5728 478080 396.444 163.53 14739.6 4918.89 20219 20219.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1170 0.000256 2048 470 2752 52320 9.6575 7.03648 343.131 209.127 569.065 569.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 0.000128 1024 60 768 153240 6.84032 127.51 209.486 343.881 343.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000512 512 600 352 29760 1.49162 0.823776 7.41923 26.5644 36.4254 36.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 0.000512 2048 130 256 37440 3.56966 20.8916 105.053 129.563 129.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1620 0.001024 4096 70 128 18480 2.70298 8.11779 104.296 115.157 115.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 6.4e-05 2048 330 1120 234240 55.4376 28.3136 660.359 835.618 1579.89 1580.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.000512 1024 240 2368 29760 2.304 1.64259 65.8892 89.6308 159.571 159.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 3.2e-05 1024 240 3168 476160 66.0072 26.4692 1478.48 825.013 2396.19 2396.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 0.001024 4096 260 2784 12240 2.95062 107.233 202.094 312.322 312.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 3.2e-05 4096 350 5728 476160 394.807 163.201 10384.7 4931.37 15874.6 15875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1170 0.000256 2048 470 2752 51840 9.66563 7.07379 243.518 209.496 469.861 469.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 0.000128 1024 60 768 153120 6.83853 92.4477 209.662 308.993 309.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000512 512 600 352 28800 1.50909 0.819488 5.3409 26.667 34.4653 34.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 0.000512 2048 130 256 37080 3.54173 18.3481 104.063 126.005 126.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1620 0.001024 4096 70 128 18360 2.70195 6.36659 104.216 113.328 113.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 6.4e-05 2048 330 1120 236160 55.2771 28.3453 550.976 835.294 1470.05 1470.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.000512 1024 240 2368 28800 2.26714 1.58672 53.16 88.5549 145.665 145.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 3.2e-05 1024 240 3168 483840 66.6842 26.8835 1247.88 834.846 2176.51 2176.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 0.001024 4096 260 2784 11880 2.90778 87.3833 199.681 290.015 290.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 3.2e-05 4096 350 5728 472320 398.697 164.6 8663.27 4966.79 14193.9 14194.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1170 0.000256 2048 470 2752 51840 9.72467 7.05126 203.194 209.75 429.819 429.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 0.000128 1024 60 768 153000 6.88128 76.8302 209.503 293.257 293.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000512 512 600 352 28800 1.47626 0.800768 4.4008 27.1388 33.9436 34.0562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 0.000512 2048 130 256 37632 3.5873 28.8142 104.902 137.358 137.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1620 0.001024 4096 70 128 18688 2.7096 10.8892 104.716 118.36 118.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 6.4e-05 2048 330 1120 237568 54.8852 28.2594 940.535 835.25 1859.09 1859.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.000512 1024 240 2368 30208 2.32218 1.6697 93.6635 90.1761 187.933 188.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 3.2e-05 1024 240 3168 483328 66.5993 26.8245 2111.1 835.105 3039.86 3040.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 0.001024 4096 260 2784 12288 2.95152 151.254 201.691 355.946 356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 3.2e-05 4096 350 5728 479232 393.457 163.098 14690.8 4931.24 20179.1 20179.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1170 0.000256 2048 470 2752 52736 9.63027 7.01507 347.336 223.307 593.541 593.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 0.000128 1024 60 768 153216 6.83645 129.89 209.456 346.224 346.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000512 512 600 352 30720 1.48848 0.833536 7.5489 26.3324 36.3309 36.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 0.000512 2048 130 256 37376 3.56966 21.5568 104.569 129.751 129.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1620 0.001024 4096 70 128 18432 2.69866 7.91744 104.035 114.695 114.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 6.4e-05 2048 330 1120 237568 54.9285 28.2932 636.759 835.631 1555.79 1555.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.000512 1024 240 2368 28672 2.28688 1.61462 60.4836 88.8229 153.308 153.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 3.2e-05 1024 240 3168 475136 67.9067 26.9582 1405.35 835.313 2335.76 2335.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 0.001024 4096 260 2784 12032 2.9143 100.125 199.935 303.018 303.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 3.2e-05 4096 350 5728 475136 396.523 163.301 9880.65 4944.87 15385.9 15386.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1170 0.000256 2048 470 2752 52224 9.66822 7.04717 233.916 209.528 460.263 460.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 0.000128 1024 60 768 153088 6.83213 88.2149 209.459 304.553 304.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000512 512 600 352 28672 1.43619 0.782336 5.17165 25.0473 32.565 32.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 0.000512 2048 130 256 37248 3.56733 18.0507 104.641 126.311 126.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1620 0.001024 4096 70 128 18432 2.7136 6.51325 104.8 114.07 114.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 6.4e-05 2048 330 1120 233472 54.5713 27.8891 566 825.563 1474.19 1474.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.000512 1024 240 2368 29184 2.32038 1.64778 55.7789 87.7792 147.622 147.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 3.2e-05 1024 240 3168 466944 67.2479 26.8666 1239.83 825.078 2159.24 2159.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 0.001024 4096 260 2784 11904 2.9143 90.3759 200.003 293.337 293.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 3.2e-05 4096 350 5728 473088 393.222 163.265 9038.02 4954.18 14549.2 14549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1170 0.000256 2048 470 2752 50688 9.57837 7.04205 206.916 207.276 430.913 431.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 0.000128 1024 60 768 152832 10.7633 80.2938 209.433 300.533 300.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000512 512 600 352 27648 1.47133 0.783936 4.59149 25.8056 32.7754 32.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 0.000512 2048 130 280 37600 3.58186 24.4074 104.989 133.028 133.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1620 0.001024 4096 70 120 18848 2.71754 7.64282 104.917 115.321 115.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 6.4e-05 2048 330 1120 238592 54.96 28.3572 736.487 838.509 1658.48 1658.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.000512 1024 240 2360 30080 2.31568 1.66298 71.5553 90.5533 166.187 166.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1060 3.2e-05 1024 240 3160 481280 67.277 26.876 1627.66 838.476 2560.51 2560.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 820 0.001024 4096 260 2760 12480 2.95114 117.581 201.952 322.529 322.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 3.2e-05 4096 350 5720 477184 395.317 163.882 11407.3 4961.05 16942.9 16943.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1170 0.000256 2048 470 2760 52096 9.68365 7.03818 283.396 209.797 510.019 510.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 0.000128 1024 60 760 153440 6.85472 99.4061 209.771 316.077 316.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000512 512 600 360 29184 1.51571 0.831584 6.44848 27.4288 36.3482 36.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 0.000512 2048 130 280 37568 3.58922 16.25 104.971 124.862 124.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1620 0.001024 4096 70 120 18816 2.71622 5.03603 104.911 112.707 112.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 6.4e-05 2048 330 1120 238592 55.1467 28.2849 992.805 838.494 1914.89 1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 0.000512 1024 240 2360 29952 2.32208 1.66589 46.2009 90.863 141.154 141.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1060 3.2e-05 1024 240 3160 479232 67.2037 26.8268 1046.84 835.705 1976.79 1976.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 820 0.001024 4096 260 2760 12416 2.93766 75.1693 201.767 279.915 279.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 3.2e-05 4096 350 5720 477184 396.18 163.894 7371.98 4943.51 12876 12876.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1170 0.000256 2048 470 2760 51712 9.67219 7.04518 194.721 209.236 420.773 420.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 0.000128 1024 60 760 153408 6.8536 63.9513 209.756 280.605 280.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000512 512 600 360 29184 1.51846 0.831488 5.11517 28.2555 35.8447 35.9489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 0.000512 2048 130 280 37560 3.57376 26.9107 104.823 135.358 135.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1620 0.001024 4096 70 120 18840 2.72 8.73085 104.847 116.342 116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 6.4e-05 2048 330 1120 238080 55.2334 28.4438 826.459 837.913 1748.21 1748.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.000512 1024 240 2360 30080 2.31661 1.66195 81.2566 89.2968 174.631 174.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 3.2e-05 1024 240 3160 481280 67.4244 26.9458 1821.47 837.885 2753.94 2754.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 820 0.001024 4096 260 2760 12480 2.95267 134.047 201.92 338.963 339.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 3.2e-05 4096 350 5720 476800 397.2 164.394 13034.8 4945.85 18542.7 18543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1170 0.000256 2048 470 2760 52160 9.728 7.06131 320.522 209.807 547.217 547.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 0.000128 1024 60 760 153440 6.85296 112.53 209.641 329.066 329.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000512 512 600 360 29120 1.51517 0.826816 6.75405 27.1217 36.3458 36.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 0.000512 2048 130 280 37520 3.5744 18.1743 104.886 126.688 126.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1620 0.001024 4096 70 120 18800 2.7223 5.98518 104.909 113.66 113.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 6.4e-05 2048 330 1120 238080 55.0858 28.3157 530.386 838.481 1452.44 1452.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.000512 1024 240 2360 29760 2.31466 1.65018 52.1143 90.514 146.69 146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 3.2e-05 1024 240 3160 481280 67.2723 26.9169 1180.72 838.469 2113.6 2113.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 820 0.001024 4096 260 2760 12400 2.94093 84.906 201.765 289.655 289.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 3.2e-05 4096 350 5720 476160 397.427 164.329 8228.69 4955.66 13746.6 13747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1170 0.000256 2048 470 2760 51840 9.64816 7.01235 220.05 209.04 445.856 445.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 0.000128 1024 60 760 153360 6.8608 72.3046 209.705 288.912 288.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000512 512 600 360 28800 1.50925 0.816992 5.24077 25.9787 33.6727 33.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 0.000512 2048 130 280 37440 3.56966 15.1347 104.779 123.536 123.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1620 0.001024 4096 70 120 18720 2.71155 4.77904 104.694 112.228 112.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 6.4e-05 2048 330 1120 236160 55.2492 28.3302 430.295 835.163 1349.2 1349.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 0.000512 1024 240 2360 29760 2.33014 1.66378 42.7733 90.1168 136.986 137.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1060 3.2e-05 1024 240 3160 476160 67.7531 26.8803 958.747 835.051 1888.65 1888.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 820 0.001024 4096 260 2760 12360 2.94323 69.2166 201.759 273.966 274.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 3.2e-05 4096 350 5720 476160 397.092 164.426 6732.4 4938.89 12233.3 12233.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1170 0.000256 2048 470 2760 51840 9.69354 7.04512 186.594 209.215 412.655 412.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 0.000128 1024 60 760 153360 6.85421 59.3263 210.587 276.813 276.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000512 512 600 360 28800 1.5121 0.8192 4.60922 26.0055 33.0722 33.1902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 0.000512 2048 130 280 37584 3.5881 25.7555 104.997 134.393 134.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1620 0.001024 4096 70 120 18816 2.70947 8.33091 104.847 115.931 115.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 6.4e-05 2048 330 1120 238080 55.0684 28.3177 765.506 837.249 1686.31 1686.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.000512 1024 240 2360 30144 2.32448 1.66707 75.3951 90.441 169.931 170.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 3.2e-05 1024 240 3160 479232 67.4781 26.8944 1701.5 837.216 2633.32 2633.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 0.001024 4096 260 2760 12480 2.94976 122.962 202.059 328.014 328.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 3.2e-05 4096 350 5720 476928 396.491 164.056 11936.7 4942.86 17440.6 17440.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1170 0.000256 2048 470 2760 52032 9.67802 7.03997 290.984 209.654 517.46 517.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 0.000128 1024 60 760 153408 6.8543 104.022 216.658 327.581 327.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000512 512 600 360 29184 1.51632 0.825344 6.15926 27.1402 35.7659 35.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 0.000512 2048 130 280 37536 3.58621 16.8638 104.913 125.414 125.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1620 0.001024 4096 70 120 18720 2.71136 5.5808 104.513 112.847 112.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 6.4e-05 2048 330 1120 238080 54.9741 28.282 502.972 836.695 1423.08 1423.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.000512 1024 240 2360 29952 2.31133 1.66291 49.5506 90.4679 144.096 144.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 3.2e-05 1024 240 3160 473088 67.7135 26.7224 1096.1 832.495 2023.26 2023.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 820 0.001024 4096 260 2760 12384 2.94093 79.8997 201.7 284.583 284.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 3.2e-05 4096 350 5720 476160 395.363 163.7 7759.96 4930.08 13249.6 13250
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1170 0.000256 2048 470 2760 51840 9.66451 7.03075 199.455 214.224 430.477 430.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 0.000128 1024 60 760 153312 6.8528 68.0122 209.549 284.456 284.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000512 512 600 360 28416 1.51184 0.817152 4.11213 26.592 33.1571 33.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 0.000512 2048 130 280 37440 3.58048 13.9098 104.783 122.327 122.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1620 0.001024 4096 70 120 18720 2.71491 4.61222 104.77 112.138 112.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 6.4e-05 2048 330 1120 237312 54.986 28.3489 410.235 834.775 1328.51 1328.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.000512 1024 240 2360 29376 2.31491 1.64256 40.1409 89.7125 133.912 134.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 3.2e-05 1024 240 3160 470016 67.4713 26.578 898.922 828.519 1821.7 1821.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 820 0.001024 4096 260 2760 12384 2.9424 66.0804 201.953 271.021 271.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 3.2e-05 4096 350 5720 476928 396.169 163.932 6405.62 4939.67 11905.9 11906.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1170 0.000256 2048 470 2760 51840 9.65709 7.05696 177.021 209.095 402.93 403.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 0.000128 1024 60 760 153216 6.85466 56.6554 209.49 273.044 273.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000512 512 600 360 27648 1.51606 0.807616 4.25488 27.4264 34.1308 34.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 0.000512 2048 130 280 37576 3.58342 34.7976 104.869 143.299 143.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1620 0.001024 4096 70 120 18816 2.71286 11.3667 104.763 118.887 118.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 6.4e-05 2048 330 1120 237440 55.1788 28.3341 1096.5 836.27 2016.45 2016.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.000512 1024 240 2360 30016 2.3304 1.66739 108.656 90.1098 202.867 202.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 3.2e-05 1024 240 3160 480256 67.4166 26.9229 2459.19 836.223 3389.98 3390.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 0.001024 4096 260 2760 12432 2.94608 175.213 201.715 379.916 379.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 3.2e-05 4096 350 5720 476672 397.206 164.441 16847.9 4935.63 22345.7 22346.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1170 0.000256 2048 470 2760 51968 9.70918 7.03882 397.94 209.296 624.086 624.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 0.000128 1024 60 760 153384 6.85638 150.809 209.505 367.213 367.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000512 512 600 360 29120 1.52806 0.8376 8.7329 27.9932 39.2213 39.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 0.000512 2048 130 280 37520 3.58605 22.0225 104.915 130.575 130.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1620 0.001024 4096 70 120 18704 2.7056 7.68381 104.511 114.941 115.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 6.4e-05 2048 330 1120 236544 55.2335 28.3401 688.556 836.788 1609.08 1609.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.000512 1024 240 2360 29568 2.30531 1.63843 67.2782 89.6067 160.931 161.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 3.2e-05 1024 240 3160 480256 67.2569 26.8964 1533.92 836.648 2464.94 2465.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 0.001024 4096 260 2760 12320 2.92438 108.843 200.385 312.2 312.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 3.2e-05 4096 350 5720 474880 397.668 164.236 10608.5 4946.62 16117.5 16117.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1170 0.000256 2048 470 2760 51968 9.67238 7.03693 251.067 209.528 477.406 477.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 0.000128 1024 60 760 153328 6.85261 94.1584 209.592 310.645 310.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000512 512 600 360 28672 1.51139 0.824896 5.50464 27.7402 35.7096 35.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 0.000512 2048 130 280 37464 3.58573 18.7669 104.995 127.399 127.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1620 0.001024 4096 70 120 18648 2.70643 5.86138 104.589 113.199 113.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 6.4e-05 2048 330 1120 236544 55.3915 28.3893 560.804 837.55 1482.3 1482.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.000512 1024 240 2360 28896 2.31114 1.63126 53.7772 89.4235 147.246 147.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 3.2e-05 1024 240 3160 473088 68.3775 26.9257 1230.13 837.353 2163.01 2163.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 820 0.001024 4096 260 2760 12264 2.9225 88.9831 200.465 292.414 292.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 3.2e-05 4096 350 5720 475776 396.984 164.365 8667.52 4939.17 14168.6 14169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1170 0.000256 2048 470 2760 51744 9.72304 7.08176 235.925 209.837 462.672 462.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 0.000128 1024 60 760 153216 6.85594 76.8382 210.2 293.937 293.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000512 512 600 360 26880 1.52666 0.801568 4.44138 26.1098 33.0094 33.1329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 0.000512 2048 130 280 37568 3.58669 33.5242 104.986 142.151 142.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1620 0.001024 4096 70 120 18816 2.71155 10.625 104.921 118.298 118.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 6.4e-05 2048 330 1120 238592 54.9799 28.3484 1023.59 838.555 1945.63 1945.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.000512 1024 240 2360 29952 2.3224 1.67165 99.7358 90.2076 194.038 194.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 3.2e-05 1024 240 3160 479232 67.1273 26.8554 2240.95 835.753 3170.91 3171.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 0.001024 4096 260 2760 12416 2.94346 162.099 201.774 366.86 366.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 3.2e-05 4096 350 5720 477184 395.971 163.853 15703.6 4944.58 21208.5 21208.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1170 0.000256 2048 470 2760 51712 9.64474 7.01715 368.565 209.278 594.605 594.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 0.000128 1024 60 760 153408 6.8567 140.98 209.775 357.654 357.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000512 512 600 360 29184 1.51984 0.830944 8.43718 28.1262 39.0386 39.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 0.000512 2048 130 280 37504 3.58883 22.012 104.997 130.65 130.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1620 0.001024 4096 70 120 18688 2.70381 7.26835 104.585 114.6 114.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 6.4e-05 2048 330 1120 237568 54.8991 28.3156 649.105 836.094 1568.57 1568.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.000512 1024 240 2360 29696 2.33168 1.67277 60.9232 90.0616 155.088 155.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 3.2e-05 1024 240 3160 475136 67.8835 26.8237 1361.61 835.95 2292.49 2292.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 0.001024 4096 260 2760 12288 2.93453 101.522 200.376 304.878 304.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 3.2e-05 4096 350 5720 477184 396.016 163.917 9940.85 4940.2 15441.5 15441.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1170 0.000256 2048 470 2760 51712 9.6689 7.04448 231.684 209.535 458.046 458.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 0.000128 1024 60 760 153344 6.85235 87.8301 209.794 304.518 304.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000512 512 600 360 28672 1.53194 0.833184 5.29187 28.0286 35.8151 35.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 0.000512 2048 130 280 37440 3.58605 18.1844 104.893 126.716 126.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1620 0.001024 4096 70 120 18624 2.708 6.37808 104.498 113.628 113.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 6.4e-05 2048 330 1120 236544 54.8383 28.2208 526.173 832.704 1442.09 1442.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.000512 1024 240 2360 29184 2.31107 1.64147 49.3657 89.1949 142.614 142.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 3.2e-05 1024 240 3160 466944 67.1839 26.4398 1099.9 824.245 2017.99 2018.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 0.001024 4096 260 2760 12288 2.94077 82.3173 201.685 286.986 287.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 3.2e-05 4096 350 5720 476160 395.915 163.758 8106.61 4930.81 13597.6 13598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1170 0.000256 2048 470 2760 51456 9.64493 7.00474 188.994 208.678 414.42 414.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 0.000128 1024 60 760 153216 6.85466 71.3933 209.515 287.805 287.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000512 512 600 360 27648 1.54205 0.819296 4.42902 26.6515 33.5657 33.6778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 0.000512 2048 130 280 37512 3.58186 33.3947 104.766 141.798 141.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1620 0.001024 4096 70 120 18792 2.70746 11.169 104.744 118.662 118.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 6.4e-05 2048 330 1120 238464 55.1471 28.3541 1048.71 837.533 1969.9 1970.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.000512 1024 240 2360 29952 2.32662 1.66282 103.095 90.0566 197.245 197.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 3.2e-05 1024 240 3160 479232 67.1815 27.0144 2328.78 834.437 3257.64 3257.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 0.001024 4096 260 2760 12456 2.95101 167.388 201.938 372.319 372.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 3.2e-05 4096 350 5720 476928 396.742 164.269 16169.4 4938.73 21669.7 21670
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1170 0.000256 2048 470 2760 52128 9.69901 7.05178 380.971 209.64 607.466 607.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 0.000128 1024 60 760 153360 6.8647 142.787 209.539 359.234 359.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000512 512 600 360 28800 1.51606 0.823872 8.35398 27.7488 38.5791 38.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 0.000512 2048 130 280 37440 3.5839 22.891 104.853 131.382 131.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1620 0.001024 4096 70 120 18720 2.71021 7.4145 104.834 115.003 115.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 6.4e-05 2048 330 1120 237312 54.9571 28.3517 679.835 835.339 1598.64 1598.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.000512 1024 240 2360 29376 2.31862 1.64922 65.8033 89.5788 159.456 159.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 3.2e-05 1024 240 3160 470016 67.4444 26.5822 1477.42 829.006 2400.68 2400.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 0.001024 4096 260 2760 12384 2.94093 108.565 202.034 313.586 313.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 3.2e-05 4096 350 5720 476928 396.152 163.929 10482.5 4938.35 15981.5 15981.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1170 0.000256 2048 470 2760 51840 9.65149 7.01853 246.055 209.239 472.065 472.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 0.000128 1024 60 760 153216 6.85642 92.2807 209.617 308.798 308.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000512 512 600 360 27648 1.51517 0.809088 5.45114 26.3465 34.2534 34.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 0.000512 2048 130 280 37368 3.5881 20.3852 104.768 128.796 128.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1620 0.001024 4096 70 120 18576 2.70675 6.55155 104.356 113.657 113.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 6.4e-05 2048 330 1120 235008 55.4409 28.3392 593.015 834.818 1511.77 1511.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.000512 1024 240 2360 28512 2.30477 1.61184 56.5273 88.8703 149.415 149.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 3.2e-05 1024 240 3160 470016 68.5424 26.8739 1298.94 834.546 2229.14 2229.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 0.001024 4096 260 2760 12312 2.94454 94.7556 201.932 299.678 299.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 3.2e-05 4096 350 5720 473472 398.615 163.972 9217.44 4939.87 14720.4 14720.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1170 0.000256 2048 470 2760 51840 9.68909 7.2151 218.212 209.25 444.471 444.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 0.000128 1024 60 760 153144 6.85779 81.6169 209.442 297.959 298.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000512 512 600 360 27648 1.52813 0.809344 4.73702 26.3682 33.5698 33.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 0.000512 2048 130 280 37152 3.55635 18.631 104.466 126.704 126.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1620 0.001024 4096 70 120 18432 2.69795 5.84758 104.083 112.673 112.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 6.4e-05 2048 330 1120 235008 54.6569 27.9945 527.236 829.554 1439.61 1439.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.000512 1024 240 2360 28800 2.30771 1.62406 51.2929 88.5423 143.878 144.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 3.2e-05 1024 240 3160 460800 66.733 26.2316 1138.89 816.837 2048.91 2049.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 0.001024 4096 260 2760 12096 2.92022 83.5889 200.213 286.766 286.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 3.2e-05 4096 350 5720 474624 395.574 163.255 8282.78 4930.52 13772.7 13773.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1170 0.000256 2048 470 2760 50688 9.61955 6.96691 215.189 208.077 439.959 440.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 0.000128 1024 60 760 152928 6.85299 72.9559 209.426 289.28 289.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000512 512 600 360 25344 1.51142 0.784192 3.95405 25.088 31.4676 31.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 0.000512 2048 130 280 37520 3.57606 32.7217 104.8 141.151 141.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1620 0.001024 4096 70 120 18800 2.71578 10.8585 104.819 118.437 118.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 6.4e-05 2048 330 1120 238080 55.0556 28.3615 983.015 837.808 1904.41 1904.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.000512 1024 240 2360 29760 2.31213 1.64848 96.0207 88.8642 188.945 189.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 3.2e-05 1024 240 3160 481280 67.2695 26.9165 2178.88 837.745 3111.03 3111.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 0.001024 4096 260 2760 12400 2.93878 157.029 201.676 361.687 361.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 3.2e-05 4096 350 5720 476160 397.368 164.311 15152.4 4944.47 20659.1 20659.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1170 0.000256 2048 470 2760 51840 9.63923 7.02285 355.161 208.978 580.904 580.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 0.000128 1024 60 760 153360 6.85238 133.13 209.539 349.565 349.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000512 512 600 360 28800 1.50502 0.816352 7.80579 26.5747 36.8289 36.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 0.000512 2048 130 280 37440 3.57376 22.9219 104.889 131.437 131.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1620 0.001024 4096 70 120 18720 2.72035 7.79264 104.907 115.463 115.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 6.4e-05 2048 330 1120 238080 54.9585 28.46 667.172 838.736 1589.48 1589.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.000512 1024 240 2360 29440 2.2985 1.64106 64.7968 88.5906 157.428 157.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 3.2e-05 1024 240 3160 481280 67.3962 26.8844 1480.94 838.567 2414.01 2414.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 0.001024 4096 260 2760 12320 2.94109 106.384 201.755 311.123 311.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 3.2e-05 4096 350 5720 476160 397.495 164.023 10415.3 4950.49 15927.8 15928.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1170 0.000256 2048 470 2760 51200 9.6097 7.02528 240.306 208.403 465.448 465.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 0.000128 1024 60 760 153280 7.06083 91.1173 209.713 307.934 307.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000512 512 600 360 28160 1.52464 0.817504 5.3625 26.648 34.4819 34.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 0.000512 2048 130 280 37200 3.55373 19.7557 104.378 127.744 127.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1620 0.001024 4096 70 120 18480 2.69773 6.76864 103.973 113.485 113.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 6.4e-05 2048 330 1120 234240 55.4568 28.3881 551.626 834.901 1470.54 1470.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.000512 1024 240 2360 28800 2.32179 1.64618 53.3084 89.4075 146.789 146.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 3.2e-05 1024 240 3160 460800 68.2472 26.4724 1193.65 824.493 2113.09 2113.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 0.001024 4096 260 2760 12240 2.94147 88.4654 201.686 293.14 293.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 3.2e-05 4096 350 5720 472320 399.627 164.317 8647.95 4947.56 14160 14160.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1170 0.000256 2048 470 2760 51840 9.66816 7.0385 205.165 209.386 431.362 431.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 0.000128 1024 60 760 153120 6.89398 76.537 209.446 292.921 292.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000512 512 600 360 28800 1.51341 0.823168 4.77955 26.6466 33.8932 34.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 0.000512 2048 130 280 37120 3.55603 17.77 104.361 125.743 125.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1620 0.001024 4096 70 120 18560 2.72176 6.59174 104.819 114.173 114.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 6.4e-05 2048 330 1120 230400 55.0404 28.0228 535.589 824.702 1443.52 1443.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.000512 1024 240 2360 29440 2.31178 1.64986 53.3481 88.7031 146.111 146.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 3.2e-05 1024 240 3160 471040 66.484 26.452 1180.22 824.295 2097.67 2097.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 0.001024 4096 260 2760 12160 2.93898 87.2969 201.672 291.952 292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 3.2e-05 4096 350 5720 476160 397.436 164.142 8746.12 4948 14256.2 14256.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1170 0.000256 2048 470 2760 49920 9.58704 6.94067 196.854 207.02 420.504 420.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 0.000128 1024 60 760 152960 6.8577 74.6619 209.31 290.872 290.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000512 512 600 360 28160 1.53824 0.823936 4.52214 27.7488 34.7598 34.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 0.000512 2048 130 280 37536 3.58582 31.6744 104.913 140.225 140.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1620 0.001024 4096 70 120 18720 2.7031 9.97552 104.505 117.226 117.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 6.4e-05 2048 330 1120 238080 54.9457 28.3105 923.805 836.691 1843.91 1844.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.000512 1024 240 2360 29952 2.31075 1.6631 90.4526 89.925 184.456 184.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 3.2e-05 1024 240 3160 473088 67.5942 26.7239 1993.68 832.5 2920.72 2920.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 0.001024 4096 260 2760 12384 2.94336 149.84 201.697 354.526 354.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 3.2e-05 4096 350 5720 476160 395.329 163.699 14466.8 4936.16 19962.5 19962.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1170 0.000256 2048 470 2760 51840 9.65018 7.02733 333.909 209.586 560.276 560.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 0.000128 1024 60 760 153312 6.84656 124.117 209.544 340.55 340.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000512 512 600 360 28416 1.51018 0.817152 7.57034 27.6442 37.6688 37.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 0.000512 2048 130 280 37440 3.5799 22.4092 104.985 131.028 131.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1620 0.001024 4096 70 120 18624 2.70781 7.75373 104.576 115.081 115.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 6.4e-05 2048 330 1120 236544 54.8655 28.1526 655.548 833.424 1572.15 1572.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.000512 1024 240 2360 29184 2.3097 1.64454 63.2704 88.1798 155.503 155.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 3.2e-05 1024 240 3160 466944 67.1939 26.4479 1416.05 824.942 2334.85 2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 0.001024 4096 260 2760 12288 2.94093 103.333 201.779 308.097 308.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 3.2e-05 4096 350 5720 476160 395.917 163.754 10215.6 4935.88 15711.7 15712.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1170 0.000256 2048 470 2760 51456 9.63558 7.00058 237.945 208.916 463.6 463.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 0.000128 1024 60 760 153216 6.85062 89.41 209.687 305.991 306.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000512 512 600 360 27648 1.53318 0.821248 5.39027 26.6742 34.5495 34.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 0.000512 2048 130 280 37152 3.55843 19.1755 104.464 127.251 127.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1620 0.001024 4096 70 120 18432 2.69718 5.8697 104.061 112.671 112.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 6.4e-05 2048 330 1120 235008 54.6554 28.0146 537.324 829.536 1449.7 1449.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.000512 1024 240 2360 28800 2.29456 1.62406 51.927 88.5477 144.496 144.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 3.2e-05 1024 240 3160 460800 66.7284 26.2294 1157.13 816.802 2067.11 2067.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 0.001024 4096 260 2760 12096 2.92915 84.7399 200.205 287.92 287.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 3.2e-05 4096 350 5720 474624 395.471 163.25 8405.35 4927.55 13892.1 13892.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1170 0.000256 2048 470 2760 50688 9.60512 6.97091 193.462 208.073 418.213 418.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 0.000128 1024 60 760 152928 6.8567 73.9305 209.427 290.256 290.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000512 512 600 360 25344 1.51542 0.781632 3.99018 25.6795 32.0903 32.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 0.000512 2048 130 280 37248 3.58589 17.254 104.985 125.878 125.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1620 0.001024 4096 70 120 18432 2.7087 6.8583 104.578 114.188 114.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 6.4e-05 2048 330 1120 233472 54.5758 27.8855 502.996 825.675 1411.3 1411.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.000512 1024 240 2360 29184 2.32182 1.65616 49.6244 88.8374 142.54 142.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 3.2e-05 1024 240 3160 466944 67.2385 26.4525 1100.4 825.183 2019.5 2019.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 0.001024 4096 260 2760 11904 2.90294 78.9627 199.697 281.608 281.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 3.2e-05 4096 350 5720 473088 395.247 163.308 7818.43 4925.43 13302.9 13303.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1170 0.000256 2048 470 2760 50688 9.58982 6.93923 180.922 207.368 404.923 405.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 0.000128 1024 60 760 152832 6.85786 69.2639 209.427 285.591 285.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000512 512 600 360 24576 1.54048 0.7848 4.01459 26.7943 33.2641 33.3767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 0.000512 2048 130 280 37500 3.57171 32.0998 104.824 140.546 140.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1620 0.001024 4096 70 120 18700 2.70896 10.5229 104.42 117.694 117.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 6.4e-05 2048 330 1120 236800 55.3601 28.3812 952.926 837.241 1874.07 1874.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.000512 1024 240 2360 30000 2.32883 1.65901 94.4716 89.9864 188.555 188.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 3.2e-05 1024 240 3160 473600 67.8126 26.814 2099.97 832.855 3027.68 3027.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 0.001024 4096 260 2760 12400 2.94502 153.273 201.8 358.063 358.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 3.2e-05 4096 350 5720 475200 399.647 164.509 14825.3 4948.04 20338 20338.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1170 0.000256 2048 470 2760 52000 9.72832 7.07584 349.44 209.747 576.096 576.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 0.000128 1024 60 760 153300 6.85072 130.562 209.532 346.99 347.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000512 512 600 360 28800 1.5135 0.819264 7.90797 26.5513 36.9194 37.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 0.000512 2048 130 280 37400 3.58246 24.1855 104.889 132.709 132.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1620 0.001024 4096 70 120 18600 2.70262 7.93027 104.477 115.154 115.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 6.4e-05 2048 330 1120 233600 55.5606 28.3017 643.005 833.77 1560.8 1560.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.000512 1024 240 2360 29600 2.31584 1.64218 63.97 89.2766 157.301 157.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 3.2e-05 1024 240 3160 460800 68.3502 26.6488 1390.85 824.87 2310.95 2311.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 0.001024 4096 260 2760 12200 2.92454 102.071 200.283 305.324 305.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 3.2e-05 4096 350 5720 473600 401.819 164.976 10037.4 4971.73 15576.4 15576.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1170 0.000256 2048 470 2760 51200 9.67885 7.04454 234.816 208.931 460.572 460.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 0.000128 1024 60 760 153200 6.85245 88.8804 209.655 305.43 305.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000512 512 600 360 28800 1.51696 0.820384 5.58022 27.6901 35.733 35.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 0.000512 2048 130 280 37200 3.56966 19.4357 104.646 127.704 127.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1620 0.001024 4096 70 120 18300 2.68058 6.48307 103.423 112.63 112.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 6.4e-05 2048 330 1120 235200 55.7455 28.4059 561.782 838.417 1484.52 1484.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.000512 1024 240 2360 28800 2.32995 1.64659 54.0383 89.7635 147.88 147.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 3.2e-05 1024 240 3160 460800 68.414 26.55 1202.82 825.162 2123.17 2123.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 0.001024 4096 260 2760 12000 2.9087 89.8948 199.76 292.61 292.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 3.2e-05 4096 350 5720 475200 400.46 164.562 9059.3 4953.04 14577.9 14578.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1170 0.000256 2048 470 2760 50400 9.63798 6.98243 203.302 207.163 427.189 427.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 0.000128 1024 60 760 153000 6.84883 77.2389 209.559 293.693 293.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000512 512 600 360 28800 1.5255 0.8272 5.02365 26.7077 34.2194 34.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 0.000512 2048 130 280 37200 3.57206 18.7064 104.895 127.228 127.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1620 0.001024 4096 70 120 18400 2.70522 7.168 104.48 114.397 114.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 6.4e-05 2048 330 1120 230400 55.089 27.945 506.364 825.649 1415.2 1415.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.000512 1024 240 2360 28800 2.32768 1.64646 50.0508 88.8478 142.969 143.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 3.2e-05 1024 240 3160 460800 68.3132 26.6752 1107.16 825.14 2027.51 2027.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 0.001024 4096 260 2760 12000 2.9225 81.2339 201.609 285.809 285.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 3.2e-05 4096 350 5720 467200 405.497 165.591 7904.27 4989.78 13465.6 13466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1170 0.000256 2048 470 2760 49600 9.61709 6.94886 183.613 207.323 407.603 407.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 0.000128 1024 60 760 152800 6.8559 70.9059 209.385 287.19 287.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000512 512 600 360 28800 1.52282 0.826784 4.64784 26.7719 33.8969 34.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 0.000512 2048 130 288 37536 3.57453 27.8178 104.907 136.355 136.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1620 0.001024 4096 70 144 18720 2.71402 9.91616 104.904 117.576 117.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 6.4e-05 2048 330 1104 238080 54.9949 28.3352 790.965 838.367 1712.82 1712.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.000512 1024 240 2352 30976 2.29683 1.65888 78.5636 90.4457 173.068 173.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1060 3.2e-05 1024 240 3168 499712 64.4802 26.8841 1819.43 838.353 2749.36 2749.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 820 0.001024 4096 260 2784 12448 2.95926 128.559 202.091 333.654 333.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1160 3.2e-05 4096 350 5760 477696 395.932 163.481 12400.3 4948.6 17908.8 17909.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1170 0.000256 2048 470 2736 51712 9.67805 7.04096 305.398 209.859 532.075 532.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 0.000128 1024 60 768 153408 6.83008 108.786 209.741 325.4 325.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000512 512 600 384 29696 1.50499 0.83056 7.17232 27.0349 36.6664 36.7783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 0.000512 2048 130 288 37504 3.58195 17.4363 104.841 125.911 125.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1620 0.001024 4096 70 144 18688 2.71763 6.51059 104.853 114.122 114.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 6.4e-05 2048 330 1104 237568 55.1134 28.3015 509.359 837.997 1430.93 1431.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 0.000512 1024 240 2352 30976 2.30208 1.66618 51.689 90.7194 146.476 146.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1060 3.2e-05 1024 240 3168 495616 64.6902 26.835 1174.19 835.255 2101.19 2101.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 820 0.001024 4096 260 2784 12416 2.95542 82.2145 202.023 287.236 287.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 3.2e-05 4096 350 5760 477184 396.095 163.292 7922.62 4934.4 13416.9 13417.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1170 0.000256 2048 470 2736 51456 9.6688 7.02221 209.704 209.141 435.639 435.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 0.000128 1024 60 768 153344 6.82899 70.0253 209.584 286.482 286.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000512 512 600 384 29696 1.50483 0.830368 5.47104 26.9079 34.8392 34.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1880 0.000512 2048 130 288 37440 3.57488 14.5981 104.846 123.074 123.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1620 0.001024 4096 70 144 18624 2.7136 5.5895 104.763 113.108 113.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 6.4e-05 2048 330 1104 236544 55.2482 28.3616 1052.97 837.376 1974.13 1974.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1040 0.000512 1024 240 2352 30720 2.29638 1.66093 42.7915 91.3064 138.159 138.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1060 3.2e-05 1024 240 3168 491520 64.7777 26.725 960.053 833.164 1884.93 1885.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 820 0.001024 4096 260 2784 12384 2.95322 67.9266 202.103 273.025 273.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 3.2e-05 4096 350 5760 476160 396.178 163.536 6551.97 4933.8 12046 12046.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1170 0.000256 2048 470 2736 51456 9.67402 7.03146 181.616 209.642 408.066 408.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 0.000128 1024 60 768 153312 6.83021 57.7902 209.812 274.476 274.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.000512 512 600 384 29184 1.49318 0.816928 11.0585 27.7113 41.2104 41.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 0.000512 2048 130 288 37520 3.56995 26.2328 104.811 134.666 134.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1620 0.001024 4096 70 144 18720 2.71837 9.65414 104.876 117.293 117.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 6.4e-05 2048 330 1104 238080 55.2255 28.359 760.646 837.807 1682.19 1682.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.000512 1024 240 2352 30880 2.30426 1.66502 76.2986 90.3454 170.715 170.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 3.2e-05 1024 240 3168 499200 64.7822 26.9414 1772.92 837.788 2702.66 2702.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 820 0.001024 4096 260 2784 12440 2.95162 123.63 202.002 328.627 328.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 3.2e-05 4096 350 5760 477440 397.875 163.944 11989.8 4931.67 17483.8 17484.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1170 0.000256 2048 470 2736 51680 9.73942 7.04922 292.254 209.788 518.932 519.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 0.000128 1024 60 768 153400 6.82794 104.868 209.597 321.334 321.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000512 512 600 384 29440 1.50902 0.827296 6.25923 28.0469 36.7688 36.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 0.000512 2048 130 288 37440 3.57376 17.2641 104.792 125.682 125.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1620 0.001024 4096 70 144 18640 2.71155 6.74944 104.755 114.257 114.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 6.4e-05 2048 330 1104 238080 55.077 28.3179 499.141 838.696 1421.39 1421.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.000512 1024 240 2352 30720 2.29437 1.64627 50.1918 90.5157 144.745 144.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 3.2e-05 1024 240 3168 496640 65.0998 26.9237 1150.52 838.613 2081.37 2081.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 820 0.001024 4096 260 2784 12400 2.94912 80.9167 202.099 286.007 286.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 3.2e-05 4096 350 5760 477440 396.951 163.807 7817.6 4958.32 13337.2 13337.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1170 0.000256 2048 470 2736 51200 9.66112 7.02477 203.928 213.873 434.593 434.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 0.000128 1024 60 768 153360 6.90202 69.0135 209.775 285.734 285.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000512 512 600 384 28800 1.50541 0.817152 4.82672 27.7945 35.0725 35.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 0.000512 2048 130 288 37440 3.57638 14.3725 104.898 122.899 122.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1620 0.001024 4096 70 144 18600 2.71373 5.33299 104.751 112.844 112.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 6.4e-05 2048 330 1104 236160 55.2515 28.3262 404.954 835.303 1323.99 1324.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.000512 1024 240 2352 30720 2.3167 1.66365 41.4668 90.473 136.02 136.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1060 3.2e-05 1024 240 3168 491520 65.544 26.8646 945.247 835.226 1873.1 1873.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 820 0.001024 4096 260 2784 12360 2.94912 66.1532 202.099 271.245 271.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1160 3.2e-05 4096 350 5760 476160 398.262 164.067 6384.9 4939.77 11887.5 11887.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1170 0.000256 2048 470 2736 51360 9.68947 7.0407 173.25 209.257 399.343 399.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 0.000128 1024 60 768 153240 6.8368 56.6657 209.665 273.212 273.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000512 512 600 384 28800 1.51264 0.817344 4.15123 27.6428 34.2513 34.3634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 0.000512 2048 130 288 37536 3.58931 34.4937 104.973 143.109 143.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1620 0.001024 4096 70 144 18672 2.71354 13.6294 104.759 121.143 121.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 6.4e-05 2048 330 1104 237312 55.0992 28.3935 1057.14 837.226 1978.02 1978.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.000512 1024 240 2352 30912 2.30627 1.66614 108.137 90.1623 202.372 202.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 3.2e-05 1024 240 3168 497664 64.6683 26.8952 2486.73 837.197 3415.71 3415.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 0.001024 4096 260 2784 12432 2.94864 171.286 202.103 376.387 376.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 3.2e-05 4096 350 5760 477696 396.397 163.597 16472.6 4931.28 21964.4 21964.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1170 0.000256 2048 470 2736 51456 9.68378 7.03488 401.183 209.512 627.514 627.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 0.000128 1024 60 768 153408 6.83757 148.308 209.811 365.001 365.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000512 512 600 384 29568 1.50275 0.82528 8.7919 27.8859 39.1298 39.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 0.000512 2048 130 288 37440 3.57146 21.9911 104.748 130.363 130.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1620 0.001024 4096 70 144 18624 2.71155 8.67571 104.665 116.097 116.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 6.4e-05 2048 330 1104 236544 55.1424 28.3197 664.211 836.584 1584.42 1584.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.000512 1024 240 2352 30720 2.2975 1.6648 67.4622 89.9242 161.449 161.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 3.2e-05 1024 240 3168 491520 64.7579 26.7223 1530.18 832.36 2454.25 2454.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 820 0.001024 4096 260 2784 12384 2.95661 107.958 202.009 312.97 313.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 3.2e-05 4096 350 5760 476160 396.324 163.53 10396.8 4932.86 15890 15890.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1170 0.000256 2048 470 2736 51456 9.66746 7.03677 269.463 209.452 495.725 495.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 0.000128 1024 60 768 153312 6.83283 92.5199 212.194 311.591 311.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000512 512 600 384 29184 1.49907 0.8192 5.73264 27.6375 35.8133 35.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 0.000512 2048 130 288 37440 3.584 18.7225 104.95 127.309 127.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1620 0.001024 4096 70 144 18576 2.7087 6.91949 104.739 114.408 114.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 6.4e-05 2048 330 1104 235008 55.2644 28.4344 532.047 835.239 1451.15 1451.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.000512 1024 240 2352 30528 2.29366 1.64659 54.2335 89.5713 147.846 147.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 3.2e-05 1024 240 3168 488448 64.7114 26.5841 1231.95 828.894 2152.36 2152.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 820 0.001024 4096 260 2784 12240 2.93395 86.2029 201.572 290.753 290.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 3.2e-05 4096 350 5760 476928 396.455 163.74 8431.35 4937.61 13929.7 13930
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1170 0.000256 2048 470 2736 51264 9.66458 7.04448 237.221 209.213 463.25 463.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 0.000128 1024 60 768 153216 6.83731 75.2319 209.634 291.748 291.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000512 512 600 384 28800 1.49494 0.806912 4.57162 26.346 33.3459 33.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 0.000512 2048 130 288 37248 3.55942 16.2672 104.575 124.451 124.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1620 0.001024 4096 70 144 18432 2.70541 6.50029 104.236 113.483 113.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 6.4e-05 2048 330 1104 233472 55.3193 28.1866 446.932 833.403 1364 1364.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.000512 1024 240 2352 29952 2.29584 1.65011 45.1997 89.2356 138.481 138.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1060 3.2e-05 1024 240 3168 479232 65.5562 26.6552 1022.07 824.926 1939.45 1939.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 820 0.001024 4096 260 2784 12288 2.94976 72.5792 202.095 277.666 277.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 3.2e-05 4096 350 5760 476160 396.376 163.432 7104.01 4934.41 12598.7 12599.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1170 0.000256 2048 470 2736 50688 9.66048 7.0009 204.437 208.847 430.045 430.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 0.000128 1024 60 768 153216 6.87923 63.6039 209.719 280.245 280.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000512 512 600 384 29184 1.5055 0.8224 5.16627 27.7264 35.344 35.4546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 0.000512 2048 130 288 37520 3.5895 33.5855 104.866 142.094 142.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1620 0.001024 4096 70 144 18704 2.7177 12.4136 104.888 120.063 120.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 6.4e-05 2048 330 1104 237440 55.224 28.3435 979.759 836.574 1900.07 1900.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.000512 1024 240 2352 30912 2.31322 1.66912 100.032 90.1289 194.245 194.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 3.2e-05 1024 240 3168 498176 64.7142 26.9196 2306.51 836.53 3234.91 3235.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 0.001024 4096 260 2784 12376 2.94099 157.678 201.762 362.425 362.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 3.2e-05 4096 350 5760 477568 397.046 163.848 15213.4 4931.7 20706.5 20706.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1170 0.000256 2048 470 2736 51520 9.70806 7.04307 352.907 209.474 579.239 579.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 0.000128 1024 60 768 153384 6.86694 137.057 209.619 353.588 353.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000512 512 600 384 29568 1.5177 0.83264 8.12954 26.3332 36.94 37.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 0.000512 2048 130 288 37408 3.5744 21.3641 104.673 129.67 129.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1620 0.001024 4096 70 144 18592 2.71155 8.2944 104.549 115.597 115.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 6.4e-05 2048 330 1104 236544 55.2386 28.4447 618.316 836.4 1538.56 1538.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.000512 1024 240 2352 30464 2.29594 1.64627 62.0519 89.5913 155.688 155.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 3.2e-05 1024 240 3168 494592 65.2458 26.8964 1439.62 836.271 2368.26 2368.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 0.001024 4096 260 2784 12320 2.93888 99.2829 201.731 303.997 304.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 3.2e-05 4096 350 5760 476672 396.676 163.588 9669.45 4925.64 15155.9 15156.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1170 0.000256 2048 470 2736 51520 9.68874 7.04173 225.054 209.496 451.382 451.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 0.000128 1024 60 768 153328 6.83008 86.5547 209.534 302.967 303.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000512 512 600 384 28672 1.51658 0.821248 5.26733 27.7256 35.4578 35.5713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 0.000512 2048 130 288 37296 3.56803 17.7275 104.551 125.9 125.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1620 0.001024 4096 70 144 18480 2.69901 6.38774 104.274 113.404 113.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 6.4e-05 2048 330 1104 236544 55.4 28.3935 508.446 836.764 1429.16 1429.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.000512 1024 240 2352 30240 2.29334 1.63232 50.7932 89.379 144.197 144.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 3.2e-05 1024 240 3168 494592 65.3255 26.9211 1178.46 836.577 2107.5 2107.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 820 0.001024 4096 260 2784 12264 2.93517 82.0323 201.751 286.763 286.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 3.2e-05 4096 350 5760 475776 398.234 164.176 7939.28 4942.58 13444.8 13445.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1170 0.000256 2048 470 2736 51072 9.74646 7.05331 211.834 209.645 438.38 438.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 0.000128 1024 60 768 153216 6.84224 71.0943 209.514 287.497 287.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000512 512 600 384 28224 1.49008 0.797536 4.4119 27.2299 34.0573 34.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 0.000512 2048 130 288 37184 3.55827 15.7279 104.38 123.717 123.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1620 0.001024 4096 70 144 18368 2.70314 6.1481 103.963 112.859 112.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 6.4e-05 2048 330 1104 236544 55.1526 28.289 460.303 836.748 1380.65 1380.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.000512 1024 240 2352 30464 2.29763 1.65005 46.0138 88.6786 138.741 138.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 3.2e-05 1024 240 3168 487424 64.5817 26.5143 1045.21 826.855 1963.38 1963.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 820 0.001024 4096 260 2784 12096 2.92035 72.5627 200.079 275.607 275.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 3.2e-05 4096 350 5760 476672 394.109 163.389 7191.69 4924.13 12673.8 12674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1170 0.000256 2048 470 2736 50176 9.59942 6.96768 200.61 207.348 424.63 424.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 0.000128 1024 60 768 153216 6.83622 64.0634 209.554 280.495 280.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000512 512 600 384 26880 1.51846 0.800768 3.85648 26.1556 32.4585 32.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 0.000512 2048 130 288 37504 3.57427 31.9739 104.831 140.43 140.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1620 0.001024 4096 70 144 18688 2.71357 11.8681 104.827 119.452 119.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 6.4e-05 2048 330 1104 237568 55.0455 28.4014 947.777 837.866 1869.25 1869.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.000512 1024 240 2352 30976 2.30227 1.66637 94.4715 90.1593 188.7 188.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 3.2e-05 1024 240 3168 495616 64.7244 26.8206 2154.64 835.06 3081.46 3081.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 0.001024 4096 260 2784 12416 2.95235 152.123 202.011 357.129 357.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 3.2e-05 4096 350 5760 477184 396.195 163.31 14646.9 4940.27 20147.2 20147.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1170 0.000256 2048 470 2736 51456 9.65565 7.0167 338.367 209.162 564.301 564.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 0.000128 1024 60 768 153344 6.83456 131.533 209.552 347.963 348.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000512 512 600 384 29696 1.50765 0.82944 8.06029 26.9052 37.4274 37.5378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 0.000512 2048 130 288 37376 3.57171 21.2857 104.66 129.573 129.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1620 0.001024 4096 70 144 18560 2.70739 8.32922 104.494 115.573 115.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 6.4e-05 2048 330 1104 235520 55.1792 28.2801 611.278 835.349 1530.25 1530.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.000512 1024 240 2352 30720 2.31322 1.67187 60.1616 90.1939 154.443 154.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 3.2e-05 1024 240 3168 491520 65.4927 26.8244 1352.63 835.145 2280.32 2280.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 0.001024 4096 260 2784 12288 2.94157 96.6401 201.658 301.283 301.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 3.2e-05 4096 350 5760 477184 396.734 163.374 9472.82 4940.94 14974.4 14974.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1170 0.000256 2048 470 2736 51200 9.67446 7.02035 217.697 209.196 443.688 443.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 0.000128 1024 60 768 153216 6.83315 85.2973 209.464 301.637 301.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000512 512 600 384 29696 1.5136 0.833536 5.34493 27.9698 35.7869 35.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 0.000512 2048 130 288 37248 3.56147 18.5071 104.573 126.695 126.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1620 0.001024 4096 70 144 18432 2.69926 7.43872 104.233 114.414 114.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 6.4e-05 2048 330 1104 233472 55.3068 28.3573 506.432 833.414 1423.66 1423.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.000512 1024 240 2352 29952 2.29238 1.64307 48.0547 89.2348 141.324 141.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 3.2e-05 1024 240 3168 479232 65.4946 26.4353 1072.46 824.936 1989.54 1989.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 0.001024 4096 260 2784 12288 2.9545 80.5618 202.102 285.661 285.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 3.2e-05 4096 350 5760 476160 396.371 163.437 7921.47 4942.47 13424.2 13424.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1170 0.000256 2048 470 2736 50688 9.65488 7.00211 180.169 208.939 405.865 405.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 0.000128 1024 60 768 153216 6.83008 70.932 209.724 287.528 287.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000512 512 600 384 29184 1.5055 0.820928 4.61878 27.7275 34.8005 34.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 0.000512 2048 130 288 37120 3.55424 16.177 104.307 124.089 124.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1620 0.001024 4096 70 144 18432 2.70851 6.92685 104.485 114.164 114.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 6.4e-05 2048 330 1104 233472 55.5305 28.2651 446.219 835.516 1365.69 1365.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.000512 1024 240 2352 29696 2.27027 1.61587 42.2967 88.8265 135.107 135.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 3.2e-05 1024 240 3168 491520 65.5531 26.8272 971.354 835.207 1899.15 1899.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 820 0.001024 4096 260 2784 12032 2.92173 70.8243 199.926 273.714 273.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 3.2e-05 4096 350 5760 475136 396.509 163.302 6966.49 4925.24 12452 12452.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1170 0.000256 2048 470 2736 51200 9.70051 7.03098 186.197 209.508 412.535 412.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 0.000128 1024 60 768 153088 6.83392 62.2483 211.823 280.948 281.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000512 512 600 384 26624 1.48547 0.780288 3.82746 25.6293 31.8514 31.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 0.000512 2048 130 288 37512 3.59197 32.7296 104.874 141.253 141.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1620 0.001024 4096 70 144 18648 2.7136 11.9645 104.66 119.383 119.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 6.4e-05 2048 330 1104 237312 55.2548 28.4935 925.271 837.552 1846.74 1846.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.000512 1024 240 2352 30816 2.31299 1.66195 93.298 90.0495 187.428 187.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 3.2e-05 1024 240 3168 497664 64.5108 26.8694 2143.1 834.484 3069.2 3069.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 0.001024 4096 260 2784 12384 2.95162 152.211 201.878 357.087 357.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 3.2e-05 4096 350 5760 476928 397.775 163.818 14707.3 4938.99 20208.4 20208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1170 0.000256 2048 470 2736 51552 9.72301 7.05197 336.915 209.949 563.743 563.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 0.000128 1024 60 768 153360 6.84237 127.928 209.589 344.403 344.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000512 512 600 384 29376 1.50531 0.825184 7.86042 26.6986 37.0199 37.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 0.000512 2048 130 288 37440 3.5855 22.6447 104.972 131.256 131.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1620 0.001024 4096 70 144 18576 2.71286 8.50294 104.762 116.022 116.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 6.4e-05 2048 330 1104 235008 55.288 28.2788 640.171 835.442 1559.34 1559.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.000512 1024 240 2352 30528 2.29731 1.64413 65.1068 89.5876 158.737 158.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 3.2e-05 1024 240 3168 488448 64.6814 26.6579 1470.21 829.093 2390.86 2391.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 0.001024 4096 260 2784 12240 2.93488 103.486 201.587 308.051 308.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 3.2e-05 4096 350 5760 476928 396.441 163.714 10166.6 4938.73 15666 15666.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1170 0.000256 2048 470 2736 51264 9.6768 7.02666 232.465 209.257 458.525 458.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 0.000128 1024 60 768 153216 6.84413 89.3792 216.141 312.408 312.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000512 512 600 384 28800 1.49546 0.80896 5.42922 26.3492 34.2105 34.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 0.000512 2048 130 288 37368 3.584 20.0005 104.878 128.517 128.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1620 0.001024 4096 70 144 18360 2.69482 7.2151 103.904 113.857 113.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 6.4e-05 2048 330 1104 235008 55.4324 28.3709 542.873 834.901 1461.74 1461.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.000512 1024 240 2352 29376 2.29389 1.61219 53.2686 88.875 146.15 146.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 3.2e-05 1024 240 3168 497664 64.4943 26.866 1271.96 834.645 2198.19 2198.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 0.001024 4096 260 2784 12096 2.92643 86.7486 200.06 289.778 289.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 3.2e-05 4096 350 5760 473472 398.478 163.967 8567.84 4937.55 14068.3 14068.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1170 0.000256 2048 470 2736 50976 9.7152 7.04224 197.438 209.272 423.57 423.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 0.000128 1024 60 768 153144 6.92992 75.9061 211.873 294.753 294.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000512 512 600 384 27648 1.52806 0.810784 4.53517 27.4316 34.4308 34.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 0.000512 2048 130 288 37152 3.56352 18.9164 104.492 127.023 127.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1620 0.001024 4096 70 144 18432 2.70746 7.29555 104.67 114.717 114.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 6.4e-05 2048 330 1104 230400 55.3508 28.1116 532.728 828.866 1445.22 1445.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.000512 1024 240 2352 29952 2.27955 1.62374 54.2475 88.5038 146.754 146.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 3.2e-05 1024 240 3168 479232 63.9462 26.2286 1221.35 816.133 2127.88 2128.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 0.001024 4096 260 2784 12096 2.93069 86.9118 201.49 291.376 291.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 3.2e-05 4096 350 5760 474624 395.511 163.228 8609.75 4928.34 14097.3 14097.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1170 0.000256 2048 470 2736 50688 9.60419 6.96803 198.501 207.905 423.079 423.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 0.000128 1024 60 768 152928 6.83318 75.9323 209.294 292.103 292.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000512 512 600 384 27648 1.46214 0.776192 4.79549 26.7074 33.867 33.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 0.000512 2048 130 288 37440 3.57376 32.7926 105.728 142.15 142.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1620 0.001024 4096 70 144 18640 2.7095 12.03 105.685 120.468 120.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 6.4e-05 2048 330 1104 238080 55.0556 28.3215 920.375 846.26 1850.18 1850.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.000512 1024 240 2352 30720 2.2967 1.6503 91.985 90.4208 186.455 186.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 3.2e-05 1024 240 3168 496640 65.0884 26.9154 2098.54 846.034 3036.81 3036.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 0.001024 4096 260 2784 12400 2.94742 151.33 204.044 358.366 358.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 3.2e-05 4096 350 5760 477440 396.828 163.808 14590.7 5004.38 20156.2 20156.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1170 0.000256 2048 470 2736 51200 9.65955 7.01194 330.084 225.151 572.009 572.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 0.000128 1024 60 768 153360 6.83622 125.512 211.648 344.04 344.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000512 512 600 384 28800 1.5048 0.815296 7.79082 26.2107 36.4472 36.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 0.000512 2048 130 288 37280 3.56147 22.7164 104.46 130.795 130.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1620 0.001024 4096 70 144 18560 2.7095 9.21123 104.63 116.593 116.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 6.4e-05 2048 330 1104 238080 54.9807 28.3517 660.795 837.919 1582.22 1582.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.000512 1024 240 2352 30080 2.28938 1.64454 64.7906 89.5958 158.424 158.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 3.2e-05 1024 240 3168 491520 65.7781 26.8886 1503.27 837.729 2433.89 2434.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 0.001024 4096 260 2784 12320 2.95056 106.019 201.989 311.004 311.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 3.2e-05 4096 350 5760 476160 397.414 164.014 10348.5 4948.93 15859.4 15859.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1170 0.000256 2048 470 2736 50560 9.63315 6.97939 234.419 208.197 459.335 459.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 0.000128 1024 60 768 153280 6.83213 91.0696 209.55 307.495 307.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000512 512 600 384 28160 1.51619 0.819328 5.50557 26.6259 34.5962 34.7119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 0.000512 2048 130 288 37200 3.56336 19.5304 104.487 127.634 127.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1620 0.001024 4096 70 144 18480 2.7095 7.95315 104.659 115.365 115.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 6.4e-05 2048 330 1104 234240 55.4641 28.3324 537.297 834.895 1456.16 1456.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.000512 1024 240 2352 29760 2.30598 1.64454 53.669 89.413 147.135 147.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 3.2e-05 1024 240 3168 476160 65.9924 26.6767 1208.09 824.295 2125.27 2125.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 0.001024 4096 260 2784 12240 2.9464 87.4621 202.001 292.452 292.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 3.2e-05 4096 350 5760 472320 399.521 164.324 8494.95 4952.51 14011.8 14012.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1170 0.000256 2048 470 2736 50880 9.69846 7.05242 196.012 209.402 422.267 422.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 0.000128 1024 60 768 153120 6.8376 75.4377 209.479 291.798 291.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000512 512 600 384 28800 1.51459 0.821312 4.76518 26.644 33.8737 33.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 0.000512 2048 130 288 37120 3.56333 18.8043 104.485 126.904 126.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1620 0.001024 4096 70 144 18240 2.69498 7.42128 103.809 113.968 114.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 6.4e-05 2048 330 1104 230400 55.0322 27.9021 494.628 824.814 1402.55 1402.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.000512 1024 240 2352 29440 2.3103 1.64982 50.0556 88.705 142.82 142.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 3.2e-05 1024 240 3168 471040 66.4606 26.4397 1115.12 824.413 2032.66 2032.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 0.001024 4096 260 2784 12160 2.94707 81.5493 202.005 286.547 286.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 3.2e-05 4096 350 5760 476160 397.463 164.116 7921.44 4956.8 13440.3 13440.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1170 0.000256 2048 470 2736 49920 9.59232 6.95962 178.7 206.956 402.312 402.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 0.000128 1024 60 768 152960 6.82912 70.1464 209.37 286.39 286.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000512 512 600 384 28160 1.52954 0.825184 4.58349 26.1218 33.1878 33.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 0.000512 2048 130 300 37504 3.58672 28.7928 104.998 137.43 137.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1620 0.001024 4096 70 150 18688 2.7185 10.6877 104.925 118.374 118.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 6.4e-05 2048 330 1100 237568 55.032 28.3037 819.818 838.482 1741.8 1741.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.000512 1024 240 2350 30720 2.30301 1.66352 82.4186 90.4387 176.925 177.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1060 3.2e-05 1024 240 3150 497664 64.8374 26.8839 1864.52 838.615 2795.07 2795.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 820 0.001024 4096 260 2800 12384 2.94298 133.941 201.971 338.897 338.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1160 3.2e-05 4096 350 5750 476672 396.758 163.789 12941.3 4961.44 18463.8 18464.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1170 0.000256 2048 470 2750 50816 9.71776 7.06602 316.416 209.797 543.1 543.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 0.000128 1024 60 800 153312 6.8528 117.702 209.794 334.393 334.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000512 512 600 350 29696 1.5008 0.831104 6.93325 28.1472 37.542 37.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 0.000512 2048 130 300 37440 3.58195 19.231 104.815 127.68 127.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1620 0.001024 4096 70 150 18624 2.71565 7.01325 104.662 114.435 114.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 6.4e-05 2048 330 1100 237568 55.0633 28.2936 523.926 837.781 1445.23 1445.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 0.000512 1024 240 2350 30720 2.30931 1.66755 53.2025 90.7105 147.991 148.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1060 3.2e-05 1024 240 3150 495616 64.7322 26.8166 1205.52 835.036 2132.33 2132.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 820 0.001024 4096 260 2800 12352 2.94832 85.4466 201.88 290.318 290.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 3.2e-05 4096 350 5750 476160 397.962 163.97 8229.69 4951.6 13743.7 13744.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1170 0.000256 2048 470 2750 50432 9.68141 7.0175 214.404 208.998 440.203 440.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 0.000128 1024 60 800 153280 6.85053 75.3528 209.599 291.847 291.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000512 512 600 350 29696 1.5072 0.82976 5.31411 28.1367 35.9153 36.0226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1880 0.000512 2048 130 300 37440 3.59194 15.9997 104.993 124.638 124.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1620 0.001024 4096 70 150 18624 2.72179 6.02768 104.919 113.712 113.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 6.4e-05 2048 330 1100 236544 55.2403 28.2833 1025.41 837.191 1946.29 1946.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1040 0.000512 1024 240 2350 30336 2.30595 1.66093 43.6876 89.4466 137.202 137.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1060 3.2e-05 1024 240 3150 491520 64.7977 26.7188 983.744 832.986 1908.47 1908.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 820 0.001024 4096 260 2800 12288 2.94371 69.7418 201.8 274.53 274.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 3.2e-05 4096 350 5750 474624 398.394 164.01 6717.03 4948.9 12228.8 12229.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1170 0.000256 2048 470 2750 50688 9.71757 7.02874 186.222 209.738 412.811 412.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 0.000128 1024 60 800 153216 6.89958 61.9729 209.734 278.652 278.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.000512 512 600 350 29184 1.49581 0.815904 10.259 26.6068 39.3104 39.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 0.000512 2048 130 300 37480 3.58461 27.3121 104.942 135.897 135.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1620 0.001024 4096 70 150 18680 2.71558 10.1597 104.917 117.835 117.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 6.4e-05 2048 330 1100 237440 55.3116 28.3497 756.379 838.431 1678.63 1678.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.000512 1024 240 2350 30720 2.30947 1.66253 77.0564 90.4269 171.554 171.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 3.2e-05 1024 240 3150 496640 65.281 26.9416 1759.87 838.399 2690.72 2690.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 820 0.001024 4096 260 2800 12400 2.95507 124.644 202.094 329.737 329.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 3.2e-05 4096 350 5750 476800 398.099 164.196 11989.2 4943.14 17495.1 17495.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1170 0.000256 2048 470 2750 50880 9.76659 7.05331 291.998 215.126 524.048 524.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 0.000128 1024 60 800 153280 6.85104 109.892 209.746 326.532 326.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000512 512 600 350 29440 1.50966 0.827936 5.91731 28.1001 36.4798 36.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 0.000512 2048 130 300 37440 3.59386 17.9855 104.967 126.6 126.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1620 0.001024 4096 70 150 18640 2.71613 6.92112 104.939 114.62 114.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 6.4e-05 2048 330 1100 236800 55.2517 28.352 485.849 838.712 1408.33 1408.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.000512 1024 240 2350 30400 2.30253 1.64685 49.3687 90.116 143.537 143.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 3.2e-05 1024 240 3150 496640 65.1731 26.9199 1129.96 838.703 2060.97 2061.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 820 0.001024 4096 260 2800 12320 2.94717 79.6859 201.895 284.576 284.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 3.2e-05 4096 350 5750 476160 398.619 164.171 7697.17 4949.67 13210.1 13210.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1170 0.000256 2048 470 2750 50560 9.66608 7.04106 199.782 210.971 427.566 427.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 0.000128 1024 60 800 153200 6.83805 70.7071 212.205 289.793 289.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000512 512 600 350 28800 1.50419 0.817824 4.56752 26.6025 33.6206 33.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 0.000512 2048 130 300 37320 3.5697 15.1409 104.74 123.505 123.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1620 0.001024 4096 70 150 18600 2.72051 5.59514 104.931 113.29 113.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 6.4e-05 2048 330 1100 236160 55.2547 28.3525 404.172 835.277 1323.22 1323.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.000512 1024 240 2350 30720 2.3152 1.66912 41.8157 90.0624 135.964 136.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1060 3.2e-05 1024 240 3150 491520 65.5309 26.88 939.072 835.222 1866.94 1867.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 820 0.001024 4096 260 2800 12240 2.92864 66.4578 201.666 271.096 271.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1160 3.2e-05 4096 350 5750 476160 398.351 164.082 6401.63 4980.86 11945.4 11945.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1170 0.000256 2048 470 2750 50400 9.74275 7.03504 172.795 218.489 408.172 408.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 0.000128 1024 60 800 153120 6.85219 59.4429 209.662 276.002 276.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000512 512 600 350 28800 1.51757 0.81968 3.9431 26.5838 32.9968 33.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 0.000512 2048 130 300 37280 3.57376 13.3065 104.715 121.647 121.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1620 0.001024 4096 70 150 18560 2.72115 5.52662 104.902 113.193 113.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 6.4e-05 2048 330 1100 235520 55.4079 28.3856 346.469 838.613 1269.04 1269.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 0.000512 1024 240 2350 30080 2.29046 1.63754 35.3442 89.7316 129.106 129.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1060 3.2e-05 1024 240 3150 491520 65.8419 26.8855 806.233 838.413 1737.6 1737.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 820 0.001024 4096 260 2800 12160 2.93117 56.6669 200.391 260.034 260.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1160 3.2e-05 4096 350 5750 476160 397.588 164.056 5561.53 4949.08 11072.8 11073.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1170 0.000256 2048 470 2750 49920 9.67923 7.00502 153.295 208.491 378.577 378.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 0.000128 1024 60 800 153120 6.84451 50.9557 209.656 267.503 267.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000512 512 600 350 28160 1.52547 0.818016 3.68931 26.0279 32.1889 32.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 0.000512 2048 130 300 37488 3.59014 35.4647 105.009 144.115 144.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1620 0.001024 4096 70 150 18672 2.7177 14.0124 104.935 121.707 121.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 6.4e-05 2048 330 1100 237312 55.0846 28.3627 1031.39 837.229 1952.22 1952.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.000512 1024 240 2350 30720 2.31146 1.66938 106.235 90.1602 200.474 200.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 3.2e-05 1024 240 3150 494592 65.2127 26.8956 2409.92 837.213 3339.46 3339.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 0.001024 4096 260 2800 12384 2.95037 169.035 202.06 374.089 374.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 3.2e-05 4096 350 5750 476160 397.941 164.046 16162.6 4948.82 21673.9 21674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1170 0.000256 2048 470 2750 50688 9.70451 7.07203 392.301 209.516 618.694 618.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 0.000128 1024 60 800 153264 6.85056 152.715 209.836 369.443 369.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000512 512 600 350 29568 1.50883 0.82944 8.1767 28.0614 38.7039 38.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 0.000512 2048 130 300 37440 3.59219 22.5573 105.009 131.211 131.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1620 0.001024 4096 70 150 18624 2.71974 8.83603 104.937 116.537 116.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 6.4e-05 2048 330 1100 236544 55.136 28.4677 641.825 837.37 1562.96 1563.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.000512 1024 240 2350 30336 2.30061 1.66566 65.2736 89.9652 159.312 159.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 3.2e-05 1024 240 3150 491520 64.7419 26.7244 1477.52 833.139 2402.34 2402.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 820 0.001024 4096 260 2800 12288 2.93366 104.78 201.806 309.565 309.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 3.2e-05 4096 350 5750 474624 398.366 163.988 10050.6 4950.6 15564.1 15564.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1170 0.000256 2048 470 2750 50688 9.68909 7.03488 261.012 214 491.837 491.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 0.000128 1024 60 800 153216 6.8616 93.4973 209.784 310.187 310.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000512 512 600 350 29184 1.50067 0.817152 5.3041 27.6652 35.4103 35.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 0.000512 2048 130 300 37296 3.5759 18.891 104.749 127.268 127.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1620 0.001024 4096 70 150 18576 2.71645 7.13523 104.934 114.83 114.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 6.4e-05 2048 330 1100 235008 55.3156 28.3419 518.664 835.414 1437.9 1438.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.000512 1024 240 2350 29952 2.30224 1.64864 52.535 89.5855 146.171 146.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 3.2e-05 1024 240 3150 488448 64.7217 26.5829 1199.15 829.076 2119.75 2119.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 820 0.001024 4096 260 2800 12240 2.93946 85.248 201.794 290.026 290.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 3.2e-05 4096 350 5750 474624 399.966 164.546 8216.53 4962.82 13744.4 13744.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1170 0.000256 2048 470 2750 50112 9.70752 7.15219 230.074 209.257 456.294 456.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 0.000128 1024 60 800 153072 6.85002 76.7226 209.644 293.262 293.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000512 512 600 350 28800 1.49229 0.80896 4.18714 27.4016 34.0223 34.1309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 0.000512 2048 130 300 37248 3.57376 16.7404 104.742 125.11 125.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1620 0.001024 4096 70 150 18432 2.70352 6.70192 104.412 113.862 113.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 6.4e-05 2048 330 1100 233472 55.3192 28.1727 439.387 833.516 1356.55 1356.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.000512 1024 240 2350 29952 2.29786 1.64272 44.941 88.1865 137.169 137.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 3.2e-05 1024 240 3150 479232 65.5131 26.4385 1003.14 824.937 1920.24 1920.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 820 0.001024 4096 260 2800 12096 2.92234 70.7005 200.231 273.895 273.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 3.2e-05 4096 350 5750 473088 401.178 164.494 6983.14 4971.27 12520.6 12520.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1170 0.000256 2048 470 2750 49920 9.68957 7.03331 201.912 208.852 427.589 427.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 0.000128 1024 60 800 153024 6.84746 65.422 209.624 281.936 281.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000512 512 600 350 29184 1.50166 0.82096 4.90474 26.6324 33.9861 34.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 0.000512 2048 130 300 37464 3.58605 34.3279 104.964 142.932 142.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1620 0.001024 4096 70 150 18648 2.70746 12.4858 104.855 120.09 120.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 6.4e-05 2048 330 1100 237440 55.259 28.3812 949.037 837.28 1870.12 1870.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.000512 1024 240 2350 30688 2.32176 1.67053 97.6145 90.1676 191.877 191.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 3.2e-05 1024 240 3150 494592 65.3839 27.1258 2222.95 837.232 3152.93 3153.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 0.001024 4096 260 2800 12376 2.95869 154.159 202.065 359.229 359.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 3.2e-05 4096 350 5750 476672 398.205 164.13 14822.4 4943.74 20329 20329.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1170 0.000256 2048 470 2750 50624 9.74301 7.08198 343.225 209.604 569.755 569.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 0.000128 1024 60 800 153272 6.84998 139.827 209.799 356.521 356.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000512 512 600 350 29568 1.52262 0.834784 7.5161 26.9714 36.9768 37.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 0.000512 2048 130 300 37408 3.59219 21.9444 104.967 130.555 130.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1620 0.001024 4096 70 150 18592 2.71155 8.47152 104.848 116.074 116.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 6.4e-05 2048 330 1100 236544 55.2315 28.3095 601.359 837.405 1522.47 1522.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.000512 1024 240 2350 30016 2.29693 1.64298 60.7453 89.6439 154.43 154.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 3.2e-05 1024 240 3150 494592 65.2491 26.8964 1403.1 837.279 2332.75 2332.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 820 0.001024 4096 260 2800 12320 2.94707 98.1429 202.146 303.28 303.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 3.2e-05 4096 350 5750 474880 398.549 164.107 9437.62 4947.25 14948 14948.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1170 0.000256 2048 470 2750 50624 9.71571 7.05754 218.601 209.688 445.163 445.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 0.000128 1024 60 800 153216 6.8545 88.4613 209.794 305.154 305.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000512 512 600 350 28672 1.51126 0.821344 4.82778 26.0935 33.3819 33.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 0.000512 2048 130 300 37296 3.57763 18.1289 104.813 126.573 126.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1620 0.001024 4096 70 150 18480 2.70502 6.51082 104.551 113.811 113.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 6.4e-05 2048 330 1100 236544 55.4025 28.357 493.592 837.555 1415.07 1415.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.000512 1024 240 2350 29568 2.30042 1.62816 49.0622 89.4256 142.516 142.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 3.2e-05 1024 240 3150 494592 65.356 26.9344 1145.67 837.356 2075.54 2075.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 0.001024 4096 260 2800 12264 2.95763 80.8161 202.06 285.881 285.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 3.2e-05 4096 350 5750 475776 398.375 164.134 7760.5 4938.58 13262.1 13262.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1170 0.000256 2048 470 2750 50400 9.76896 7.04733 206.948 209.84 433.707 433.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 0.000128 1024 60 800 153048 6.84656 72.2415 209.646 288.778 288.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000512 512 600 350 28224 1.48576 0.798784 4.13456 26.1097 32.6549 32.7643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 0.000512 2048 130 300 37184 3.5673 15.9683 104.582 124.166 124.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1620 0.001024 4096 70 150 18368 2.69898 6.27094 104.172 113.185 113.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 6.4e-05 2048 330 1100 236544 55.1645 28.2916 445.905 837.034 1366.56 1366.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.000512 1024 240 2350 29568 2.31331 1.65056 44.3624 88.7091 137.131 137.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 3.2e-05 1024 240 3150 487424 64.5934 26.5134 1015.03 827.216 1933.57 1933.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 820 0.001024 4096 260 2800 12096 2.92454 71.1021 200.315 274.387 274.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 3.2e-05 4096 350 5750 473088 400.03 164.739 6965.43 4964.48 12495.2 12495.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1170 0.000256 2048 470 2750 49280 9.63174 6.96096 185.753 207.416 409.862 409.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 0.000128 1024 60 800 152992 6.84784 65.1346 209.478 281.503 281.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000512 512 600 350 26880 1.5159 0.79936 3.504 26.1226 32.0663 32.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 0.000512 2048 130 300 37440 3.58134 32.8479 104.9 141.383 141.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1620 0.001024 4096 70 150 18624 2.70685 12.3883 104.748 119.884 119.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 6.4e-05 2048 330 1100 237568 55.0513 28.3075 938.61 838.457 1860.59 1860.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.000512 1024 240 2350 30720 2.30893 1.67094 94.4659 89.1428 187.687 187.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 3.2e-05 1024 240 3150 495616 64.7366 26.8247 2139.58 835.659 3067.03 3067.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 0.001024 4096 260 2800 12352 2.94982 151.712 201.959 356.665 356.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 3.2e-05 4096 350 5750 476160 397.829 163.966 14614.6 4951.39 20128.3 20128.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1170 0.000256 2048 470 2750 50432 9.68 7.01645 335.135 209.277 561.207 561.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 0.000128 1024 60 800 153280 6.85133 136.204 209.773 352.87 352.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000512 512 600 350 29696 1.50813 0.82912 7.51549 26.9259 36.9021 37.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 0.000512 2048 130 300 37376 3.57786 22.3716 104.909 130.913 130.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1620 0.001024 4096 70 150 18560 2.70694 8.6248 104.748 116.123 116.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 6.4e-05 2048 330 1100 235520 55.1822 28.2528 604.607 835.969 1524.17 1524.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.000512 1024 240 2350 30720 2.31331 1.66912 61.0061 90.0654 155.154 155.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 3.2e-05 1024 240 3150 491520 65.5057 26.8244 1366.12 835.823 2294.48 2294.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 820 0.001024 4096 260 2800 12288 2.94506 99.2497 201.964 304.203 304.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 3.2e-05 4096 350 5750 475136 399.51 164.067 9510.77 4965.23 15040.1 15040.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1170 0.000256 2048 470 2750 50176 9.71088 7.03277 218.021 209.362 444.222 444.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 0.000128 1024 60 800 153216 6.84822 88.0068 209.787 304.687 304.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000512 512 600 350 29696 1.51152 0.83152 5.00893 26.9702 34.4486 34.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 0.000512 2048 130 300 37248 3.57578 19.8415 104.665 128.133 128.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1620 0.001024 4096 70 150 18432 2.70253 7.8905 104.343 114.979 115.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 6.4e-05 2048 330 1100 233472 55.3412 28.1919 509.602 832.846 1426.14 1426.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.000512 1024 240 2350 29952 2.29808 1.64131 49.9058 89.203 143.151 143.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 3.2e-05 1024 240 3150 479232 65.5012 26.531 1096.11 824.364 2012.73 2012.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 0.001024 4096 260 2800 12096 2.92195 80.3062 200.159 283.43 283.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 3.2e-05 4096 350 5750 473088 401.097 164.46 7951.3 4963.94 13481.3 13481.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1170 0.000256 2048 470 2750 49920 9.69478 7.00774 182.364 208.773 407.94 408.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 0.000128 1024 60 800 153024 6.95706 75.2476 209.489 291.738 291.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000512 512 600 350 29184 1.50096 0.818784 4.45818 27.6688 34.5759 34.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 0.000512 2048 130 300 37120 3.56557 17.0323 104.495 125.145 125.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1620 0.001024 4096 70 150 18432 2.71421 7.4169 104.686 114.861 114.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 6.4e-05 2048 330 1100 233472 55.4827 28.2484 449.306 835.771 1368.97 1369.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.000512 1024 240 2350 29696 2.27098 1.61997 43.3933 88.8466 136.23 136.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 3.2e-05 1024 240 3150 491520 65.5527 26.8229 983.05 835.454 1911.09 1911.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 820 0.001024 4096 260 2800 12032 2.92454 70.5843 200.149 273.701 273.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 3.2e-05 4096 350 5750 471040 403.382 164.671 7053.87 4971.25 12593.7 12594.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1170 0.000256 2048 470 2750 50176 9.71757 7.0457 187.527 209.633 414.024 414.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 0.000128 1024 60 800 153088 6.86592 66.5688 209.715 283.194 283.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000512 512 600 350 26624 1.48346 0.781344 3.61174 25.7424 31.7473 31.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 0.000512 2048 130 300 37440 3.5799 35.0608 104.929 143.623 143.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1620 0.001024 4096 70 150 18648 2.71533 13.1292 104.923 120.811 120.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 6.4e-05 2048 330 1100 237312 55.2537 28.373 960.459 838.246 1882.49 1882.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.000512 1024 240 2350 30528 2.31693 1.66483 97.6386 89.0495 190.769 190.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 3.2e-05 1024 240 3150 493056 65.1901 26.8622 2198.99 835.079 3126.34 3126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 0.001024 4096 260 2800 12312 2.93914 157.633 201.8 362.417 362.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 3.2e-05 4096 350 5750 475776 399.061 164.166 15173.6 4953.63 20690.9 20691.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1170 0.000256 2048 470 2750 50688 9.75226 7.09837 346.737 209.957 573.645 573.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 0.000128 1024 60 800 153216 6.84266 138.955 209.723 355.563 355.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000512 512 600 350 29376 1.50746 0.823296 7.53366 26.7187 36.7097 36.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 0.000512 2048 130 300 37296 3.57411 24.3199 104.652 132.6 132.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1620 0.001024 4096 70 150 18576 2.71459 9.35811 104.833 116.952 117.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 6.4e-05 2048 330 1100 235008 55.2777 28.3438 677.211 834.654 1595.65 1595.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.000512 1024 240 2350 29952 2.30806 1.64339 68.3202 88.4891 160.862 160.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 3.2e-05 1024 240 3150 488448 64.7183 26.5769 1552.6 828.315 2472.42 2472.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 0.001024 4096 260 2800 12240 2.93818 111.482 201.713 316.177 316.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 3.2e-05 4096 350 5750 474624 399.989 164.533 10800.6 4961.51 16327.1 16327.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1170 0.000256 2048 470 2750 50112 9.71088 7.02669 245.092 209.062 470.993 471.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 0.000128 1024 60 800 153072 6.85459 99.0695 209.443 315.414 315.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000512 512 600 350 28800 1.49274 0.81136 5.39651 26.3333 34.1638 34.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 0.000512 2048 130 300 37152 3.56986 21.6637 104.454 129.74 129.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1620 0.001024 4096 70 150 18360 2.69424 7.75872 104.067 114.562 114.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 6.4e-05 2048 330 1100 235008 55.419 28.414 558.234 834.831 1477.07 1477.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.000512 1024 240 2350 29376 2.28957 1.61677 55.7541 88.8699 148.63 148.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 3.2e-05 1024 240 3150 483840 66.6381 26.8747 1275.02 834.62 2203.37 2203.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 0.001024 4096 260 2800 12096 2.92659 91.6115 200.267 294.849 294.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 3.2e-05 4096 350 5750 473472 398.518 163.988 8891.2 4939.55 14393.8 14394.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1170 0.000256 2048 470 2750 50112 9.75053 7.03648 203.287 209.255 429.429 429.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 0.000128 1024 60 800 152928 6.85357 82.1821 209.351 298.429 298.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000512 512 600 350 27648 1.52781 0.809056 4.42902 25.7921 32.6823 32.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 0.000512 2048 130 300 37152 3.5736 20.0076 104.661 128.294 128.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1620 0.001024 4096 70 150 18432 2.71539 7.41843 104.846 115.025 115.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 6.4e-05 2048 330 1100 230400 55.3357 28.1989 521.018 828.914 1433.62 1433.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.000512 1024 240 2350 28800 2.2959 1.62742 52.2849 88.5094 144.818 144.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 3.2e-05 1024 240 3150 479232 63.9665 26.2313 1196.71 816.189 2103.31 2103.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 0.001024 4096 260 2800 12096 2.93683 86.3617 201.715 291.059 291.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 3.2e-05 4096 350 5750 470016 402.824 164.871 8293.36 4987.47 13849 13849.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1170 0.000256 2048 470 2750 49536 9.66064 6.9673 190.917 207.915 415.56 415.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 0.000128 1024 60 800 152928 7.10934 77.3185 209.47 293.942 293.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000512 512 600 350 27648 1.46198 0.780288 4.33165 25.0721 31.7732 31.8705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 0.000512 2048 130 300 37080 3.57661 19.8005 104.653 128.082 128.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1620 0.001024 4096 70 150 18360 2.71398 8.45603 104.833 116.046 116.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 6.4e-05 2048 330 1100 236160 55.2692 28.4041 490.91 835.201 1409.95 1410.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.000512 1024 240 2350 28800 2.26624 1.58893 48.0815 88.372 140.411 140.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 3.2e-05 1024 240 3150 483840 66.6513 26.8861 1108.18 834.724 2036.65 2036.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 820 0.001024 4096 260 2800 11880 2.9143 79.1327 199.877 281.967 282.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 3.2e-05 4096 350 5750 472320 398.691 164.602 7659.16 4968.71 13191.6 13192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1170 0.000256 2048 470 2750 50400 9.77494 7.05341 200.687 209.637 427.254 427.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 0.000128 1024 60 800 152640 6.84858 71.209 209.149 287.251 287.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000512 512 600 350 25920 1.54403 0.800768 4.20173 27.1346 33.8056 33.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 0.000512 2048 130 300 37440 3.5936 34.4658 104.883 142.994 143.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1620 0.001024 4096 70 150 18640 2.71565 12.7807 104.853 120.394 120.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 6.4e-05 2048 330 1100 236800 55.2285 28.3566 927.851 838.027 1849.63 1849.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.000512 1024 240 2350 30400 2.30179 1.64682 94.0424 89.9315 188.026 188.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 3.2e-05 1024 240 3150 496640 65.1006 26.9189 2163.68 838.032 3093.96 3094.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 0.001024 4096 260 2800 12320 2.94179 153.013 201.809 357.811 357.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 3.2e-05 4096 350 5750 476160 398.502 164.167 14746 4946.64 20255.8 20256.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1170 0.000256 2048 470 2750 50560 9.66656 7.06979 337.382 208.986 563.208 563.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 0.000128 1024 60 800 153200 6.8439 137.117 209.568 353.573 353.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000512 512 600 350 28800 1.5024 0.815104 7.47165 27.7708 37.687 37.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 0.000512 2048 130 300 37280 3.57171 24.3631 104.668 132.653 132.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1620 0.001024 4096 70 150 18560 2.71565 9.5689 104.851 117.177 117.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 6.4e-05 2048 330 1100 235520 55.3665 28.2923 639.533 838.236 1561.59 1561.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.000512 1024 240 2350 30080 2.28822 1.64077 64.3765 89.6238 158.035 158.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 3.2e-05 1024 240 3150 491520 65.8305 26.9353 1471.2 838.05 2402.24 2402.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 0.001024 4096 260 2800 12160 2.9287 103.655 200.326 306.951 307.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 3.2e-05 4096 350 5750 476160 397.316 164.031 10084.2 4950.39 15596.5 15596.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1170 0.000256 2048 470 2750 49920 9.64944 6.99187 228.944 208.275 453.962 454.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 0.000128 1024 60 800 153120 6.84442 93.1365 209.559 309.583 309.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000512 512 600 350 28160 1.52259 0.8192 5.13744 27.685 35.2926 35.4052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 0.000512 2048 130 300 37200 3.56966 20.52 104.717 128.86 128.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1620 0.001024 4096 70 150 18480 2.71776 8.25981 104.902 115.924 115.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 6.4e-05 2048 330 1100 234240 55.471 28.4246 537.397 835.405 1456.87 1457.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.000512 1024 240 2350 29760 2.30179 1.644 54.5274 89.4414 148.019 148.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 3.2e-05 1024 240 3150 476160 65.9789 26.4745 1210.19 824.793 2127.67 2127.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 0.001024 4096 260 2800 12000 2.91546 87.828 199.955 290.743 290.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 3.2e-05 4096 350 5750 472320 399.58 164.318 8698.25 4956.66 14219.3 14219.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1170 0.000256 2048 470 2750 49920 9.72387 7.03469 195.807 209.443 422.112 422.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 0.000128 1024 60 800 152880 6.84861 79.6097 209.522 296.023 296.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000512 512 600 350 28800 1.51174 0.823456 4.51946 26.7174 33.6994 33.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 0.000512 2048 130 300 37120 3.57546 19.9803 104.752 128.392 128.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1620 0.001024 4096 70 150 18240 2.69926 7.62176 104.077 114.439 114.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 6.4e-05 2048 330 1100 230400 55.0228 27.8938 489.874 825.596 1398.54 1398.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.000512 1024 240 2350 29440 2.30874 1.64845 50.053 88.7607 142.871 142.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 3.2e-05 1024 240 3150 471040 66.4687 26.4403 1106.88 825.182 2025.19 2025.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 0.001024 4096 260 2800 11840 2.89926 79.8354 199.559 282.337 282.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 3.2e-05 4096 350 5750 476160 397.495 164.124 7957.98 4982.13 13502.2 13502.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1170 0.000256 2048 470 2750 48640 9.64038 6.94477 176.473 207.344 400.498 400.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 0.000128 1024 60 800 152960 6.84669 73.2733 209.727 289.891 289.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000512 512 600 350 28160 1.53437 0.824128 4.53078 26.7588 33.7759 33.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 0.000512 2048 130 300 36800 3.54333 20.0048 104.084 127.683 127.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1620 0.001024 4096 70 150 18000 2.67059 6.29174 103.2 112.205 112.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 6.4e-05 2048 330 1100 230400 55.1148 28.0146 469.002 825.632 1377.92 1378.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.000512 1024 240 2350 28800 2.32928 1.6487 46.7739 88.8467 139.7 139.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 3.2e-05 1024 240 3150 486400 64.3406 26.4735 1093.77 825.121 2009.92 2010.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 0.001024 4096 260 2800 12000 2.94019 77.3673 201.876 282.227 282.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 3.2e-05 4096 350 5750 467200 405.449 165.602 7558.54 4987.9 13118 13118.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1170 0.000256 2048 470 2750 49600 9.60176 6.95411 175.067 207.368 399.089 399.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 0.000128 1024 60 800 152800 6.9264 70.1487 209.572 286.689 286.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000512 512 600 350 28800 1.52752 0.825088 4.53302 27.8228 34.8356 34.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 0.000512 2048 130 300 37504 3.5945 27.3326 104.909 135.891 135.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1620 0.001024 4096 70 120 18848 2.7161 8.26278 104.83 115.851 115.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 6.4e-05 2048 330 1140 237568 55.0292 28.3287 777.019 837.766 1698.31 1698.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.000512 1024 240 2340 30464 2.30627 1.66502 74.8623 90.3896 169.325 169.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1060 3.2e-05 1024 240 3180 483328 66.9354 26.8856 1710.07 837.746 2641.88 2642.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 820 0.001024 4096 260 2760 12480 2.95037 122.166 201.849 327.012 327.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1160 3.2e-05 4096 350 5760 476672 397.016 163.804 11914.7 4942.02 17418.1 17418.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1170 0.000256 2048 470 2760 52096 9.66733 7.09299 293.11 209.62 519.593 519.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 0.000128 1024 60 780 153376 6.85261 105.662 209.603 322.164 322.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000512 512 600 360 28416 1.53155 0.830368 6.52758 27.065 36.0815 36.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 0.000512 2048 130 300 37440 3.5799 18.0098 104.811 126.453 126.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1620 0.001024 4096 70 120 18816 2.71846 5.53706 104.828 113.128 113.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 6.4e-05 2048 330 1140 237568 55.0733 28.3832 510.939 837.794 1432.36 1432.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 0.000512 1024 240 2340 30464 2.31066 1.66707 49.7112 90.3044 144.094 144.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1060 3.2e-05 1024 240 3180 479232 67.1811 26.8172 1110.39 834.982 2039.59 2039.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 820 0.001024 4096 260 2760 12416 2.93949 79.6995 201.682 284.367 284.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1160 3.2e-05 4096 350 5760 476160 397.473 163.641 7768.12 4944.18 13273.9 13274.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1170 0.000256 2048 470 2760 51712 9.64858 7.01437 203.065 209.095 428.931 429.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 0.000128 1024 60 780 153344 6.85171 69.4786 209.588 285.962 286.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000512 512 600 360 28160 1.5391 0.827392 4.75722 26.909 34.1634 34.2763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 0.000512 2048 130 300 37440 3.5857 14.7396 104.921 123.299 123.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1620 0.001024 4096 70 120 18720 2.7095 4.51869 104.507 111.778 111.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 6.4e-05 2048 330 1140 236544 55.2687 28.2667 970.771 836.691 1891.16 1891.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1040 0.000512 1024 240 2340 30336 2.30816 1.66112 40.6364 90.0868 134.79 134.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1060 3.2e-05 1024 240 3180 479232 66.549 26.7284 908.511 832.576 1834.58 1834.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 820 0.001024 4096 260 2760 12384 2.9432 64.9519 201.687 269.627 269.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 3.2e-05 4096 350 5760 474624 398.338 163.968 6287.09 4945.78 11795.7 11796.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1170 0.000256 2048 470 2760 51840 9.67126 7.02643 173.531 209.588 399.919 400.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 0.000128 1024 60 780 153312 6.85066 56.9979 209.638 273.531 273.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000512 512 600 360 27648 1.5336 0.817504 4.60758 26.5894 33.6735 33.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1880 0.000512 2048 130 300 37376 3.58528 13.2113 104.904 121.753 121.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1620 0.001024 4096 70 120 18688 2.70816 4.39514 104.566 111.714 111.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 6.4e-05 2048 330 1140 235520 55.3485 28.2563 974.715 835.906 1894.4 1894.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1040 0.000512 1024 240 2340 30208 2.3231 1.66707 35.4634 91.673 131.227 131.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1060 3.2e-05 1024 240 3180 475136 67.8976 26.8247 778.065 835.762 1708.78 1708.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 820 0.001024 4096 260 2760 12288 2.92438 55.6175 200.378 258.962 259.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 3.2e-05 4096 350 5760 475136 399.607 164.083 5473.7 4961.84 10999.7 11000.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1170 0.000256 2048 470 2760 51712 9.66662 7.03747 153.794 209.411 380.014 380.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 0.000128 1024 60 780 153216 7.01139 49.059 211.777 267.889 267.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 0.000512 512 600 360 27648 1.55978 0.832 9.09021 26.3524 37.9658 38.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 0.000512 2048 130 300 37480 3.5895 35.6502 104.882 144.176 144.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1620 0.001024 4096 70 120 18840 2.70976 10.942 104.845 118.539 118.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 6.4e-05 2048 330 1140 237440 55.2658 28.3894 1068.11 837.928 1989.85 1989.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.000512 1024 240 2340 30400 2.30845 1.6624 104.707 89.0443 197.822 197.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 3.2e-05 1024 240 3180 481280 67.3093 26.9713 2367.02 837.91 3299.44 3299.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 820 0.001024 4096 260 2760 12480 2.9504 168.497 201.908 373.4 373.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 3.2e-05 4096 350 5760 476800 398.516 164.105 16182.5 4938.2 21683.8 21684.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1170 0.000256 2048 470 2760 52160 9.7032 7.05571 407.098 209.669 633.628 633.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 0.000128 1024 60 780 153360 6.85315 148.161 209.632 364.688 364.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000512 512 600 360 28160 1.53984 0.82672 8.13402 26.7653 37.3942 37.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 0.000512 2048 130 300 37440 3.59174 22.528 104.954 131.126 131.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1620 0.001024 4096 70 120 18800 2.7136 6.86694 104.922 114.545 114.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 6.4e-05 2048 330 1140 236800 55.2275 28.3668 663.758 838.6 1586.12 1586.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.000512 1024 240 2340 30080 2.30176 1.64778 64.659 89.9706 158.678 158.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 3.2e-05 1024 240 3180 481280 67.2441 26.9254 1461.42 838.542 2394.36 2394.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 820 0.001024 4096 260 2760 12400 2.93277 103.786 201.773 308.537 308.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1160 3.2e-05 4096 350 5760 476160 398.448 164.183 10092 4949.83 15605 15605.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1170 0.000256 2048 470 2760 51840 9.63248 7.04307 272.38 209.066 498.227 498.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 0.000128 1024 60 780 153280 6.84378 91.3531 209.721 307.96 308.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000512 512 600 360 27520 1.53459 0.817152 6.42432 26.5968 35.4983 35.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 0.000512 2048 130 300 37320 3.57094 18.9064 104.651 127.181 127.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1620 0.001024 4096 70 120 18720 2.70182 5.92282 104.623 113.292 113.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 6.4e-05 2048 330 1140 236160 55.2563 28.3177 539.423 834.569 1457.73 1457.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.000512 1024 240 2340 30240 2.32448 1.66307 52.82 89.888 146.796 146.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1060 3.2e-05 1024 240 3180 476160 67.7402 26.8625 1182.65 834.445 2111.93 2112.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 820 0.001024 4096 260 2760 12360 2.94522 84.7524 201.684 289.425 289.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1160 3.2e-05 4096 350 5760 476160 398.267 164.069 8248.24 4940.38 13751.5 13751.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1170 0.000256 2048 470 2760 51840 9.6871 7.02269 228.151 208.998 453.959 454.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 0.000128 1024 60 780 153240 6.84237 74.9654 209.541 291.39 291.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000512 512 600 360 27840 1.536 0.818112 5.46422 27.653 35.5985 35.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 0.000512 2048 130 300 37280 3.56986 16.7102 104.739 125.076 125.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1620 0.001024 4096 70 120 18720 2.71773 5.33504 104.923 113.017 113.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 6.4e-05 2048 330 1140 235520 55.3951 28.3429 455.888 838.818 1378.61 1378.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.000512 1024 240 2340 29440 2.30214 1.6425 44.0021 89.6531 137.698 137.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1060 3.2e-05 1024 240 3180 481280 67.1321 26.8854 1019.72 838.648 1952.61 1952.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 820 0.001024 4096 260 2760 12320 2.94298 72.3004 201.774 277.061 277.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1160 3.2e-05 4096 350 5760 476160 397.449 164.024 7046.45 4958.23 12566.6 12567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1170 0.000256 2048 470 2760 51200 9.6185 6.98349 202.338 208.423 427.465 427.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 0.000128 1024 60 780 153120 6.84854 63.6662 209.612 280.171 280.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000512 512 600 360 26880 1.55232 0.817888 4.9912 26.61 34.1001 34.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 0.000512 2048 130 300 37488 3.5881 34.3347 104.911 142.888 142.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1620 0.001024 4096 70 120 18816 2.70746 10.2831 104.748 117.783 117.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 6.4e-05 2048 330 1140 237312 55.0939 28.4614 979.477 836.447 1899.65 1899.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.000512 1024 240 2340 30528 2.31629 1.66918 96.8789 89.054 190.021 190.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 3.2e-05 1024 240 3180 482304 66.9539 26.8984 2188.65 836.419 3119.15 3119.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 0.001024 4096 260 2760 12480 2.94899 153.731 201.936 358.659 358.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 3.2e-05 4096 350 5760 476160 397.869 164.032 14825.5 4946.81 20334.7 20335.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1170 0.000256 2048 470 2760 52032 9.65917 7.05482 350.51 209.407 576.734 576.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 0.000128 1024 60 780 153360 6.8488 136.21 209.609 352.712 352.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000512 512 600 360 28032 1.53802 0.825376 7.51789 26.8114 36.8235 36.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 0.000512 2048 130 300 37440 3.5881 21.6705 104.99 130.299 130.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1620 0.001024 4096 70 120 18720 2.7097 6.49184 104.566 113.809 113.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 6.4e-05 2048 330 1140 236544 55.1474 28.3316 614.481 837.198 1535.32 1535.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.000512 1024 240 2340 30336 2.30234 1.66093 60.6977 89.958 154.721 154.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 3.2e-05 1024 240 3180 479232 66.5485 26.7364 1359.18 832.977 2285.67 2285.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 0.001024 4096 260 2760 12384 2.94038 96.5111 201.767 301.26 301.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 3.2e-05 4096 350 5760 474624 398.23 163.985 9316.6 4955 14834.3 14834.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1170 0.000256 2048 470 2760 51840 9.66269 7.04928 242.08 209.605 468.499 468.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 0.000128 1024 60 780 153312 6.85056 85.5548 209.767 302.215 302.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000512 512 600 360 27648 1.53642 0.817152 5.1696 26.6076 34.2579 34.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 0.000512 2048 130 300 37296 3.57194 18.5549 104.753 126.933 126.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1620 0.001024 4096 70 120 18720 2.7177 5.3209 104.853 112.936 112.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 6.4e-05 2048 330 1140 235008 55.2963 28.3812 500.598 835.456 1419.9 1420.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.000512 1024 240 2340 29952 2.3048 1.6447 48.9333 89.5928 142.579 142.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 3.2e-05 1024 240 3180 470016 67.4721 26.5848 1088.57 829.105 2011.95 2012.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 820 0.001024 4096 260 2760 12384 2.94707 79.795 202.036 284.824 284.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 3.2e-05 4096 350 5760 474624 399.947 164.535 7686.36 4963.22 13214.6 13215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1170 0.000256 2048 470 2760 51840 9.63565 7.02464 207.293 209.266 433.326 433.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 0.000128 1024 60 780 153216 6.85056 69.9118 209.744 286.547 286.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000512 512 600 360 26496 1.54509 0.80896 4.02838 27.4427 33.9514 34.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 0.000512 2048 130 300 37248 3.57171 16.2888 104.65 124.562 124.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1620 0.001024 4096 70 120 18624 2.7095 4.8648 104.493 112.11 112.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 6.4e-05 2048 330 1140 233472 55.3283 28.2028 448.732 832.693 1365.12 1365.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.000512 1024 240 2340 29952 2.29536 1.64454 44.4731 88.1476 136.66 136.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 3.2e-05 1024 240 3180 466944 67.1887 26.4349 973.365 824.228 1891.44 1891.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 820 0.001024 4096 260 2760 12288 2.92928 71.3648 201.681 276.018 276.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1160 3.2e-05 4096 350 5760 473088 401.132 164.456 6905.73 4969.17 12441 12441.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1170 0.000256 2048 470 2760 51456 9.64621 7.00358 196.035 208.859 421.648 421.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 0.000128 1024 60 780 153216 6.84851 62.8225 209.607 279.322 279.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000512 512 600 360 27648 1.53827 0.820768 4.87648 26.6559 34.0188 34.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 0.000512 2048 130 300 37200 3.57376 14.842 104.651 123.118 123.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1620 0.001024 4096 70 120 18480 2.69898 5.14211 103.98 111.861 111.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 6.4e-05 2048 330 1140 234240 55.4841 28.3259 390.625 834.907 1309.5 1309.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.000512 1024 240 2340 29760 2.30298 1.64429 38.2951 89.4111 131.752 131.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1060 3.2e-05 1024 240 3180 460800 68.2598 26.4638 836.262 824.318 1755.52 1755.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 820 0.001024 4096 260 2760 12240 2.93706 60.4247 201.679 265.085 265.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1160 3.2e-05 4096 350 5760 472320 399.595 164.319 5980.05 4947.51 11492 11492.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1170 0.000256 2048 470 2760 51840 9.6665 7.03744 178.138 209.387 404.328 404.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 0.000128 1024 60 780 153120 6.84262 54.7344 209.543 271.162 271.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000512 512 600 360 26880 1.55795 0.821888 4.28394 27.7348 34.5257 34.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 0.000512 2048 130 300 37464 3.59155 31.5105 104.865 140.018 140.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1620 0.001024 4096 70 120 18816 2.71802 9.62166 104.783 117.167 117.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 6.4e-05 2048 330 1140 237440 55.2365 28.33 937.175 836.449 1857.35 1857.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.000512 1024 240 2340 30464 2.32448 1.66778 91.4978 90.1232 185.713 185.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 3.2e-05 1024 240 3180 480256 67.391 26.921 2061.1 836.407 2992.04 2992.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 0.001024 4096 260 2760 12432 2.94461 147.2 201.722 351.909 351.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 3.2e-05 4096 350 5760 476672 398.056 164.13 14247.1 4938.27 19748 19748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1170 0.000256 2048 470 2760 51968 9.69622 7.04058 334.03 209.332 560.2 560.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 0.000128 1024 60 780 153328 6.84646 128.952 211.324 347.167 347.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000512 512 600 360 28224 1.54765 0.835584 7.32125 26.9461 36.7784 36.8902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 0.000512 2048 130 300 37408 3.5881 21.0079 104.866 129.514 129.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1620 0.001024 4096 70 120 18704 2.70944 6.18893 104.493 113.434 113.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 6.4e-05 2048 330 1140 236544 55.2484 28.3709 595.448 836.608 1515.84 1515.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.000512 1024 240 2340 30016 2.29789 1.64336 57.6913 88.703 150.438 150.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 3.2e-05 1024 240 3180 480256 67.2511 26.8925 1307.31 836.503 2238.17 2238.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 0.001024 4096 260 2760 12320 2.93456 93.1676 200.375 296.52 296.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 3.2e-05 4096 350 5760 474880 398.537 164.112 9003.82 4960.4 14527.4 14527.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1170 0.000256 2048 470 2760 51968 9.66896 7.05514 212.635 209.49 438.953 439.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 0.000128 1024 60 780 153216 6.84589 81.677 209.498 298.065 298.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000512 512 600 360 27776 1.53859 0.823776 4.65334 26.6472 33.7908 33.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 0.000512 2048 130 300 37296 3.57581 18.004 104.694 126.327 126.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1620 0.001024 4096 70 120 18648 2.7095 6.07802 104.469 113.3 113.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 6.4e-05 2048 330 1140 236544 55.371 28.3751 500.054 836.592 1420.56 1420.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.000512 1024 240 2340 29568 2.30403 1.63014 47.8116 89.3752 141.223 141.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 3.2e-05 1024 240 3180 473088 68.3587 26.9251 1082.26 836.375 2014.14 2014.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 0.001024 4096 260 2760 12264 2.92701 77.9395 200.358 281.269 281.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 3.2e-05 4096 350 5760 475776 398.35 164.143 7609.83 4932.82 13105.6 13106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1170 0.000256 2048 470 2760 51744 9.70477 7.06355 179.596 209.666 406.132 406.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 0.000128 1024 60 780 153216 6.84646 69.1472 211.915 287.951 288.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000512 512 600 360 26880 1.52349 0.800224 4.23334 27.1721 33.8588 33.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 0.000512 2048 130 300 37184 3.57334 16.1273 104.577 124.333 124.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1620 0.001024 4096 70 120 18592 2.71565 5.31824 104.507 112.583 112.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 6.4e-05 2048 330 1140 236544 55.1605 28.2779 439.734 837.02 1360.36 1360.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.000512 1024 240 2340 29568 2.31542 1.65069 41.9908 89.7592 135.817 135.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 3.2e-05 1024 240 3180 473088 66.5646 26.514 949.882 827.15 1870.34 1870.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 0.001024 4096 260 2760 12096 2.9129 65.8803 199.789 268.628 268.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 3.2e-05 4096 350 5760 473088 400.049 164.723 6640.1 4964.63 12170 12170.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1170 0.000256 2048 470 2760 51072 9.58122 6.95485 178.267 207.48 402.391 402.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 0.000128 1024 60 780 152992 6.84835 60.4949 209.38 276.766 276.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000512 512 600 360 26880 1.5159 0.800832 3.53104 25.5412 31.5202 31.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 0.000512 2048 130 300 37240 3.5881 13.9093 104.955 122.503 122.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1620 0.001024 4096 70 120 18480 2.70691 3.97248 104.28 111.001 111.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 6.4e-05 2048 330 1140 232960 55.3454 28.0986 384.632 830.552 1298.79 1298.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.000512 1024 240 2340 29120 2.30995 1.62611 36.8092 88.7056 129.548 129.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 3.2e-05 1024 240 3180 465920 66.4718 26.3229 827.793 818.175 1738.98 1739.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 820 0.001024 4096 260 2760 12040 2.90694 59.6934 199.863 262.507 262.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 3.2e-05 4096 350 5760 474880 396.673 163.973 5889.18 4935.16 11385.5 11385.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1170 0.000256 2048 470 2760 50400 9.68794 6.98848 166.456 208.38 391.617 391.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 0.000128 1024 60 780 152880 6.86013 53.5809 209.451 269.933 269.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000512 512 600 360 26880 1.54867 0.818208 3.39453 27.5332 33.4191 33.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 0.000512 2048 130 300 37440 3.5799 31.6267 104.89 140.147 140.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1620 0.001024 4096 70 120 18816 2.71715 9.37782 104.894 117.031 117.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 6.4e-05 2048 330 1140 237568 55.0537 28.2879 888.854 838.599 1810.96 1811.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.000512 1024 240 2340 30464 2.31197 1.66723 85.0809 89.1434 178.303 178.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 3.2e-05 1024 240 3180 479232 67.1137 26.8701 1900.94 835.573 2830.72 2830.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 0.001024 4096 260 2760 12416 2.94214 137.271 201.761 342.015 342.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 3.2e-05 4096 350 5760 476160 397.524 163.643 13313.2 4949.42 18824.3 18824.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1170 0.000256 2048 470 2760 51712 9.64848 7.0144 312.186 212.561 541.511 541.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 0.000128 1024 60 780 153344 6.85203 122.879 209.736 339.507 339.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000512 512 600 360 28160 1.5391 0.829568 7.10262 26.9221 36.5196 36.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 0.000512 2048 130 300 37376 3.58845 21.8148 104.924 130.38 130.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1620 0.001024 4096 70 120 18688 2.70915 6.97987 104.585 114.319 114.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 6.4e-05 2048 330 1140 235520 55.1923 28.2522 601.905 836.076 1521.59 1521.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.000512 1024 240 2340 30208 2.32538 1.6719 56.5425 90.1949 150.838 150.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 3.2e-05 1024 240 3180 475136 67.8978 26.8227 1242.03 835.94 2172.91 2173.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 0.001024 4096 260 2760 12288 2.93274 93.6426 200.487 297.106 297.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 3.2e-05 4096 350 5760 475136 399.576 164.046 9099.99 4961.45 14625.6 14626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1170 0.000256 2048 470 2760 51712 9.67062 7.0223 212.567 209.476 438.842 438.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 0.000128 1024 60 780 153216 6.84698 82.7003 209.724 299.317 299.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000512 512 600 360 27648 1.56787 0.831488 4.964 28.0234 35.5136 35.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 0.000512 2048 130 300 37248 3.56966 18.8745 104.628 127.125 127.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1620 0.001024 4096 70 120 18624 2.70848 5.37213 104.464 112.585 112.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 6.4e-05 2048 330 1140 233472 55.3402 28.2405 494.924 832.483 1411.15 1411.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.000512 1024 240 2340 29952 2.29958 1.64454 46.5488 89.1841 139.781 139.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 3.2e-05 1024 240 3180 466944 67.1814 26.4417 1006.62 824.03 1924.5 1924.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 0.001024 4096 260 2760 12288 2.93478 76.9106 201.667 281.558 281.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 3.2e-05 4096 350 5760 473088 401.125 164.487 7519.26 4961.98 13047.3 13047.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1170 0.000256 2048 470 2760 51456 9.64118 7.01171 176.002 208.682 401.438 401.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 0.000128 1024 60 780 153216 6.84851 68.8467 209.551 285.289 285.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000512 512 600 360 27648 1.54022 0.8192 4.34125 26.6445 33.4757 33.5841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 0.000512 2048 130 300 37120 3.56794 16.6899 104.564 124.877 124.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1620 0.001024 4096 70 120 18432 2.69642 6.30666 103.896 112.941 113.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 6.4e-05 2048 330 1140 233472 55.4982 28.2987 459.267 836.34 1379.57 1379.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.000512 1024 240 2340 28672 2.28931 1.62563 40.2398 88.876 133.131 133.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 3.2e-05 1024 240 3180 475136 67.9192 26.8584 915.478 836.035 1846.51 1846.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 0.001024 4096 260 2760 12032 2.90352 68.1477 199.7 270.794 270.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 3.2e-05 4096 350 5760 471040 403.596 164.667 6854.06 4979.89 12402.7 12403.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1170 0.000256 2048 470 2760 51200 9.67984 7.04717 160.3 209.806 386.933 387.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 0.000128 1024 60 780 153088 6.84851 63.5021 209.697 280.089 280.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000512 512 600 360 24576 1.53085 0.781888 3.61562 25.0687 31.126 31.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 0.000512 2048 130 300 37120 3.57386 15.8126 104.649 124.086 124.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1620 0.001024 4096 70 120 18560 2.71974 5.05651 104.834 112.653 112.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 6.4e-05 2048 330 1140 230400 55.026 27.8873 413.305 824.797 1321.18 1321.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.000512 1024 240 2340 29440 2.31469 1.64659 37.9734 88.7114 130.749 130.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 3.2e-05 1024 240 3180 471040 66.4907 26.4455 835.628 824.408 1753.2 1753.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 820 0.001024 4096 260 2760 12160 2.93632 62.8222 201.674 267.476 267.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 3.2e-05 4096 350 5760 476160 397.494 164.114 6335.83 4949.01 11847 11847.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1170 0.000256 2048 470 2760 49920 9.60214 6.9487 163.85 207.006 387.509 387.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 0.000128 1024 60 780 152960 6.8455 58.0997 209.434 274.423 274.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000512 512 600 360 25600 1.59693 0.823296 3.77203 27.7586 34.0767 34.1934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 0.000512 2048 130 256 37728 3.59014 23.0792 104.912 131.633 131.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1620 0.001024 4096 70 128 18784 2.7193 8.70598 104.718 116.185 116.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 6.4e-05 2048 330 1152 236032 55.278 28.2914 764.266 837.776 1685.78 1685.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.000512 1024 240 2368 30336 2.31101 1.66502 74.7043 90.2832 169.078 169.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1060 3.2e-05 1024 240 3200 489472 66.1629 26.8827 1718.84 837.772 2649.88 2650.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 820 0.001024 4096 260 2816 12352 2.95344 121.741 201.96 326.701 326.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1160 3.2e-05 4096 350 5760 475136 399.21 164.236 11656.7 4962.5 17183.2 17183.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1170 0.000256 2048 470 2752 50944 9.70314 7.0409 283.064 209.758 509.67 509.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 0.000128 1024 60 768 153408 6.83008 102.897 209.592 319.362 319.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000512 512 600 384 29184 1.51584 0.832256 6.91472 27.23 36.625 36.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 0.000512 2048 130 256 37696 3.58627 14.9868 105.016 123.642 123.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1620 0.001024 4096 70 128 18752 2.71526 5.70816 104.823 113.291 113.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 6.4e-05 2048 330 1152 235520 55.4498 28.2748 493.791 838.66 1416.34 1416.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 0.000512 1024 240 2368 30208 2.31789 1.67446 48.1284 90.7585 142.981 143.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1060 3.2e-05 1024 240 3200 487424 66.1201 26.8245 1101.39 835.907 2030.46 2030.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 820 0.001024 4096 260 2816 12288 2.93875 78.1362 201.861 282.981 283.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1160 3.2e-05 4096 350 5760 475136 399.136 164.003 7522.02 4964.63 13050.3 13050.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1170 0.000256 2048 470 2752 50688 9.69312 7.01162 195.06 209.308 421.175 421.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 0.000128 1024 60 768 153344 6.83184 66.4288 209.754 283.058 283.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000512 512 600 384 29184 1.51949 0.833376 5.08918 27.1252 34.6966 34.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 0.000512 2048 130 256 37632 3.58819 12.841 104.886 121.369 121.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1620 0.001024 4096 70 128 18720 2.7177 4.71654 104.787 112.264 112.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 6.4e-05 2048 330 1152 235008 55.5275 28.2867 943.55 837.079 1864.61 1864.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 0.000512 1024 240 2368 29952 2.31466 1.66141 39.902 90.0931 134.077 134.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1060 3.2e-05 1024 240 3200 485376 65.858 26.7255 910.907 832.872 1836.59 1836.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 820 0.001024 4096 260 2816 12288 2.94598 64.4054 201.991 269.388 269.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 3.2e-05 4096 350 5760 473088 400.883 164.561 6179.9 4964.58 11710.4 11710.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1170 0.000256 2048 470 2752 50688 9.70125 7.05741 168.659 209.571 395.092 395.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 0.000128 1024 60 768 153312 6.83277 55.2448 209.698 271.819 271.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000512 512 600 384 28416 1.51318 0.816832 4.88861 26.6073 33.9518 34.0648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1880 0.000512 2048 130 256 37632 3.58691 11.3521 104.979 119.968 120.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1620 0.001024 4096 70 128 18688 2.71517 4.59885 104.788 112.143 112.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 6.4e-05 2048 330 1152 233472 55.6929 28.2481 947.525 835.804 1867.44 1867.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1040 0.000512 1024 240 2368 30208 2.31968 1.67325 35.1301 90.7408 129.965 130.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1060 3.2e-05 1024 240 3200 483328 66.5836 26.8258 780.034 835.666 1709.33 1709.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 820 0.001024 4096 260 2816 12160 2.93299 55.3533 200.432 258.762 258.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 3.2e-05 4096 350 5760 475136 399.732 164.065 5381.73 4960.73 10906.7 10907.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1170 0.000256 2048 470 2752 50688 9.68928 7.03693 149.183 209.316 375.328 375.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 0.000128 1024 60 768 153216 6.83683 47.4839 209.591 263.955 264.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.000512 512 600 384 28672 1.5336 0.833344 9.81702 26.9325 39.2437 39.3544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 0.000512 2048 130 256 37720 3.59424 30.0161 105.012 138.675 138.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1620 0.001024 4096 70 128 18800 2.71837 11.2718 104.946 118.979 119.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 6.4e-05 2048 330 1152 236160 55.454 28.3856 1026.46 838.6 1949.07 1949.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.000512 1024 240 2368 30400 2.31382 1.66102 101.614 90.1315 195.823 195.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 3.2e-05 1024 240 3200 488960 66.324 26.9448 2315.29 838.574 3247.36 3247.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 820 0.001024 4096 260 2816 12360 2.95805 163.539 202.107 368.65 368.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 3.2e-05 4096 350 5760 474880 400.926 164.776 15561.4 4969.25 21096.9 21097.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1170 0.000256 2048 470 2752 51040 9.74934 7.0657 385.235 209.906 612.058 612.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 0.000128 1024 60 768 153400 6.83594 139.483 209.795 356.156 356.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000512 512 600 384 28800 1.52637 0.828096 8.4064 26.1699 37.058 37.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 0.000512 2048 130 256 37680 3.5903 18.621 104.93 127.194 127.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1620 0.001024 4096 70 128 18720 2.70614 6.94323 104.644 114.337 114.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 6.4e-05 2048 330 1152 235520 55.5051 28.3281 626.125 837.977 1548.1 1548.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.000512 1024 240 2368 30080 2.3081 1.64678 61.9697 89.9282 155.954 156.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 3.2e-05 1024 240 3200 486400 66.5603 26.9269 1411.02 837.894 2342.62 2342.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 820 0.001024 4096 260 2816 12320 2.94605 99.738 202.018 304.747 304.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 3.2e-05 4096 350 5760 474880 400.259 164.625 9472.6 4959.59 14997.6 14998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1170 0.000256 2048 470 2752 50560 9.66458 7.13936 254.024 208.912 479.842 479.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 0.000128 1024 60 768 153360 6.8257 85.5339 209.616 302.023 302.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000512 512 600 384 28160 1.51658 0.817312 6.5769 26.5802 35.6193 35.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 0.000512 2048 130 256 37560 3.57114 15.6986 104.696 124.019 124.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1620 0.001024 4096 70 128 18720 2.72224 6.12186 104.847 113.734 113.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 6.4e-05 2048 330 1152 234240 55.6118 28.3338 515.277 834.553 1433.95 1434.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.000512 1024 240 2368 30240 2.32634 1.66438 51.1456 89.8921 145.127 145.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 3.2e-05 1024 240 3200 483840 66.5892 26.8682 1154.24 834.405 2082.32 2082.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 820 0.001024 4096 260 2816 12240 2.94502 81.357 201.796 286.143 286.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 3.2e-05 4096 350 5760 474240 401.035 164.692 7850.4 4957.47 13374.1 13374.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1170 0.000256 2048 470 2752 50400 9.73216 7.0231 216.703 208.988 442.552 442.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 0.000128 1024 60 768 153240 6.84003 70.2013 209.477 286.561 286.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000512 512 600 384 27840 1.53226 0.821248 5.55046 27.6157 35.6471 35.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 0.000512 2048 130 256 37600 3.59002 13.5833 104.887 122.113 122.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1620 0.001024 4096 70 128 18560 2.70701 5.55421 104.186 112.491 112.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 6.4e-05 2048 330 1152 235520 55.3865 28.3621 444.22 837.948 1366.08 1366.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.000512 1024 240 2368 29440 2.2999 1.6425 43.0125 89.5921 136.647 136.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1060 3.2e-05 1024 240 3200 481280 67.1421 26.878 991.59 837.756 1923.58 1923.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 820 0.001024 4096 260 2816 12160 2.92627 70.7379 201.57 275.277 275.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1160 3.2e-05 4096 350 5760 473600 402.003 164.909 6728.49 4984.73 12280.6 12281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1170 0.000256 2048 470 2752 49920 9.65798 7.04285 193.069 208.213 418.084 418.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 0.000128 1024 60 768 153280 6.83494 60.6771 209.551 277.107 277.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000512 512 600 384 28160 1.5232 0.821248 5.39578 26.628 34.4942 34.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 0.000512 2048 130 256 37400 3.56112 11.8238 104.478 119.915 119.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1620 0.001024 4096 70 128 18600 2.71149 4.7855 104.639 112.177 112.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 6.4e-05 2048 330 1152 233600 55.5701 28.3505 403.825 833.094 1321 1321.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 0.000512 1024 240 2368 29600 2.30976 1.64272 39.6426 89.2364 132.933 133.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1060 3.2e-05 1024 240 3200 473600 66.3788 26.5062 891.85 824.257 1809.21 1809.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 820 0.001024 4096 260 2816 12200 2.95507 64.2621 202.009 269.269 269.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 3.2e-05 4096 350 5760 473600 401.276 165.184 6203.8 4964.16 11734.9 11735.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1170 0.000256 2048 470 2752 50400 9.71171 7.03738 183.206 208.781 408.841 408.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 0.000128 1024 60 768 153200 6.84237 55.4832 209.54 271.909 271.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000512 512 600 384 27200 1.5543 0.82128 4.78928 27.7101 35.001 35.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 0.000512 2048 130 256 37680 3.57795 28.6015 104.92 137.151 137.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1620 0.001024 4096 70 128 18768 2.71315 10.58 104.811 118.147 118.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 6.4e-05 2048 330 1152 235776 55.3344 28.3649 946.204 837.201 1867.27 1867.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.000512 1024 240 2368 30336 2.31693 1.66608 94.0218 90.1579 188.263 188.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 3.2e-05 1024 240 3200 488448 66.2008 26.8983 2153.7 837.181 3084.2 3084.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 0.001024 4096 260 2816 12336 2.94912 150.688 202.018 355.701 355.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 3.2e-05 4096 350 5760 474624 400.122 164.548 14298.7 4964.14 19828 19828.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1170 0.000256 2048 470 2752 50880 9.68867 7.03078 332.536 209.595 558.952 559.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 0.000128 1024 60 768 153408 6.84032 129.329 209.806 346.022 346.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000512 512 600 384 28800 1.52349 0.827264 7.79251 26.8386 37.1062 37.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 0.000512 2048 130 256 37632 3.5824 18.366 104.909 126.91 126.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1620 0.001024 4096 70 128 18720 2.70934 6.65018 104.799 114.202 114.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 6.4e-05 2048 330 1152 235008 55.413 28.352 589.43 837.192 1510.54 1510.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.000512 1024 240 2368 29952 2.3103 1.65942 58.5956 89.0678 151.734 151.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 3.2e-05 1024 240 3200 485376 65.8327 26.7364 1341.52 832.982 2267.28 2267.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 0.001024 4096 260 2816 12288 2.95171 93.8516 202.01 298.855 298.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 3.2e-05 4096 350 5760 473088 400.921 164.542 8934.14 4965.21 14465.3 14465.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1170 0.000256 2048 470 2752 50688 9.68909 7.05501 229.313 209.606 455.764 455.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 0.000128 1024 60 768 153312 6.83827 81.3575 209.705 297.944 298.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000512 512 600 384 28416 1.5144 0.816096 5.32685 26.6044 34.3916 34.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 0.000512 2048 130 256 37584 3.58195 15.2412 104.804 123.679 123.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1620 0.001024 4096 70 128 18576 2.70163 5.48352 104.19 112.419 112.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 6.4e-05 2048 330 1152 235008 55.308 28.3017 485.079 834.496 1403.34 1403.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.000512 1024 240 2368 29952 2.3041 1.64381 47.9905 89.6596 141.699 141.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 3.2e-05 1024 240 3200 479232 66.1445 26.5789 1078.19 828.159 1999.29 1999.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 820 0.001024 4096 260 2816 12240 2.95443 77.695 201.917 282.61 282.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 3.2e-05 4096 350 5760 474624 399.948 164.539 7417.08 4957.42 12939.5 12939.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1170 0.000256 2048 470 2752 50688 9.68435 7.02262 197.569 209.119 423.496 423.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 0.000128 1024 60 768 153216 6.84246 66.2678 209.441 282.593 282.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000512 512 600 384 27648 1.51558 0.80864 4.1496 26.3206 32.9202 33.0322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 0.000512 2048 130 256 37440 3.57302 13.4691 104.549 121.643 121.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1620 0.001024 4096 70 128 18624 2.70861 4.94605 104.704 112.405 112.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 6.4e-05 2048 330 1152 233472 55.3221 28.1924 428.412 832.559 1344.65 1344.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.000512 1024 240 2368 29184 2.31219 1.64659 41.3573 89.1778 134.595 134.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 3.2e-05 1024 240 3200 479232 65.4886 26.4356 951.781 824.094 1868.02 1868.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 820 0.001024 4096 260 2816 12096 2.93216 67.5185 200.35 270.842 270.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1160 3.2e-05 4096 350 5760 473088 401.158 164.47 6528.95 4981.53 12076.6 12077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1170 0.000256 2048 470 2752 49920 9.68493 7.02573 182.588 208.7 408.104 408.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 0.000128 1024 60 768 153216 6.88333 58.3464 209.51 274.782 274.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000512 512 600 384 27648 1.54502 0.825984 3.99245 27.7427 34.2397 34.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 0.000512 2048 130 256 37440 3.56957 12.388 104.702 120.71 120.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1620 0.001024 4096 70 128 18480 2.70125 5.2679 104.209 112.224 112.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 6.4e-05 2048 330 1152 234240 55.4614 28.4224 377.447 834.904 1296.4 1296.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.000512 1024 240 2368 29760 2.30653 1.64141 37.1328 89.4032 130.583 130.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 3.2e-05 1024 240 3200 476160 65.9884 26.4684 837.026 824.379 1754.08 1754.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 820 0.001024 4096 260 2816 12000 2.9265 58.6152 200.097 261.682 261.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 3.2e-05 4096 350 5760 472320 399.669 164.313 5761.35 4947.64 11273.5 11274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1170 0.000256 2048 470 2752 49920 9.73728 7.04512 166.35 209.323 392.561 392.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 0.000128 1024 60 768 153120 6.83702 51.826 211.566 270.271 270.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000512 512 600 384 26880 1.5609 0.823968 4.36246 26.6468 33.5184 33.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 0.000512 2048 130 256 37688 3.58755 26.1724 104.881 134.694 134.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1620 0.001024 4096 70 128 18760 2.71536 9.85242 104.731 117.342 117.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 6.4e-05 2048 330 1152 235648 55.487 28.332 888.825 836.581 1809.38 1809.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.000512 1024 240 2368 30464 2.32301 1.6655 87.8103 90.1227 182.023 182.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 3.2e-05 1024 240 3200 487424 66.4459 27.1912 1998.17 836.536 2928.56 2928.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 0.001024 4096 260 2816 12320 2.94714 141.948 201.888 346.827 346.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 3.2e-05 4096 350 5760 474880 400.52 164.701 13485 4960.67 19011.3 19011.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1170 0.000256 2048 470 2752 50848 9.72266 7.0408 312.75 209.462 539.076 539.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 0.000128 1024 60 768 153384 6.8351 120.97 209.621 337.47 337.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000512 512 600 384 29120 1.52986 0.831904 7.46941 27.085 37.0449 37.1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 0.000512 2048 130 256 37632 3.58915 17.1766 104.958 125.778 125.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1620 0.001024 4096 70 128 18704 2.71238 6.21942 104.811 113.785 113.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 6.4e-05 2048 330 1152 234752 55.5197 28.4923 564.191 837.318 1485.68 1485.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.000512 1024 240 2368 30016 2.2967 1.64723 55.4143 89.7577 149.216 149.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 3.2e-05 1024 240 3200 487424 66.3285 27.145 1267.61 837.189 2198.49 2198.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 0.001024 4096 260 2816 12208 2.92672 89.5161 201.675 294.161 294.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 3.2e-05 4096 350 5760 473088 401.45 164.74 8572.39 4965.99 14105.1 14105.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1170 0.000256 2048 470 2752 50624 9.71171 7.03827 197.897 212.034 426.781 426.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 0.000128 1024 60 768 153328 6.8361 76.6733 209.766 293.32 293.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000512 512 600 384 28672 1.51898 0.82096 4.92067 26.7036 34.0904 34.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 0.000512 2048 130 256 37464 3.56886 15.1225 104.643 123.386 123.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1620 0.001024 4096 70 128 18648 2.71565 6.2119 104.798 113.768 113.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 6.4e-05 2048 330 1152 233856 55.8402 28.4178 476.308 837.455 1398.18 1398.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.000512 1024 240 2368 29568 2.304 1.63075 46.4416 89.4094 139.887 139.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 3.2e-05 1024 240 3200 483840 66.8871 26.9272 1067.74 837.17 1998.94 1999.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 0.001024 4096 260 2816 12096 2.92243 74.9567 200.314 278.237 278.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 3.2e-05 4096 350 5760 473088 402.432 165.054 7258.94 4967.08 12794 12794.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1170 0.000256 2048 470 2752 50400 9.76349 7.11302 167.716 209.798 394.492 394.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 0.000128 1024 60 768 153216 6.84237 65.0367 209.676 281.6 281.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000512 512 600 384 26880 1.52314 0.79872 4.29334 27.1932 33.9353 34.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 0.000512 2048 130 256 37408 3.56624 12.6738 104.645 120.937 120.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1620 0.001024 4096 70 128 18592 2.71565 5.42643 104.798 112.983 113.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 6.4e-05 2048 330 1152 232960 55.7314 28.3279 416.857 837.503 1338.58 1338.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.000512 1024 240 2368 29568 2.31197 1.65085 40.5908 89.7839 134.44 134.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 3.2e-05 1024 240 3200 473088 66.5698 26.5192 916.33 827.619 1837.27 1837.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 0.001024 4096 260 2816 12096 2.92541 64.0256 201.665 268.663 268.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 3.2e-05 4096 350 5760 473088 400.055 164.733 6355.71 4967.32 11888.3 11888.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1170 0.000256 2048 470 2752 49280 9.62918 6.94771 166.641 207.596 390.919 391.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 0.000128 1024 60 768 153216 6.83418 57.0827 209.75 273.709 273.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000512 512 600 384 26880 1.51744 0.800224 3.61491 26.1771 32.234 32.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 0.000512 2048 130 256 37240 3.55994 11.3345 104.269 119.216 119.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1620 0.001024 4096 70 128 18480 2.70746 4.04022 104.422 111.212 111.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 6.4e-05 2048 330 1152 232960 55.3409 28.1785 373.325 829.876 1286.88 1287.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.000512 1024 240 2368 29120 2.30854 1.62387 35.7882 88.7809 128.603 128.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 3.2e-05 1024 240 3200 465920 66.4916 26.3143 803.686 817.501 1714.21 1714.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 820 0.001024 4096 260 2816 12040 2.93683 56.732 201.588 261.301 261.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 3.2e-05 4096 350 5760 470400 403.898 165.601 5620 4978.83 11168.8 11169.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1170 0.000256 2048 470 2752 49280 9.73085 6.99104 150.761 208.141 375.728 375.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 0.000128 1024 60 768 153160 6.83216 50.7679 209.593 267.238 267.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000512 512 600 384 26880 1.55174 0.815104 3.48688 26.4994 32.4768 32.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 0.000512 2048 130 256 37696 3.59014 26.7248 104.926 135.294 135.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1620 0.001024 4096 70 128 18752 2.70746 9.93027 104.732 117.41 117.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 6.4e-05 2048 330 1152 235520 55.4313 28.3938 875.565 837.99 1797.54 1797.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.000512 1024 240 2368 30208 2.31501 1.67238 84.2899 89.1158 177.491 177.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 3.2e-05 1024 240 3200 487424 66.1168 26.8291 1923.93 835.189 2852.29 2852.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 0.001024 4096 260 2816 12288 2.94435 138.738 201.773 343.502 343.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 3.2e-05 4096 350 5760 475136 399.132 163.986 13227.6 4961.14 18752.4 18752.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1170 0.000256 2048 470 2752 50688 9.66291 7.02803 304.392 209.118 530.302 530.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 0.000128 1024 60 768 153344 7.23149 119.595 209.579 336.448 336.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000512 512 600 384 29184 1.51728 0.827392 7.62701 26.9108 37.009 37.1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 0.000512 2048 130 256 37632 3.5905 18.5572 104.929 127.129 127.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1620 0.001024 4096 70 128 18688 2.71334 7.40867 104.738 114.901 114.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 6.4e-05 2048 330 1152 233472 55.5004 28.4201 585.979 835.421 1505.48 1505.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.000512 1024 240 2368 30208 2.32298 1.66704 55.4408 90.1388 149.668 149.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 3.2e-05 1024 240 3200 483328 66.5712 26.8249 1234.88 835.276 2163.76 2163.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 0.001024 4096 260 2816 12160 2.92454 91.7074 200.37 295.046 295.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 3.2e-05 4096 350 5760 475136 399.513 164.067 8873.81 4958.21 14396.1 14396.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1170 0.000256 2048 470 2752 50688 9.68608 7.02877 203.839 209.29 429.944 430.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 0.000128 1024 60 768 153216 6.83808 79.8844 209.495 296.261 296.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000512 512 600 384 28672 1.53757 0.831488 5.17699 27.969 35.6432 35.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 0.000512 2048 130 256 37440 3.5713 15.6959 104.565 123.885 123.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1620 0.001024 4096 70 128 18624 2.70998 5.56515 104.719 113.039 113.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 6.4e-05 2048 330 1152 233472 55.3396 28.1554 485.441 832.712 1401.8 1401.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.000512 1024 240 2368 29184 2.3088 1.64045 44.2311 89.3062 137.588 137.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 3.2e-05 1024 240 3200 479232 65.521 26.4307 1009.49 824.216 1925.87 1926.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 0.001024 4096 260 2816 12096 2.92854 73.9674 200.364 277.303 277.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 3.2e-05 4096 350 5760 473088 401.142 164.46 7332.7 4963.05 12861.8 12862.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1170 0.000256 2048 470 2752 49920 9.69219 7.00086 167.107 208.735 392.64 392.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 0.000128 1024 60 768 153216 6.83395 66.1094 209.549 282.536 282.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000512 512 600 384 27648 1.53904 0.81776 4.51168 26.6539 33.6498 33.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 0.000512 2048 130 256 37376 3.56832 14.2446 105.589 123.454 123.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1620 0.001024 4096 70 128 18432 2.70333 6.53741 105.051 114.335 114.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 6.4e-05 2048 330 1152 233472 55.5105 28.2727 447.373 843.816 1375.13 1375.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.000512 1024 240 2368 28672 2.2896 1.61456 39.2522 89.3123 132.569 132.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 3.2e-05 1024 240 3200 475136 67.9138 26.8268 895.105 843.498 1833.56 1833.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 0.001024 4096 260 2816 12032 2.93085 67.7786 202.412 273.164 273.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 3.2e-05 4096 350 5760 471040 403.373 164.674 6665.67 5023.98 12258.2 12258.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1170 0.000256 2048 470 2752 50176 9.7209 7.03283 152.878 211.584 381.318 381.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 0.000128 1024 60 768 153088 6.95466 60.7679 211.513 279.277 279.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000512 512 600 384 26624 1.49091 0.781248 4.05037 26.9286 33.3761 33.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 0.000512 2048 130 256 37440 3.5881 12.9972 104.993 121.632 121.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1620 0.001024 4096 70 128 18240 2.6792 5.27274 103.424 111.422 111.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 6.4e-05 2048 330 1152 230400 55.0426 27.9596 405.911 825.441 1314.51 1314.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.000512 1024 240 2368 29440 2.31261 1.6463 37.5703 88.7441 130.374 130.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 3.2e-05 1024 240 3200 471040 66.4703 26.4393 817.654 825.039 1735.82 1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 820 0.001024 4096 260 2816 11840 2.90602 60.8228 199.757 263.53 263.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 3.2e-05 4096 350 5760 471040 406.09 166.035 6148.3 5007.43 11728.3 11728.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1170 0.000256 2048 470 2752 48640 9.64275 6.94995 157.938 207.17 381.799 381.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 0.000128 1024 60 768 152960 6.82787 55.8954 211.857 274.622 274.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000512 512 600 384 28160 1.536 0.825344 4.03766 26.7142 33.2396 33.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 0.000512 2048 130 256 37248 3.56742 12.8346 104.668 121.121 121.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1620 0.001024 4096 70 128 18432 2.71466 5.95162 104.825 113.534 113.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 6.4e-05 2048 330 1152 227328 55.507 28.0016 380.082 825.781 1289.54 1289.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.000512 1024 240 2368 29184 2.32883 1.65242 34.3553 88.8402 127.276 127.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 3.2e-05 1024 240 3200 466944 67.2549 26.4422 745.985 825.298 1665.2 1665.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 820 0.001024 4096 260 2816 11904 2.92675 59.4675 200.454 262.894 262.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 3.2e-05 4096 350 5760 466944 403.081 165.482 5733.18 5006.67 11308.9 11309.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1170 0.000256 2048 470 2752 49152 9.63357 6.97549 149.56 207.333 373.603 373.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 0.000128 1024 60 768 152832 6.83024 52.8716 209.497 269.245 269.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000512 512 600 384 24576 1.54234 0.785536 3.37197 25.7415 31.5672 31.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1880 0.000512 2048 130 256 37744 3.58534 35.7619 104.987 144.388 144.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1620 0.001024 4096 70 128 18816 2.71597 14.5223 104.878 122.16 122.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 6.4e-05 2048 330 1152 235520 55.6464 28.3216 1235.56 838.288 2157.99 2158.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1040 0.000512 1024 240 2432 28800 2.34883 1.6687 72.5206 91.5909 168.24 168.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1060 3.2e-05 1024 240 3200 440320 73.4472 26.9092 1550.9 838.296 2489.77 2489.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 820 0.001024 4096 260 2816 12384 2.95347 122.055 202.09 327.144 327.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 3.2e-05 4096 350 5760 472832 405.188 165.421 12619.5 4987.02 18177.6 18178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1170 0.000256 2048 470 2816 50816 9.71958 7.04355 286.759 209.712 513.339 513.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1690 0.000128 1024 60 768 153440 6.8431 101.951 209.754 318.59 318.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1650 0.000512 512 600 384 27776 1.55546 0.830656 9.6087 28.2205 40.344 40.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 0.000512 2048 130 256 37728 3.58666 25.342 104.922 133.904 133.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1620 0.001024 4096 70 128 18784 2.7136 9.60093 104.723 117.081 117.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 6.4e-05 2048 330 1152 235520 55.3644 28.3082 868.415 837.799 1790.05 1790.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 0.000512 1024 240 2432 28672 2.33965 1.66272 82.5031 90.2744 176.881 176.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1060 3.2e-05 1024 240 3200 440320 73.2953 26.8804 1760.83 837.79 2699.01 2699.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 820 0.001024 4096 260 2816 12352 2.94502 135.711 201.937 340.637 340.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1160 3.2e-05 4096 350 5760 472576 403.741 165.179 12858.8 4982.65 18410.8 18411.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1170 0.000256 2048 470 2816 50816 9.70854 7.05536 319.267 209.742 545.876 545.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 0.000128 1024 60 768 153408 6.83696 116.052 209.599 332.532 332.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.000512 512 600 384 27648 1.55997 0.831392 7.41066 27.9399 37.8687 37.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 0.000512 2048 130 256 37696 3.59014 17.3171 105 125.956 126.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1620 0.001024 4096 70 128 18752 2.71107 6.83229 104.809 114.398 114.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 6.4e-05 2048 330 1152 235520 55.4418 28.3001 561.072 838.55 1483.53 1483.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 0.000512 1024 240 2432 28672 2.34611 1.67117 53.7455 90.3437 148.202 148.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1060 3.2e-05 1024 240 3200 438272 73.3185 26.8188 1137.33 835.744 2073.43 2073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 820 0.001024 4096 260 2816 12288 2.94093 87.6938 201.848 292.525 292.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1160 3.2e-05 4096 350 5760 472064 404.534 165.162 8357.6 4999.14 13926.9 13927.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1170 0.000256 2048 470 2816 50432 9.70134 7.01699 221.179 209.196 447.195 447.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 0.000128 1024 60 768 153344 6.82774 75.4071 209.723 292.001 292.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.000512 512 600 384 27648 1.55757 0.830304 5.51238 27.9871 36.0138 36.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 0.000512 2048 130 256 37632 3.57776 14.2771 105.847 123.754 123.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1620 0.001024 4096 70 128 18720 2.71386 5.03194 105.745 113.534 113.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 6.4e-05 2048 330 1152 235008 55.4098 28.269 457.68 844.781 1386.29 1386.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1040 0.000512 1024 240 2432 28416 2.33949 1.66298 43.5703 89.4994 137.168 137.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1060 3.2e-05 1024 240 3200 436224 73.0468 26.72 919.918 840.513 1860.41 1860.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 820 0.001024 4096 260 2816 12288 2.95606 71.8095 203.961 278.77 278.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1160 3.2e-05 4096 350 5760 471552 403.29 165.015 6838.58 5026.76 12434.1 12434.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1170 0.000256 2048 470 2816 50688 9.70426 7.06362 187.925 211.501 416.295 416.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 0.000128 1024 60 768 153312 6.82762 60.9853 211.604 279.459 279.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.000512 512 600 384 26880 1.55584 0.818112 4.87075 26.8424 34.2146 34.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 0.000512 2048 130 256 37632 3.59219 12.7078 104.928 121.281 121.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1620 0.001024 4096 70 128 18688 2.7135 6.00266 104.742 113.504 113.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 6.4e-05 2048 330 1152 233472 55.5143 28.3156 409.159 835.413 1328.56 1328.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1040 0.000512 1024 240 2432 28672 2.35504 1.66906 38.9288 89.1157 132.168 132.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1060 3.2e-05 1024 240 3200 434176 73.9753 26.8284 819.895 835.267 1756.18 1756.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 820 0.001024 4096 260 2816 12160 2.93117 63.2259 200.376 266.578 266.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1160 3.2e-05 4096 350 5760 471040 407.023 165.561 6118.91 5023.46 11715.4 11715.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1170 0.000256 2048 470 2816 50176 9.7321 7.02387 171.394 209.307 397.562 397.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 0.000128 1024 60 768 153216 6.82906 54.658 209.496 271.029 271.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.000512 512 600 384 27648 1.56595 0.832928 4.52608 27.9696 35.022 35.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1880 0.000512 2048 130 256 37600 3.59021 11.1964 105.011 119.849 119.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1620 0.001024 4096 70 128 18560 2.70723 4.58384 104.306 111.638 111.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 6.4e-05 2048 330 1152 235520 55.4999 28.3031 981.58 838.914 1904.46 1904.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1040 0.000512 1024 240 2432 28160 2.32374 1.64422 35.8789 89.7621 129.708 129.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1060 3.2e-05 1024 240 3200 440320 73.2929 26.892 763.54 838.741 1702.69 1702.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 820 0.001024 4096 260 2816 12160 2.93677 58.6323 201.679 263.291 263.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1160 3.2e-05 4096 350 5760 471040 405.979 165.872 5604.5 5017.39 11194.2 11194.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1170 0.000256 2048 470 2816 49920 9.6688 6.97549 158.351 208.447 383.541 383.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 0.000128 1024 60 768 153280 6.83386 50.3527 209.797 267.026 267.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.000512 512 600 384 26880 1.55446 0.819392 4.76134 27.7072 34.9713 35.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 0.000512 2048 130 256 37440 3.56762 10.7639 104.568 118.954 119.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1620 0.001024 4096 70 128 18624 2.7177 5.04749 104.723 112.531 112.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 6.4e-05 2048 330 1152 233472 55.4292 28.2894 960.103 832.73 1876.71 1876.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1040 0.000512 1024 240 2432 27648 2.33971 1.64144 32.6302 89.7058 126.419 126.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1060 3.2e-05 1024 240 3200 430080 72.7099 26.4335 692.06 824.263 1615.68 1615.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 820 0.001024 4096 260 2816 12096 2.92816 53.8132 200.361 257.147 257.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 3.2e-05 4096 350 5760 470016 406.517 165.649 5185.26 4996.5 10754.4 10754.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1170 0.000256 2048 470 2816 49920 9.68947 6.99802 151.408 208.744 376.941 377.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1690 0.000128 1024 60 768 153216 6.8321 46.3788 209.552 262.807 262.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.000512 512 600 384 26112 1.57517 0.8192 4.28758 26.6509 33.461 33.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 0.000512 2048 130 256 37408 3.57414 9.90413 104.659 118.189 118.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1620 0.001024 4096 70 128 18592 2.71517 5.57107 104.808 113.138 113.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 6.4e-05 2048 330 1152 232960 55.8083 28.4166 954.167 837.62 1876.18 1876.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1040 0.000512 1024 240 2432 27776 2.34835 1.65094 30.7557 89.2629 124.118 124.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1060 3.2e-05 1024 240 3200 430080 73.0517 26.5136 650.724 827.73 1578.24 1578.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 820 0.001024 4096 260 2816 12096 2.93142 50.9266 201.671 255.574 255.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 3.2e-05 4096 350 5760 469504 405.707 165.989 4853.77 5016.49 10442.4 10442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1170 0.000256 2048 470 2816 49280 9.63526 6.95488 142.488 207.622 366.806 366.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1690 0.000128 1024 60 768 153216 6.83088 43.5876 209.771 260.234 260.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 0.000512 512 600 384 25088 1.55686 0.802784 4.11312 26.1798 32.7845 32.8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1880 0.000512 2048 130 256 37376 3.56784 10.614 104.547 118.785 118.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1620 0.001024 4096 70 128 18432 2.70128 6.02931 104.017 112.792 112.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 6.4e-05 2048 330 1152 233472 55.6204 28.3361 980.583 835.466 1900.17 1900.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1040 0.000512 1024 240 2432 27648 2.31011 1.61853 29.9229 89.2159 123.171 123.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1060 3.2e-05 1024 240 3200 425984 75.2656 26.8262 611.469 835.153 1548.93 1549.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 820 0.001024 4096 260 2816 12032 2.92454 48.7804 200.348 252.095 252.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1160 3.2e-05 4096 350 5760 466944 409.772 166.138 4602.26 5015.48 10194.1 10194.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1170 0.000256 2048 470 2816 50176 9.7295 7.03488 140.683 209.563 367.114 367.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1690 0.000128 1024 60 768 153088 6.8343 41.2732 209.419 257.569 257.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 0.000512 512 600 384 24576 1.53712 0.778528 8.96166 25.6284 37.0311 37.1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1880 0.000512 2048 130 300 37184 3.56762 43.0308 104.665 151.317 151.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1620 0.001024 4096 70 120 18592 2.71133 13.2733 104.588 120.615 120.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1130 6.4e-05 2048 330 1140 236544 55.3736 28.2811 1124.18 837.717 2045.72 2045.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1040 0.000512 1024 240 2340 29568 2.31363 1.65283 28.9765 91.557 124.604 124.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1060 3.2e-05 1024 240 3180 473088 66.5847 26.5219 645.253 827.823 1566.4 1566.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 820 0.001024 4096 260 2760 12096 2.91229 45.8834 199.872 248.709 248.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 3.2e-05 4096 350 5760 473088 400.683 164.742 6282.42 4990.25 11838.6 11839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1170 0.000256 2048 470 2760 51072 9.58118 6.97613 133.472 207.644 357.773 357.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1690 0.000128 1024 60 780 152992 6.84214 40.6959 209.547 257.128 257.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1650 0.000512 512 600 360 26880 1.5135 0.80016 8.94246 27.1983 38.5802 38.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1880 0.000512 2048 130 256 37408 3.56966 36.0694 104.573 144.263 144.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1620 0.001024 4096 70 128 18592 2.71139 13.9448 104.726 121.426 121.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1130 6.4e-05 2048 330 1152 232960 55.912 28.2786 1077.51 836.925 1998.79 1998.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1040 0.000512 1024 240 2368 29568 2.31619 1.64954 28.7033 91.4595 124.236 124.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1060 3.2e-05 1024 240 3200 473088 66.5902 26.5155 634.713 827.071 1555.11 1555.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 820 0.001024 4096 260 2816 12096 2.93616 45.2772 201.581 249.837 249.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 3.2e-05 4096 350 5760 473088 400.332 164.723 5061.24 4984.42 10611.2 10611.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1170 0.000256 2048 470 2752 49280 9.62278 6.95658 127.634 221.152 365.469 365.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1690 0.000128 1024 60 768 153216 6.83008 39.3768 209.596 255.846 255.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 0.000512 512 600 384 26880 1.51357 0.802592 9.27235 27.2094 38.9264 39.0357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1880 0.000512 2048 130 300 37240 3.58726 43.4084 104.836 151.885 151.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1620 0.001024 4096 70 150 18200 2.68698 16.3226 103.522 122.574 122.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1130 6.4e-05 2048 330 1100 232960 55.534 28.0694 1091.53 829.646 2004.95 2005.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1040 0.000512 1024 240 2350 29120 2.30819 1.62278 28.7266 90.2083 122.972 123.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1060 3.2e-05 1024 240 3150 465920 66.4645 26.3497 633.008 817.296 1543.33 1543.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 820 0.001024 4096 260 2800 12040 2.92659 46.6596 200.298 249.926 249.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 3.2e-05 4096 350 5750 474880 397.511 163.941 6412.88 4943.04 11917.9 11918.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1170 0.000256 2048 470 2750 49280 9.74086 6.98813 131.196 208.147 356.176 356.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1690 0.000128 1024 60 800 152880 6.84669 42.2358 209.32 258.448 258.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 0.000512 512 600 350 26880 1.54464 0.819424 8.75478 27.5462 38.7952 38.9047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1880 0.000512 2048 130 288 37240 3.57226 41.4803 104.802 149.907 149.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1620 0.001024 4096 70 144 18480 2.7136 15.8086 104.974 123.539 123.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1130 6.4e-05 2048 330 1104 232960 55.5635 28.0779 1108.12 830.644 2022.57 2022.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1040 0.000512 1024 240 2352 29120 2.30806 1.62339 28.3608 90.0304 122.432 122.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1060 3.2e-05 1024 240 3168 483840 63.7472 26.3137 658.752 818.356 1567.39 1567.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 820 0.001024 4096 260 2784 12040 2.92394 45.8854 200.193 249.047 249.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 3.2e-05 4096 350 5760 474880 397.56 163.962 6348.96 4949.84 11871 11871.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1170 0.000256 2048 470 2736 50400 9.70176 6.98992 132.428 208.425 357.65 357.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1690 0.000128 1024 60 768 153160 6.85261 40.5217 209.793 257.212 257.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1650 0.000512 512 600 384 26880 1.5409 0.814656 9.39866 25.9117 37.7962 37.9063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1880 0.000512 2048 130 256 37632 3.5897 36.2311 104.93 144.802 144.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1620 0.001024 4096 70 128 18688 2.71565 13.8383 104.739 121.335 121.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 6.4e-05 2048 330 1120 237568 55.1527 28.2931 1098.56 835.409 2017.58 2017.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1040 0.000512 1024 240 2368 30208 2.32528 1.67123 33.6856 91.8614 129.65 129.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1060 3.2e-05 1024 240 3168 483328 66.6261 26.8214 751.013 835.264 1679.95 1680.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 820 0.001024 4096 260 2784 12288 2.94317 53.3893 201.672 258.05 258.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 3.2e-05 4096 350 5728 479232 394.342 163.095 6960.47 4927.47 12445.9 12446.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1170 0.000256 2048 470 2752 52736 9.6335 7.0239 149.356 209.214 375.33 375.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1690 0.000128 1024 60 768 153216 6.83418 45.8424 209.494 262.215 262.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1650 0.000512 512 600 352 30720 1.48346 0.833536 9.48125 28.127 40.0537 40.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1880 0.000512 2048 130 256 36960 3.5448 16.3822 104.151 124.131 124.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1620 0.001024 4096 70 128 18240 2.70358 20.3653 104.308 127.419 127.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 6.4e-05 2048 330 1120 230400 55.0192 27.9061 1359.31 826.042 2268.44 2268.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1040 0.000512 1024 240 2368 28800 2.33603 1.6608 48.8558 88.0288 140.981 141.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1060 3.2e-05 1024 240 3168 460800 68.2323 26.4868 1083.4 825.428 2003.76 2003.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 820 0.001024 4096 260 2784 12000 2.95101 78.6493 202.099 283.743 283.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 3.2e-05 4096 350 5728 476160 394.804 162.959 8661.24 4929.66 14149.2 14149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1170 0.000256 2048 470 2752 49920 9.60512 6.95501 212.955 207.693 437.317 437.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1690 0.000128 1024 60 768 152640 6.83267 69.6176 209.369 285.863 285.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 0.000512 512 600 352 26880 1.56464 0.82928 11.9985 26.8274 41.35 41.4578
