
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030331    0.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.020254    0.043584    0.208550    0.238881 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.043584    0.000017    0.238898 v _214_/A (sg13g2_xnor2_1)
     1    0.002235    0.029855    0.063037    0.301936 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029855    0.000006    0.301941 v _300_/D (sg13g2_dfrbpq_2)
                                              0.301941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030331    0.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.280331   clock uncertainty
                                  0.000000    0.280331   clock reconvergence pessimism
                                 -0.031105    0.249226   library hold time
                                              0.249226   data required time
---------------------------------------------------------------------------------------------
                                              0.249226   data required time
                                             -0.301941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.052715   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030341    0.030341 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030341 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003622    0.022049    0.176318    0.206659 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022049    0.000001    0.206660 v fanout73/A (sg13g2_buf_4)
     7    0.032660    0.038301    0.085994    0.292654 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038301    0.000040    0.292694 v _192_/A (sg13g2_xnor2_1)
     1    0.001757    0.027685    0.058984    0.351678 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027685    0.000002    0.351679 v _294_/D (sg13g2_dfrbpq_1)
                                              0.351679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280313   clock uncertainty
                                  0.000000    0.280313   clock reconvergence pessimism
                                 -0.030364    0.249949   library hold time
                                              0.249949   data required time
---------------------------------------------------------------------------------------------
                                              0.249949   data required time
                                             -0.351679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.101730   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030341    0.030341 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030341 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003936    0.028429    0.180487    0.210828 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028429    0.000001    0.210830 ^ fanout73/A (sg13g2_buf_4)
     7    0.034055    0.049114    0.103091    0.313920 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.049114    0.000018    0.313938 ^ _128_/A (sg13g2_inv_2)
     5    0.019709    0.040444    0.050683    0.364621 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040444    0.000020    0.364642 v _293_/D (sg13g2_dfrbpq_1)
                                              0.364642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030341    0.030341 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030341 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280341   clock uncertainty
                                  0.000000    0.280341   clock reconvergence pessimism
                                 -0.034416    0.245925   library hold time
                                              0.245925   data required time
---------------------------------------------------------------------------------------------
                                              0.245925   data required time
                                             -0.364642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.118716   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006509    0.030319    0.183390    0.213615 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030319    0.000007    0.213622 v fanout52/A (sg13g2_buf_4)
     8    0.036806    0.041597    0.092848    0.306469 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.041597    0.000190    0.306659 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004198    0.047725    0.097794    0.404454 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047725    0.000016    0.404470 ^ _219_/A (sg13g2_inv_1)
     1    0.001950    0.018601    0.029905    0.434375 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018601    0.000003    0.434378 v _301_/D (sg13g2_dfrbpq_1)
                                              0.434378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280225   clock uncertainty
                                  0.000000    0.280225   clock reconvergence pessimism
                                 -0.027479    0.252746   library hold time
                                              0.252746   data required time
---------------------------------------------------------------------------------------------
                                              0.252746   data required time
                                             -0.434378   data arrival time
---------------------------------------------------------------------------------------------
                                              0.181632   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006509    0.030319    0.183390    0.213615 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030319    0.000007    0.213622 v fanout52/A (sg13g2_buf_4)
     8    0.036806    0.041597    0.092848    0.306469 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.041597    0.000034    0.306503 v _210_/A (sg13g2_xnor2_1)
     1    0.005526    0.046920    0.076639    0.383143 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046920    0.000009    0.383151 v _211_/B (sg13g2_xnor2_1)
     1    0.001836    0.027413    0.054793    0.437945 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027413    0.000002    0.437947 v _299_/D (sg13g2_dfrbpq_1)
                                              0.437947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280067   clock uncertainty
                                  0.000000    0.280067   clock reconvergence pessimism
                                 -0.030278    0.249789   library hold time
                                              0.249789   data required time
---------------------------------------------------------------------------------------------
                                              0.249789   data required time
                                             -0.437947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188158   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006509    0.030319    0.183390    0.213615 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030319    0.000007    0.213622 v fanout52/A (sg13g2_buf_4)
     8    0.036806    0.041597    0.092848    0.306469 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.041597    0.000202    0.306671 v _195_/B (sg13g2_xor2_1)
     2    0.008369    0.043220    0.080213    0.386884 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043220    0.000004    0.386888 v _196_/B (sg13g2_xor2_1)
     1    0.002183    0.025648    0.053547    0.440435 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025648    0.000005    0.440441 v _295_/D (sg13g2_dfrbpq_1)
                                              0.440441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029855    0.029855 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029855 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.279855   clock uncertainty
                                  0.000000    0.279855   clock reconvergence pessimism
                                 -0.029718    0.250137   library hold time
                                              0.250137   data required time
---------------------------------------------------------------------------------------------
                                              0.250137   data required time
                                             -0.440441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190304   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006509    0.030319    0.183390    0.213615 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030319    0.000006    0.213621 v fanout53/A (sg13g2_buf_2)
     5    0.020129    0.042690    0.092251    0.305872 v fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.042690    0.000048    0.305920 v _202_/B (sg13g2_xor2_1)
     2    0.009022    0.045109    0.083568    0.389488 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045109    0.000005    0.389493 v _204_/A (sg13g2_xor2_1)
     1    0.001852    0.024655    0.057838    0.447331 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024655    0.000003    0.447333 v _297_/D (sg13g2_dfrbpq_2)
                                              0.447333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.279966   clock uncertainty
                                  0.000000    0.279966   clock reconvergence pessimism
                                 -0.029431    0.250535   library hold time
                                              0.250535   data required time
---------------------------------------------------------------------------------------------
                                              0.250535   data required time
                                             -0.447333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196799   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006509    0.030319    0.183390    0.213615 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030319    0.000007    0.213622 v fanout52/A (sg13g2_buf_4)
     8    0.036806    0.041597    0.092848    0.306469 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.041597    0.000209    0.306678 v _199_/B (sg13g2_xnor2_1)
     2    0.008609    0.064395    0.082782    0.389460 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.064395    0.000004    0.389464 v _200_/B (sg13g2_xor2_1)
     1    0.001767    0.024319    0.059798    0.449262 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024319    0.000002    0.449264 v _296_/D (sg13g2_dfrbpq_1)
                                              0.449264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029885    0.029885 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029885 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.279885   clock uncertainty
                                  0.000000    0.279885   clock reconvergence pessimism
                                 -0.029296    0.250589   library hold time
                                              0.250589   data required time
---------------------------------------------------------------------------------------------
                                              0.250589   data required time
                                             -0.449264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198675   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.006509    0.030319    0.183390    0.213615 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030319    0.000006    0.213621 v fanout53/A (sg13g2_buf_2)
     5    0.020129    0.042690    0.092251    0.305872 v fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.042690    0.000011    0.305883 v _206_/B (sg13g2_xnor2_1)
     2    0.009363    0.068455    0.086515    0.392398 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.068455    0.000005    0.392403 v _208_/A (sg13g2_xor2_1)
     1    0.003475    0.028843    0.073871    0.466274 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.028843    0.000019    0.466293 v _298_/D (sg13g2_dfrbpq_1)
                                              0.466293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280263   clock uncertainty
                                  0.000000    0.280263   clock reconvergence pessimism
                                 -0.030731    0.249531   library hold time
                                              0.249531   data required time
---------------------------------------------------------------------------------------------
                                              0.249531   data required time
                                             -0.466293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216762   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006432    5.006433 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006433 v _290_/A (sg13g2_inv_1)
     1    0.005120    0.029422    0.033259    5.039691 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.029422    0.000000    5.039691 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.039691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280067   clock uncertainty
                                  0.000000    0.280067   clock reconvergence pessimism
                                 -0.099414    0.180654   library removal time
                                              0.180654   data required time
---------------------------------------------------------------------------------------------
                                              0.180654   data required time
                                             -5.039691   data arrival time
---------------------------------------------------------------------------------------------
                                              4.859038   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000194    5.090646 v _289_/A (sg13g2_inv_1)
     1    0.005169    0.032588    0.037959    5.128606 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032588    0.000001    5.128607 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280263   clock uncertainty
                                  0.000000    0.280263   clock reconvergence pessimism
                                 -0.100358    0.179904   library removal time
                                              0.179904   data required time
---------------------------------------------------------------------------------------------
                                              0.179904   data required time
                                             -5.128607   data arrival time
---------------------------------------------------------------------------------------------
                                              4.948702   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000160    5.090613 v _292_/A (sg13g2_inv_1)
     1    0.005194    0.032686    0.038038    5.128651 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.032686    0.000002    5.128653 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030225    0.030225 ^ clk (in)
                                                         clk (net)
                      0.050968    0.000000    0.030225 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280225   clock uncertainty
                                  0.000000    0.280225   clock reconvergence pessimism
                                 -0.100387    0.179838   library removal time
                                              0.179838   data required time
---------------------------------------------------------------------------------------------
                                              0.179838   data required time
                                             -5.128653   data arrival time
---------------------------------------------------------------------------------------------
                                              4.948815   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036526    0.000238    5.090690 v _285_/A (sg13g2_inv_1)
     1    0.005211    0.032752    0.038091    5.128781 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032752    0.000002    5.128783 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030313    0.030313 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030313 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280313   clock uncertainty
                                  0.000000    0.280313   clock reconvergence pessimism
                                 -0.100407    0.179906   library removal time
                                              0.179906   data required time
---------------------------------------------------------------------------------------------
                                              0.179906   data required time
                                             -5.128783   data arrival time
---------------------------------------------------------------------------------------------
                                              4.948877   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000071    5.090524 v _287_/A (sg13g2_inv_1)
     1    0.005180    0.032628    0.037991    5.128515 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032628    0.000002    5.128517 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.128517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029885    0.029885 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029885 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.279885   clock uncertainty
                                  0.000000    0.279885   clock reconvergence pessimism
                                 -0.100371    0.179514   library removal time
                                              0.179514   data required time
---------------------------------------------------------------------------------------------
                                              0.179514   data required time
                                             -5.128517   data arrival time
---------------------------------------------------------------------------------------------
                                              4.949003   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000052    5.090504 v _288_/A (sg13g2_inv_1)
     1    0.005262    0.032945    0.038247    5.128751 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032945    0.000002    5.128753 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.128753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.279966   clock uncertainty
                                  0.000000    0.279966   clock reconvergence pessimism
                                 -0.100398    0.179567   library removal time
                                              0.179567   data required time
---------------------------------------------------------------------------------------------
                                              0.179567   data required time
                                             -5.128753   data arrival time
---------------------------------------------------------------------------------------------
                                              4.949186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036526    0.000246    5.090699 v _291_/A (sg13g2_inv_1)
     1    0.005419    0.033554    0.038737    5.129436 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033554    0.000006    5.129442 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.129442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030331    0.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.280331   clock uncertainty
                                  0.000000    0.280331   clock reconvergence pessimism
                                 -0.100576    0.179755   library removal time
                                              0.179755   data required time
---------------------------------------------------------------------------------------------
                                              0.179755   data required time
                                             -5.129442   data arrival time
---------------------------------------------------------------------------------------------
                                              4.949687   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036525    0.000075    5.090528 v _286_/A (sg13g2_inv_1)
     1    0.005454    0.033686    0.038844    5.129371 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.033686    0.000007    5.129378 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.129378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029855    0.029855 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029855 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.279855   clock uncertainty
                                  0.000000    0.279855   clock reconvergence pessimism
                                 -0.100687    0.179168   library removal time
                                              0.179168   data required time
---------------------------------------------------------------------------------------------
                                              0.179168   data required time
                                             -5.129378   data arrival time
---------------------------------------------------------------------------------------------
                                              4.950210   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.009220    0.021456    0.006431    5.006432 v rst (in)
                                                         rst (net)
                      0.021456    0.000000    5.006432 v fanout74/A (sg13g2_buf_4)
     8    0.030252    0.036525    0.084021    5.090453 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.036526    0.000254    5.090706 v _129_/A (sg13g2_inv_1)
     1    0.005575    0.034155    0.039221    5.129927 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.034155    0.000009    5.129937 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.129937   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030341    0.030341 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030341 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280341   clock uncertainty
                                  0.000000    0.280341   clock reconvergence pessimism
                                 -0.100825    0.179516   library removal time
                                              0.179516   data required time
---------------------------------------------------------------------------------------------
                                              0.179516   data required time
                                             -5.129937   data arrival time
---------------------------------------------------------------------------------------------
                                              4.950421   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030331    0.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.020254    0.043584    0.208550    0.238881 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.043584    0.000165    0.239046 v sign (out)
                                              0.239046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.239046   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989046   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030331    0.030331 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030331 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.020254    0.043584    0.208550    0.238881 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.043584    0.000012    0.238893 v _127_/A (sg13g2_inv_1)
     1    0.011214    0.055956    0.059379    0.298272 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.055957    0.000163    0.298435 ^ signB (out)
                                              0.298435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.298435   data arrival time
---------------------------------------------------------------------------------------------
                                              5.048436   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022295    0.176525    0.206592 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022295    0.000002    0.206595 v fanout57/A (sg13g2_buf_4)
     8    0.031048    0.037123    0.084869    0.291464 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.037129    0.000462    0.291926 v _175_/A (sg13g2_nand2_1)
     1    0.008758    0.046906    0.051668    0.343593 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.046906    0.000073    0.343666 ^ sine_out[26] (out)
                                              0.343666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.343666   data arrival time
---------------------------------------------------------------------------------------------
                                              5.093666   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028759    0.180736    0.210803 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.028759    0.000002    0.210805 ^ fanout57/A (sg13g2_buf_4)
     8    0.031294    0.046525    0.100897    0.311702 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046527    0.000360    0.312063 ^ _167_/A (sg13g2_nor2_1)
     1    0.008549    0.038793    0.054337    0.366400 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.038793    0.000070    0.366470 v sine_out[23] (out)
                                              0.366470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.366470   data arrival time
---------------------------------------------------------------------------------------------
                                              5.116470   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028759    0.180736    0.210803 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.028759    0.000002    0.210805 ^ fanout57/A (sg13g2_buf_4)
     8    0.031294    0.046525    0.100897    0.311702 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046527    0.000333    0.312035 ^ _160_/A (sg13g2_nor2_1)
     1    0.008807    0.037757    0.055011    0.367046 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.037757    0.000079    0.367125 v sine_out[19] (out)
                                              0.367125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.367125   data arrival time
---------------------------------------------------------------------------------------------
                                              5.117125   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022295    0.176525    0.206592 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022295    0.000002    0.206595 v fanout57/A (sg13g2_buf_4)
     8    0.031048    0.037123    0.084869    0.291464 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.037128    0.000432    0.291896 v _274_/B2 (sg13g2_a22oi_1)
     1    0.008690    0.094161    0.092141    0.384037 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.094161    0.000075    0.384111 ^ sine_out[1] (out)
                                              0.384111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.384111   data arrival time
---------------------------------------------------------------------------------------------
                                              5.134111   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000013    0.233265 ^ fanout58/A (sg13g2_buf_4)
     8    0.027694    0.044164    0.113729    0.346994 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044167    0.000385    0.347380 ^ _275_/A (sg13g2_nor2_1)
     1    0.008264    0.035344    0.052600    0.399979 v _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.035344    0.000060    0.400039 v sine_out[3] (out)
                                              0.400039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.400039   data arrival time
---------------------------------------------------------------------------------------------
                                              5.150039   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000018    0.233271 ^ fanout59/A (sg13g2_buf_4)
     6    0.023852    0.040776    0.110682    0.343953 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.040776    0.000123    0.344076 ^ _212_/A (sg13g2_nor2_1)
     2    0.011444    0.046398    0.059299    0.403375 v _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.046398    0.000071    0.403446 v sine_out[2] (out)
                                              0.403446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.403446   data arrival time
---------------------------------------------------------------------------------------------
                                              5.153447   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000017    0.224463 v fanout59/A (sg13g2_buf_4)
     6    0.023687    0.032400    0.089415    0.313878 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.032400    0.000117    0.313995 v _157_/A1 (sg13g2_a21oi_1)
     1    0.008861    0.067930    0.098096    0.412091 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.067930    0.000080    0.412171 ^ sine_out[18] (out)
                                              0.412171   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.412171   data arrival time
---------------------------------------------------------------------------------------------
                                              5.162171   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000502    0.319468 v _139_/A1 (sg13g2_a21oi_1)
     1    0.007730    0.068379    0.093613    0.413081 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.068379    0.000044    0.413126 ^ sine_out[13] (out)
                                              0.413126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.413126   data arrival time
---------------------------------------------------------------------------------------------
                                              5.163126   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000012    0.224458 v fanout58/A (sg13g2_buf_4)
     8    0.027861    0.035334    0.092196    0.316654 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035337    0.000343    0.316998 v _148_/A1 (sg13g2_a21oi_1)
     1    0.008761    0.067491    0.098561    0.415559 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.067491    0.000077    0.415635 ^ sine_out[16] (out)
                                              0.415635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.415635   data arrival time
---------------------------------------------------------------------------------------------
                                              5.165635   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029855    0.029855 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029855 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008476    0.045855    0.193756    0.223612 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045855    0.000018    0.223629 ^ fanout68/A (sg13g2_buf_4)
     8    0.039806    0.055104    0.116981    0.340610 ^ fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.055110    0.000600    0.341210 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.009032    0.065924    0.094359    0.435569 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.065924    0.000081    0.435649 v sine_out[31] (out)
                                              0.435649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.435649   data arrival time
---------------------------------------------------------------------------------------------
                                              5.185649   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013430    0.040719    0.202523    0.232488 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040719    0.000015    0.232503 ^ fanout63/A (sg13g2_buf_4)
     8    0.033431    0.048873    0.109085    0.341588 ^ fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.048878    0.000521    0.342109 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.010332    0.073033    0.097654    0.439763 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.073033    0.000127    0.439890 v sine_out[32] (out)
                                              0.439890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.439890   data arrival time
---------------------------------------------------------------------------------------------
                                              5.189890   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000013    0.233265 ^ fanout58/A (sg13g2_buf_4)
     8    0.027694    0.044164    0.113729    0.346994 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044165    0.000278    0.347272 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.008035    0.040618    0.092740    0.440012 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.040618    0.000054    0.440066 v sine_out[17] (out)
                                              0.440066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.440066   data arrival time
---------------------------------------------------------------------------------------------
                                              5.190066   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000018    0.233271 ^ fanout59/A (sg13g2_buf_4)
     6    0.023852    0.040776    0.110682    0.343953 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.040776    0.000118    0.344071 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.010984    0.074243    0.097326    0.441397 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.074243    0.000151    0.441548 v sine_out[27] (out)
                                              0.441548   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.441548   data arrival time
---------------------------------------------------------------------------------------------
                                              5.191548   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030067    0.030067 ^ clk (in)
                                                         clk (net)
                      0.050964    0.000000    0.030067 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.004022    0.028759    0.180736    0.210803 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.028759    0.000002    0.210805 ^ fanout57/A (sg13g2_buf_4)
     8    0.031294    0.046525    0.100897    0.311702 ^ fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.046528    0.000415    0.312117 ^ _255_/A (sg13g2_nor4_1)
     1    0.003362    0.033579    0.048099    0.360216 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033579    0.000005    0.360220 v _256_/B2 (sg13g2_a22oi_1)
     1    0.008188    0.090314    0.087836    0.448056 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.090314    0.000059    0.448115 ^ sine_out[0] (out)
                                              0.448115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.448115   data arrival time
---------------------------------------------------------------------------------------------
                                              5.198115   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029885    0.029885 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029885 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006943    0.030453    0.184441    0.214326 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030453    0.000016    0.214342 v fanout66/A (sg13g2_buf_4)
     8    0.034627    0.039974    0.091408    0.305750 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.039974    0.000136    0.305886 v _215_/B (sg13g2_nand3_1)
     2    0.006309    0.042498    0.053165    0.359052 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.042498    0.000010    0.359061 ^ _284_/B (sg13g2_and2_1)
     1    0.008899    0.047981    0.104660    0.463721 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.047981    0.000082    0.463803 ^ sine_out[12] (out)
                                              0.463803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.463803   data arrival time
---------------------------------------------------------------------------------------------
                                              5.213803   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030341    0.030341 ^ clk (in)
                                                         clk (net)
                      0.050971    0.000000    0.030341 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003622    0.022049    0.176318    0.206659 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022049    0.000001    0.206660 v fanout73/A (sg13g2_buf_4)
     7    0.032660    0.038301    0.085994    0.292654 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038301    0.000017    0.292671 v _128_/A (sg13g2_inv_2)
     5    0.019945    0.049403    0.052103    0.344774 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049403    0.000018    0.344791 ^ _138_/A (sg13g2_nor2_1)
     2    0.006255    0.035839    0.049493    0.394285 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.035839    0.000005    0.394290 v _279_/B (sg13g2_nor2_1)
     1    0.007458    0.079232    0.079456    0.473746 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.079232    0.000037    0.473783 ^ sine_out[7] (out)
                                              0.473783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.473783   data arrival time
---------------------------------------------------------------------------------------------
                                              5.223783   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000012    0.224458 v fanout58/A (sg13g2_buf_4)
     8    0.027861    0.035334    0.092196    0.316654 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035338    0.000374    0.317029 v _181_/A (sg13g2_and2_2)
     4    0.013685    0.035298    0.095712    0.412741 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.035298    0.000000    0.412742 v _186_/B1 (sg13g2_a21oi_1)
     1    0.009924    0.074728    0.074106    0.486848 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.074728    0.000112    0.486961 ^ sine_out[30] (out)
                                              0.486961   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.486961   data arrival time
---------------------------------------------------------------------------------------------
                                              5.236961   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000012    0.224458 v fanout58/A (sg13g2_buf_4)
     8    0.027861    0.035334    0.092196    0.316654 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035338    0.000374    0.317029 v _181_/A (sg13g2_and2_2)
     4    0.013685    0.035298    0.095712    0.412741 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.035298    0.000002    0.412743 v _184_/B1 (sg13g2_a21oi_1)
     1    0.009934    0.074792    0.074155    0.486898 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.074792    0.000113    0.487011 ^ sine_out[29] (out)
                                              0.487011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.487011   data arrival time
---------------------------------------------------------------------------------------------
                                              5.237011   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000018    0.233271 ^ fanout59/A (sg13g2_buf_4)
     6    0.023852    0.040776    0.110682    0.343953 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.040776    0.000122    0.344075 ^ _130_/A (sg13g2_nor2_1)
     2    0.009571    0.039389    0.054529    0.398604 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039389    0.000030    0.398634 v _136_/B (sg13g2_nand2b_2)
     4    0.013040    0.038363    0.044259    0.442894 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038363    0.000037    0.442931 ^ _276_/A (sg13g2_nor2_1)
     1    0.007386    0.035706    0.047943    0.490874 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.035706    0.000035    0.490909 v sine_out[4] (out)
                                              0.490909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.490909   data arrival time
---------------------------------------------------------------------------------------------
                                              5.240910   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000018    0.233271 ^ fanout59/A (sg13g2_buf_4)
     6    0.023852    0.040776    0.110682    0.343953 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.040776    0.000122    0.344075 ^ _130_/A (sg13g2_nor2_1)
     2    0.009571    0.039389    0.054529    0.398604 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039389    0.000030    0.398634 v _136_/B (sg13g2_nand2b_2)
     4    0.013040    0.038363    0.044259    0.442894 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038363    0.000034    0.442928 ^ _277_/A (sg13g2_nor2_1)
     1    0.007577    0.036242    0.048424    0.491352 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.036242    0.000041    0.491392 v sine_out[5] (out)
                                              0.491392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.491392   data arrival time
---------------------------------------------------------------------------------------------
                                              5.241392   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000018    0.233271 ^ fanout59/A (sg13g2_buf_4)
     6    0.023852    0.040776    0.110682    0.343953 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.040776    0.000122    0.344075 ^ _130_/A (sg13g2_nor2_1)
     2    0.009571    0.039389    0.054529    0.398604 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039389    0.000030    0.398634 v _136_/B (sg13g2_nand2b_2)
     4    0.013040    0.038363    0.044259    0.442894 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038363    0.000036    0.442930 ^ _278_/A (sg13g2_nor2_1)
     1    0.007769    0.036785    0.048909    0.491838 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.036785    0.000046    0.491884 v sine_out[6] (out)
                                              0.491884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.491884   data arrival time
---------------------------------------------------------------------------------------------
                                              5.241884   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000012    0.224458 v fanout58/A (sg13g2_buf_4)
     8    0.027861    0.035334    0.092196    0.316654 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035338    0.000383    0.317038 v _150_/A (sg13g2_and2_1)
     3    0.009785    0.040641    0.085629    0.402666 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.040641    0.000005    0.402671 v _165_/A1 (sg13g2_a21oi_1)
     1    0.007321    0.059084    0.091894    0.494565 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.059084    0.000034    0.494599 ^ sine_out[22] (out)
                                              0.494599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.494599   data arrival time
---------------------------------------------------------------------------------------------
                                              5.244599   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013430    0.040719    0.202523    0.232488 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040719    0.000031    0.232519 ^ fanout65/A (sg13g2_buf_2)
     6    0.025054    0.060880    0.103523    0.336042 ^ fanout65/X (sg13g2_buf_2)
                                                         net65 (net)
                      0.060881    0.000315    0.336358 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003936    0.024332    0.068619    0.404976 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024332    0.000014    0.404990 v _179_/B (sg13g2_nand2_1)
     2    0.006522    0.040666    0.044407    0.449397 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.040666    0.000009    0.449406 ^ _281_/B (sg13g2_nor2_1)
     1    0.008171    0.035333    0.046752    0.496159 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.035333    0.000055    0.496213 v sine_out[8] (out)
                                              0.496213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.496213   data arrival time
---------------------------------------------------------------------------------------------
                                              5.246213   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000043    0.409970 v _282_/A1 (sg13g2_a21oi_1)
     1    0.007453    0.066851    0.090670    0.500640 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.066851    0.000037    0.500677 ^ sine_out[10] (out)
                                              0.500677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.500677   data arrival time
---------------------------------------------------------------------------------------------
                                              5.250677   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000056    0.409982 v _283_/A1 (sg13g2_a21oi_1)
     1    0.007558    0.067431    0.091295    0.501278 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.067431    0.000040    0.501318 ^ sine_out[11] (out)
                                              0.501318   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.501318   data arrival time
---------------------------------------------------------------------------------------------
                                              5.251318   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.012551    0.032480    0.198098    0.228063 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032480    0.000014    0.228077 v fanout63/A (sg13g2_buf_4)
     8    0.032651    0.038619    0.090889    0.318966 v fanout63/X (sg13g2_buf_4)
                                                         net63 (net)
                      0.038626    0.000504    0.319471 v fanout62/A (sg13g2_buf_4)
     8    0.027496    0.034978    0.090456    0.409927 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.034978    0.000082    0.410008 v _280_/A1 (sg13g2_a21oi_1)
     1    0.007945    0.069570    0.093591    0.503600 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.069570    0.000051    0.503651 ^ sine_out[9] (out)
                                              0.503651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.503651   data arrival time
---------------------------------------------------------------------------------------------
                                              5.253651   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000012    0.224458 v fanout58/A (sg13g2_buf_4)
     8    0.027861    0.035334    0.092196    0.316654 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035338    0.000383    0.317038 v _150_/A (sg13g2_and2_1)
     3    0.009785    0.040641    0.085629    0.402666 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.040641    0.000006    0.402672 v _162_/A1 (sg13g2_a21oi_1)
     1    0.008991    0.068839    0.101839    0.504510 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.068839    0.000080    0.504591 ^ sine_out[20] (out)
                                              0.504591   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.504591   data arrival time
---------------------------------------------------------------------------------------------
                                              5.254591   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000012    0.224458 v fanout58/A (sg13g2_buf_4)
     8    0.027861    0.035334    0.092196    0.316654 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035338    0.000383    0.317038 v _150_/A (sg13g2_and2_1)
     3    0.009785    0.040641    0.085629    0.402666 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.040641    0.000006    0.402672 v _164_/A1 (sg13g2_a21oi_1)
     1    0.009529    0.072003    0.105042    0.507715 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.072003    0.000098    0.507813 ^ sine_out[21] (out)
                                              0.507813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.507813   data arrival time
---------------------------------------------------------------------------------------------
                                              5.257813   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029855    0.029855 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029855 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008476    0.045855    0.193756    0.223612 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045855    0.000018    0.223629 ^ fanout68/A (sg13g2_buf_4)
     8    0.039806    0.055104    0.116981    0.340610 ^ fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.055110    0.000586    0.341196 ^ _140_/B (sg13g2_nor2_2)
     5    0.018015    0.041539    0.057061    0.398257 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041539    0.000008    0.398265 v _169_/A (sg13g2_nand2_1)
     1    0.003376    0.028601    0.036371    0.434636 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028601    0.000003    0.434639 ^ _170_/B (sg13g2_nand2_1)
     1    0.009544    0.064077    0.074283    0.508922 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.064097    0.000103    0.509025 v sine_out[24] (out)
                                              0.509025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.509025   data arrival time
---------------------------------------------------------------------------------------------
                                              5.259025   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.011634    0.057972    0.202990    0.233252 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057972    0.000013    0.233265 ^ fanout58/A (sg13g2_buf_4)
     8    0.027694    0.044164    0.113729    0.346994 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044167    0.000344    0.347338 ^ _168_/A (sg13g2_nor2_1)
     2    0.006527    0.035629    0.048115    0.395453 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.035629    0.000008    0.395461 v _171_/B (sg13g2_nand2_1)
     1    0.003329    0.030318    0.039129    0.434590 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.030318    0.000003    0.434593 ^ _172_/B (sg13g2_nand2_1)
     1    0.009768    0.065459    0.075873    0.510465 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.065479    0.000110    0.510576 v sine_out[25] (out)
                                              0.510576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.510576   data arrival time
---------------------------------------------------------------------------------------------
                                              5.260576   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029966    0.029966 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029966 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013430    0.040719    0.202523    0.232488 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040719    0.000031    0.232519 ^ fanout65/A (sg13g2_buf_2)
     6    0.025054    0.060880    0.103523    0.336042 ^ fanout65/X (sg13g2_buf_2)
                                                         net65 (net)
                      0.060881    0.000315    0.336358 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003936    0.024332    0.068619    0.404976 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.024332    0.000014    0.404990 v _179_/B (sg13g2_nand2_1)
     2    0.006522    0.040666    0.044407    0.449397 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.040666    0.000010    0.449407 ^ _180_/B (sg13g2_nand2_1)
     1    0.008175    0.057814    0.072935    0.522341 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.057814    0.000055    0.522396 v sine_out[28] (out)
                                              0.522396   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.522396   data arrival time
---------------------------------------------------------------------------------------------
                                              5.272396   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.029855    0.029855 ^ clk (in)
                                                         clk (net)
                      0.050963    0.000000    0.029855 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008476    0.045855    0.193756    0.223612 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045855    0.000018    0.223629 ^ fanout68/A (sg13g2_buf_4)
     8    0.039806    0.055104    0.116981    0.340610 ^ fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.055110    0.000586    0.341196 ^ _140_/B (sg13g2_nor2_2)
     5    0.018015    0.041539    0.057061    0.398257 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041539    0.000011    0.398268 v _144_/A (sg13g2_nand2_1)
     2    0.008682    0.047388    0.053054    0.451323 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047388    0.000031    0.451354 ^ _145_/B (sg13g2_nand2_1)
     1    0.008127    0.058214    0.075188    0.526542 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.058214    0.000057    0.526599 v sine_out[14] (out)
                                              0.526599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.526599   data arrival time
---------------------------------------------------------------------------------------------
                                              5.276599   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036795    0.050963    0.030263    0.030263 ^ clk (in)
                                                         clk (net)
                      0.050969    0.000000    0.030263 ^ _298_/CLK (sg13g2_dfrbpq_1)
     3    0.010918    0.041969    0.194184    0.224446 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041969    0.000012    0.224458 v fanout58/A (sg13g2_buf_4)
     8    0.027861    0.035334    0.092196    0.316654 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035338    0.000386    0.317041 v _131_/A (sg13g2_or2_1)
     6    0.019127    0.075298    0.151463    0.468503 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.075298    0.000005    0.468508 v _149_/A (sg13g2_nand2_1)
     1    0.008310    0.051654    0.064017    0.532526 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.051654    0.000061    0.532587 ^ sine_out[15] (out)
                                              0.532587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.532587   data arrival time
---------------------------------------------------------------------------------------------
                                              5.282587   slack (MET)



