

================================================================
== Vivado HLS Report for 'Lower_inv'
================================================================
* Date:           Sat Aug 15 12:23:52 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       INLINE
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|  208|   19|  208|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- linv_label0_linv_label1  |   18|  207|  2 ~ 23  |          -|          -|      9|    no    |
        | + linv_label2             |    9|   19|        10|          5|          1| 1 ~ 3 |    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    718|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1747|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|     470|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1579|   2735|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |inverse_top_fadd_bkb_U1  |inverse_top_fadd_bkb  |        0|      2|  205|  390|    0|
    |inverse_top_fdiv_dEe_U3  |inverse_top_fdiv_dEe  |        0|      0|  761|  994|    0|
    |inverse_top_fmul_cud_U2  |inverse_top_fmul_cud  |        0|      3|  143|  321|    0|
    |inverse_top_mux_3eOg_U4  |inverse_top_mux_3eOg  |        0|      0|    0|   21|    0|
    |inverse_top_mux_3eOg_U5  |inverse_top_mux_3eOg  |        0|      0|    0|   21|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5| 1109| 1747|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln147_fu_220_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln166_fu_446_p2       |     +    |      0|  0|  15|           5|           5|
    |i_fu_226_p2               |     +    |      0|  0|  10|           2|           1|
    |j_fu_656_p2               |     +    |      0|  0|  10|           2|           1|
    |k_3_fu_496_p2             |     +    |      0|  0|  39|           1|          32|
    |sub_ln155_fu_280_p2       |     -    |      0|  0|  15|           5|           5|
    |ap_condition_889          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_893          |    and   |      0|  0|   2|           1|           1|
    |grp_fu_186_p2             |   icmp   |      0|  0|   8|           2|           1|
    |grp_fu_209_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln147_fu_214_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln149_fu_232_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln152_fu_310_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln153_2_fu_292_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln153_fu_286_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln154_fu_316_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln159_fu_437_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln166_fu_460_p2      |   icmp   |      0|  0|   8|           2|           1|
    |L_inv_0_0_3_fu_603_p3     |  select  |      0|  0|  32|           1|          32|
    |L_inv_0_1_4_fu_587_p3     |  select  |      0|  0|  32|           1|          32|
    |L_inv_0_2_4_fu_579_p3     |  select  |      0|  0|  32|           1|          32|
    |L_inv_1_0_3_fu_548_p3     |  select  |      0|  0|  32|           1|          32|
    |L_inv_1_1_4_fu_532_p3     |  select  |      0|  0|  32|           1|          32|
    |L_inv_1_2_4_fu_524_p3     |  select  |      0|  0|  32|           1|          32|
    |grp_fu_175_p1             |  select  |      0|  0|  32|           1|          32|
    |select_ln147_1_fu_247_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln147_2_fu_298_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln147_fu_238_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln153_1_fu_356_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln153_2_fu_322_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln153_3_fu_330_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln153_fu_348_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln168_1_fu_595_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln168_2_fu_516_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln168_3_fu_540_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln168_fu_571_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln168_fu_506_p2       |    xor   |      0|  0|  33|          32|          33|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 718|         124|         551|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |L_address0                    |   15|          3|    4|         12|
    |L_inv28_1_fu_70               |    9|          2|   32|         64|
    |L_inv_0_0_1_fu_86             |    9|          2|   32|         64|
    |L_inv_0_1_1_fu_82             |    9|          2|   32|         64|
    |L_inv_0_2_1_fu_78             |    9|          2|   32|         64|
    |L_inv_1_1_1_fu_90             |   15|          3|   32|         96|
    |L_inv_1_2_1_fu_74             |    9|          2|   32|         64|
    |ap_NS_fsm                     |  117|         25|    1|         25|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_163_p4  |    9|          2|   32|         64|
    |grp_fu_186_p0                 |   15|          3|    2|          6|
    |i_0_reg_126                   |    9|          2|    2|          4|
    |indvar_flatten_reg_115        |    9|          2|    4|          8|
    |k_0_reg_160                   |    9|          2|   32|         64|
    |k_reg_137                     |    9|          2|    2|          4|
    |sum_0_reg_148                 |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  270|         58|  304|        669|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |L_inv26_1_fu_62                   |  32|   0|   32|          0|
    |L_inv27_1_fu_58                   |  32|   0|   32|          0|
    |L_inv28_1_fu_70                   |  32|   0|   32|          0|
    |L_inv_0_0_1_fu_86                 |  32|   0|   32|          0|
    |L_inv_0_1_1_fu_82                 |  32|   0|   32|          0|
    |L_inv_0_2_1_fu_78                 |  32|   0|   32|          0|
    |L_inv_1_0_1_fu_66                 |  32|   0|   32|          0|
    |L_inv_1_1_1_fu_90                 |  32|   0|   32|          0|
    |L_inv_1_2_1_fu_74                 |  32|   0|   32|          0|
    |add_ln147_reg_726                 |   4|   0|    4|          0|
    |ap_CS_fsm                         |  24|   0|   24|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |i_0_reg_126                       |   2|   0|    2|          0|
    |icmp_ln152_reg_768                |   1|   0|    1|          0|
    |icmp_ln154_reg_772                |   1|   0|    1|          0|
    |icmp_ln159_reg_776                |   1|   0|    1|          0|
    |icmp_ln159_reg_776_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln166_reg_785                |   1|   0|    1|          0|
    |indvar_flatten_reg_115            |   4|   0|    4|          0|
    |k_0_reg_160                       |  32|   0|   32|          0|
    |k_3_reg_805                       |  32|   0|   32|          0|
    |k_reg_137                         |   2|   0|    2|          0|
    |select_ln147_1_reg_740            |   2|   0|    2|          0|
    |select_ln147_reg_731              |   2|   0|    2|          0|
    |sub_ln155_reg_750                 |   5|   0|    5|          0|
    |sum_0_reg_148                     |  32|   0|   32|          0|
    |tmp_s_reg_800                     |  32|   0|   32|          0|
    |zext_ln147_reg_745                |   2|   0|   32|         30|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 470|   0|  500|         30|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_0  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_1  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_2  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_3  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_4  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_5  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_6  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_7  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|ap_return_8  | out |   32| ap_ctrl_hs |   Lower_inv  | return value |
|L_address0   | out |    4|  ap_memory |       L      |     array    |
|L_ce0        | out |    1|  ap_memory |       L      |     array    |
|L_q0         |  in |   32|  ap_memory |       L      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

