
*** Running vivado
    with args -log translator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source translator_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source translator_0.tcl -notrace
Command: synth_design -top translator_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15253 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1352.641 ; gain = 77.996 ; free physical = 1202 ; free virtual = 9594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'translator_0' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/synth/translator_0.v:57]
INFO: [Synth 8-638] synthesizing module 'translator' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator.v:52]
INFO: [Synth 8-638] synthesizing module 'translator_transleOg' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transleOg.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transleOg.v:86]
INFO: [Synth 8-638] synthesizing module 'translator_transleOg_ram' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transleOg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transleOg.v:25]
INFO: [Synth 8-256] done synthesizing module 'translator_transleOg_ram' (1#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transleOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'translator_transleOg' (2#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transleOg.v:58]
INFO: [Synth 8-638] synthesizing module 'translator_transform' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-638] synthesizing module 'translator_urem_1bkb' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:158]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_urem_1bkb_div' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:85]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_urem_1bkb_div_u' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'translator_urem_1bkb_div_u' (3#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:10]
INFO: [Synth 8-256] done synthesizing module 'translator_urem_1bkb_div' (4#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:85]
INFO: [Synth 8-256] done synthesizing module 'translator_urem_1bkb' (5#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:158]
INFO: [Synth 8-638] synthesizing module 'translator_urem_7cud' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:158]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_urem_7cud_div' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:85]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_urem_7cud_div_u' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'translator_urem_7cud_div_u' (6#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:10]
INFO: [Synth 8-256] done synthesizing module 'translator_urem_7cud_div' (7#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:85]
INFO: [Synth 8-256] done synthesizing module 'translator_urem_7cud' (8#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:158]
INFO: [Synth 8-638] synthesizing module 'translator_mul_mudEe' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mudEe.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_mul_mudEe_DSP48_0' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mudEe.v:4]
INFO: [Synth 8-256] done synthesizing module 'translator_mul_mudEe_DSP48_0' (9#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mudEe.v:4]
INFO: [Synth 8-256] done synthesizing module 'translator_mul_mudEe' (10#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mudEe.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:552]
WARNING: [Synth 8-6014] Unused sequential element div1_cast_reg_502_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:207]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_509_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:209]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_515_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:215]
INFO: [Synth 8-256] done synthesizing module 'translator_transform' (11#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:10]
INFO: [Synth 8-256] done synthesizing module 'translator' (12#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator.v:12]
INFO: [Synth 8-256] done synthesizing module 'translator_0' (13#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/synth/translator_0.v:57]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port ce0
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[31]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[30]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[29]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[28]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[27]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[26]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[25]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[24]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[23]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[22]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[21]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[20]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[19]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[18]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[17]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[16]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[6]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[5]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[4]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[3]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[2]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[1]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d0[0]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port we0
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port addr1[1]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port addr1[0]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port ce1
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[31]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[30]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[29]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[28]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[27]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[26]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[25]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[24]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[23]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[22]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[21]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[20]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[19]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[18]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[17]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[16]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[15]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[14]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[13]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[12]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[11]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[10]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[9]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[8]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[7]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[6]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[5]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[4]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[3]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[2]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[1]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port d1[0]
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port we1
WARNING: [Synth 8-3331] design translator_transleOg_ram has unconnected port clk
WARNING: [Synth 8-3331] design translator_transleOg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1394.180 ; gain = 119.535 ; free physical = 1204 ; free virtual = 9605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1394.180 ; gain = 119.535 ; free physical = 1201 ; free virtual = 9605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/constraints/translator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/constraints/translator_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1717.562 ; gain = 0.000 ; free physical = 934 ; free virtual = 9359
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1717.566 ; gain = 442.922 ; free physical = 1008 ; free virtual = 9434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1717.566 ; gain = 442.922 ; free physical = 1008 ; free virtual = 9433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1717.566 ; gain = 442.922 ; free physical = 1009 ; free virtual = 9435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1717.566 ; gain = 442.922 ; free physical = 1003 ; free virtual = 9429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module translator_urem_1bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module translator_urem_1bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module translator_urem_7cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module translator_urem_7cud_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module translator_transform 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module translator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/divisor0_reg[4:0]' into 'grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/divisor0_reg[4:0]' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:129]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/done_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:142]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/quot_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:148]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/remd_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:149]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/done_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:142]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/quot_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:148]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/remd_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:149]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/divisor0_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:129]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg' and it is trimmed from '10' to '9' bits. [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_1bkb.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_urem_7cud.v:42]
DSP Report: Generating DSP grp_translator_transform_fu_48/translator_mul_mudEe_U3/translator_mul_mudEe_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator grp_translator_transform_fu_48/translator_mul_mudEe_U3/translator_mul_mudEe_DSP48_0_U/in00 is absorbed into DSP grp_translator_transform_fu_48/translator_mul_mudEe_U3/translator_mul_mudEe_DSP48_0_U/in00.
DSP Report: Generating DSP grp_translator_transform_fu_48/translator_mul_mudEe_U4/translator_mul_mudEe_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator grp_translator_transform_fu_48/translator_mul_mudEe_U4/translator_mul_mudEe_DSP48_0_U/in00 is absorbed into DSP grp_translator_transform_fu_48/translator_mul_mudEe_U4/translator_mul_mudEe_DSP48_0_U/in00.
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[3]
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[2]
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[1]
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[0]
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[0]' (FDE) to 'inst/toDisp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[1]' (FDE) to 'inst/toDisp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[2]' (FDE) to 'inst/toDisp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[3]' (FDE) to 'inst/toDisp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[4]' (FDE) to 'inst/toDisp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[5]' (FDE) to 'inst/toDisp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[6]' (FDE) to 'inst/toDisp_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[6] )
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/start0_reg) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[10]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/r_stage_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend_tmp_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/dividend0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/dividend0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/divisor0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/divisor0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/divisor0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/divisor0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/divisor0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/divisor0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/divisor0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/divisor0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/divisor0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/divisor0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_1bkb_U1/translator_urem_1bkb_div_U/translator_urem_1bkb_div_u_0/remd_tmp_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/start0_reg) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/r_stage_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/dividend0_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/dividend0_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/dividend0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/dividend0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/dividend0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/dividend0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/dividend0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend0_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend0_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/remd_tmp_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/remd_tmp_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/remd_tmp_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/remd_tmp_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/remd_tmp_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/remd_tmp_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/divisor0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/divisor0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/divisor0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/divisor0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/divisor0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend_tmp_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend_tmp_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend_tmp_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend_tmp_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_urem_7cud_U2/translator_urem_7cud_div_U/translator_urem_7cud_div_u_0/dividend_tmp_reg[2]) is unused and will be removed from module translator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 1717.566 ; gain = 442.922 ; free physical = 991 ; free virtual = 9418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|translator_mul_mudEe_DSP48_0 | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|translator_mul_mudEe_DSP48_0 | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1717.566 ; gain = 442.922 ; free physical = 822 ; free virtual = 9256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1717.566 ; gain = 442.922 ; free physical = 822 ; free virtual = 9256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.578 ; gain = 452.934 ; free physical = 821 ; free virtual = 9256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.582 ; gain = 452.938 ; free physical = 820 ; free virtual = 9255
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.582 ; gain = 452.938 ; free physical = 821 ; free virtual = 9255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.582 ; gain = 452.938 ; free physical = 821 ; free virtual = 9255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.582 ; gain = 452.938 ; free physical = 821 ; free virtual = 9255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.582 ; gain = 452.938 ; free physical = 820 ; free virtual = 9255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.582 ; gain = 452.938 ; free physical = 821 ; free virtual = 9255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |LUT1    |    24|
|3     |FDRE    |    10|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------+------+
|      |Instance                               |Module                         |Cells |
+------+---------------------------------------+-------------------------------+------+
|1     |top                                    |                               |    36|
|2     |  inst                                 |translator                     |    36|
|3     |    grp_translator_transform_fu_48     |translator_transform           |    36|
|4     |      translator_mul_mudEe_U3          |translator_mul_mudEe           |    13|
|5     |        translator_mul_mudEe_DSP48_0_U |translator_mul_mudEe_DSP48_0_1 |    13|
|6     |      translator_mul_mudEe_U4          |translator_mul_mudEe_0         |    13|
|7     |        translator_mul_mudEe_DSP48_0_U |translator_mul_mudEe_DSP48_0   |    13|
+------+---------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1727.582 ; gain = 452.938 ; free physical = 821 ; free virtual = 9255
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 147 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1727.582 ; gain = 129.551 ; free physical = 887 ; free virtual = 9321
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 888 ; free virtual = 9322
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1727.586 ; gain = 477.766 ; free physical = 881 ; free virtual = 9316
INFO: [Common 17-1381] The checkpoint '/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/translator_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/translator_0.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/translator_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file translator_0_utilization_synth.rpt -pb translator_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1727.586 ; gain = 0.000 ; free physical = 878 ; free virtual = 9314
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 13:17:48 2017...
