module partsel_00276(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [25:2] x4;
  wire [24:1] x5;
  wire signed [28:3] x6;
  wire signed [27:2] x7;
  wire [0:29] x8;
  wire [25:4] x9;
  wire [31:3] x10;
  wire [26:4] x11;
  wire signed [31:1] x12;
  wire signed [25:2] x13;
  wire signed [6:29] x14;
  wire [2:28] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [28:2] p0 = 960824474;
  localparam signed [27:1] p1 = 185797508;
  localparam [4:27] p2 = 681461471;
  localparam signed [4:25] p3 = 50788143;
  assign x4 = (({2{(x2 & x1)}} & {2{(p1 - x3[9 + s0])}}) - ({2{(!ctrl[1] && !ctrl[2] || !ctrl[1] ? x1[12 +: 1] : (p3[9 + s2] | x0[23 + s3 +: 6]))}} + {x2[17 -: 2], {2{p2[11 +: 3]}}}));
  assign x5 = p2[19 +: 3];
  assign x6 = x5[11 + s0];
  assign x7 = p3[18 -: 2];
  assign x8 = (p2 + {2{p2[23 -: 1]}});
  assign x9 = p1[17 -: 3];
  assign x10 = x8[9];
  assign x11 = (((p2[12 +: 2] - p0) - {2{x8}}) | {2{x8[19 -: 4]}});
  assign x12 = (p1[11 +: 3] | (p3[15 + s0 -: 1] | x5[18 -: 2]));
  assign x13 = p1[12];
  assign x14 = x6[13 + s3 -: 4];
  assign x15 = {2{p3[8 + s3 +: 3]}};
  assign y0 = ({{2{(ctrl[1] || !ctrl[2] && !ctrl[2] ? {(x9[15] | (p1 & p1[14 + s2])), (p3 & x11)} : (!ctrl[2] && ctrl[2] && !ctrl[3] ? x3[8 + s2] : p0[19 + s0 -: 7]))}}, {x0[31 + s3 -: 7], p2}} ^ {(({p0[29 + s3 +: 1], (x14[18 + s0] - x10)} + p1[24 + s0 +: 3]) - {2{(p2 & (x12[18 +: 1] - x4))}}), x4[16 +: 4]});
  assign y1 = x10;
  assign y2 = (((((p2[19 -: 4] ^ x0) + ((x11[11] ^ x12[15 +: 4]) | p1[18 -: 3])) ^ x4[9]) | ((((x1 | p2[2 + s1 +: 3]) ^ x15[17 + s2]) + p1) | {(ctrl[2] && ctrl[3] && ctrl[1] ? p0[22 + s1 -: 2] : x11[28 + s0 -: 4]), {2{p1[12]}}})) - p3[23]);
  assign y3 = ({{p1[19 + s2 -: 3], ((p2[19 + s3 +: 5] ^ x14[6 + s1]) | (p3 - x9[18 -: 4]))}, {(!ctrl[1] || !ctrl[2] || ctrl[1] ? p1[24 + s0 -: 7] : {p0, p1[17 +: 3]}), p1[19 -: 3]}} + p3);
endmodule
