{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 21:03:20 2019 " "Info: Processing started: Mon Apr 29 21:03:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction main.v(5) " "Error (10170): Verilog HDL syntax error at main.v(5) near text \")\";  expecting a direction" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "finalTermProject main.v(1) " "Error (10112): Ignored design unit \"finalTermProject\" at main.v(1) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "input_pulse main.v(79) " "Error (10112): Ignored design unit \"input_pulse\" at main.v(79) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 79 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "input_encoder main.v(87) " "Error (10112): Ignored design unit \"input_encoder\" at main.v(87) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 87 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a main.v(96) " "Info (10281): Verilog HDL Declaration information at main.v(96): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b main.v(96) " "Info (10281): Verilog HDL Declaration information at main.v(96): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c main.v(96) " "Info (10281): Verilog HDL Declaration information at main.v(96): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "conventionalLogic main.v(95) " "Error (10112): Ignored design unit \"conventionalLogic\" at main.v(95) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 95 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "d_flip_flop main.v(104) " "Error (10112): Ignored design unit \"d_flip_flop\" at main.v(104) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 104 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clock_4 main.v(118) " "Error (10112): Ignored design unit \"clock_4\" at main.v(118) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 118 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clock_8 main.v(128) " "Error (10112): Ignored design unit \"clock_8\" at main.v(128) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 128 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg " "Info: Generated suppressed messages file C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 21:03:21 2019 " "Error: Processing ended: Mon Apr 29 21:03:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
