# XOR Gate (Verilog)

This project implements a basic **XOR gate** using Verilog. An XOR gate outputs `1` only when the inputs are different.

### Logic Table

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### Files
- `xor_gate.v` – XOR gate logic
- `xor_gate_tb.v` – Testbench

### How to Run
1. Create a Vivado project
2. Add source and testbench files
3. Run simulation to verify output
4. Optional: Run synthesis to view schematic
