CLK_RAT,VAR_0
EINVAL,VAR_1
ZX_I2S_TIMING_CHN,FUNC_0
ZX_I2S_TIMING_CHN_MASK,VAR_2
ZX_I2S_TIMING_CTRL,VAR_3
ZX_I2S_TIMING_DATA_SIZE,FUNC_1
ZX_I2S_TIMING_DATA_SIZE_MASK,VAR_4
ZX_I2S_TIMING_LANE,FUNC_2
ZX_I2S_TIMING_LANE_MASK,VAR_5
ZX_I2S_TIMING_TSCFG,FUNC_3
ZX_I2S_TIMING_TSCFG_MASK,VAR_6
ZX_I2S_TIMING_TS_WIDTH,FUNC_4
ZX_I2S_TIMING_TS_WIDTH_MASK,VAR_7
clk_set_rate,FUNC_5
dev_err,FUNC_6
params_channels,FUNC_7
params_format,FUNC_8
params_rate,FUNC_9
readl_relaxed,FUNC_10
snd_soc_dai_get_dma_data,FUNC_11
snd_soc_dai_get_drvdata,FUNC_12
writel_relaxed,FUNC_13
zx_i2s_hw_params,FUNC_14
substream,VAR_8
params,VAR_9
socdai,VAR_10
i2s,VAR_11
dma_data,VAR_12
lane,VAR_13
ch_num,VAR_14
len,VAR_15
ret,VAR_16
ts_width,VAR_17
val,VAR_18
chn_cfg,VAR_19
