<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dtlb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dtlb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dtlb')">kv_dtlb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.20</td>
<td class="s5 cl rt"><a href="mod2366.html#Line" > 54.39</a></td>
<td class="s5 cl rt"><a href="mod2366.html#Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod2366.html#Toggle" > 36.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2366.html#Branch" > 64.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2366.html#inst_tag_175875"  onclick="showContent('inst_tag_175875')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_dtlb</a></td>
<td class="s5 cl rt"> 51.20</td>
<td class="s5 cl rt"><a href="mod2366.html#Line" > 54.39</a></td>
<td class="s5 cl rt"><a href="mod2366.html#Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod2366.html#Toggle" > 36.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2366.html#Branch" > 64.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_dtlb'>
<hr>
<a name="inst_tag_175875"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_175875" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_dtlb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.20</td>
<td class="s5 cl rt"><a href="mod2366.html#Line" > 54.39</a></td>
<td class="s5 cl rt"><a href="mod2366.html#Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod2366.html#Toggle" > 36.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2366.html#Branch" > 64.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.67</td>
<td class="s5 cl rt"> 54.39</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 33.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.41</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod371.html#inst_tag_16298" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_12.html#inst_tag_173124" id="tag_urg_inst_173124">gen_dtlb_enable.u_dtlb_lru_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dtlb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2366.html" >kv_dtlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>285</td><td>155</td><td>54.39</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82815</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82824</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>82876</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82886</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82914</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>82962</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83028</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>83086</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>83111</td><td>6</td><td>1</td><td>16.67</td></tr>
</table>
<pre class="code"><br clear=all>
82814                           always @(posedge core_clk or negedge core_reset_n) begin
82815      1/1                      if (!core_reset_n) begin
82816      1/1                          s1 &lt;= 1'b0;
82817                               end
82818      1/1                      else if (lsu_mmu_req_valid | mmu_lsu_resp_valid) begin
82819      <font color = "red">0/1     ==>                  s1 &lt;= lsu_mmu_req_valid;</font>
82820                               end
                        MISSING_ELSE
82821                           end
82822                   
82823                           always @(posedge core_clk or negedge core_reset_n) begin
82824      1/1                      if (!core_reset_n) begin
82825      1/1                          s2 &lt;= {(EXTVALEN){1'b0}};
82826                               end
82827      1/1                      else if (lsu_mmu_req_valid) begin
82828      <font color = "red">0/1     ==>                  s2 &lt;= lsu_mmu_va;</font>
82829                               end
                        MISSING_ELSE
82830                           end
82831                   
82832                           wire [DTLB_MSB:0] s3[0:7];
82833                           wire [DTLB_MSB:0] s4;
82834                           wire s5;
82835                           wire s6;
82836                           wire s7;
82837                           wire s8;
82838                           wire s9;
82839                           wire s10;
82840                           wire s11;
82841                           wire s12;
82842                           wire s13;
82843                           wire [2:0] s14;
82844                           wire [7:0] s15;
82845                           wire s16;
82846                           wire [3:0] s17;
82847                           wire [(PALEN - 1):12] s18;
82848                           wire [6:0] s19;
82849                           wire [6:0] s20;
82850                           wire [7:0] s21;
82851                           wire [7:0] s22;
82852                           wire [7:0] s23;
82853                           wire s24;
82854                           wire [11:0] s25;
82855                           assign {s24,s25} = {1'b0,lsu_dtlb_va_op0[11:0]} + {1'b0,lsu_dtlb_va_op1[11:0]};
82856                           wire [7:0] s26;
82857                           wire [7:0] s27;
82858                           wire s28 = s1 &amp; (|s26);
82859                           wire s29 = s1 &amp; ~(|s26);
82860                           wire [7:0] s30 = s28 ? s26 : lsu_dtlb_lru_wdata;
82861                           wire s31 = ~s10 &amp; s5;
82862                           wire s32 = lsu_dtlb_store &amp; ~s11 &amp; s5;
82863                           wire s33 = ~lsu_dtlb_store &amp; (~s8 &amp; ~(s6 &amp; csr_mstatus_mxr)) &amp; s5;
82864                           wire s34 = lsu_dtlb_store &amp; ~s7 &amp; s5;
82865                           wire s35 = ((~s9 &amp; s5 &amp; lsu_dtlb_privilege_u) | (s9 &amp; s5 &amp; ~csr_mstatus_sum &amp; ~lsu_dtlb_privilege_u));
82866                           reg s36;
82867                           wire s37;
82868                           wire s38;
82869                           wire s39;
82870                           reg [(VALEN - 1):12] s40;
82871                           wire s41;
82872                           assign s38 = s29 &amp; ~dtlb_miss_req;
82873                           assign s39 = dtlb_miss_resp;
82874                           assign s37 = (s38 | dtlb_miss_req) &amp; ~s39;
82875                           always @(posedge core_clk or negedge core_reset_n) begin
82876      1/1                      if (!core_reset_n) begin
82877      1/1                          s36 &lt;= 1'b0;
82878                               end
82879                               else begin
82880      1/1                          s36 &lt;= s37;
82881                               end
82882                           end
82883                   
82884                           assign s41 = s38;
82885                           always @(posedge core_clk or negedge core_reset_n) begin
82886      1/1                      if (!core_reset_n) begin
82887      1/1                          s40 &lt;= {(VALEN - 12){1'b0}};
82888                               end
82889      1/1                      else if (s41) begin
82890      <font color = "red">0/1     ==>                  s40 &lt;= s2[(VALEN - 1):12];</font>
82891                               end
                        MISSING_ELSE
82892                           end
82893                   
82894                           assign dtlb_miss_req = s36;
82895                           assign dtlb_miss_vpn = s40[(VALEN - 1):12];
82896                           assign dtlb_lsu_ppn = s18;
82897                           assign dtlb_lsu_status[27 +:4] = s17;
82898                           assign dtlb_lsu_status[26] = s16;
82899                           assign dtlb_lsu_status[18 +:8] = s15;
82900                           assign dtlb_lsu_status[15 +:3] = s14;
82901                           assign dtlb_lsu_status[14] = s13;
82902                           assign dtlb_lsu_status[13] = s12;
82903                           assign dtlb_lsu_status[12] = s32;
82904                           assign dtlb_lsu_status[11] = s31;
82905                           assign dtlb_lsu_status[10] = s35;
82906                           assign dtlb_lsu_status[9] = s33;
82907                           assign dtlb_lsu_status[8] = s34;
82908                           assign dtlb_lsu_status[0 +:8] = s27;
82909                           assign mmu_lsu_resp_valid = s28;
82910                           reg [(DTLB_ENTRIES - 2):0] s42;
82911                           wire s43;
82912                           assign s43 = lsu_dtlb_lru_valid | s28;
82913                           always @(posedge core_clk or negedge core_reset_n) begin
82914      1/1                      if (!core_reset_n) begin
82915      1/1                          s42 &lt;= {(DTLB_ENTRIES - 1){1'b0}};
82916                               end
82917      1/1                      else if (s43) begin
82918      <font color = "red">0/1     ==>                  s42 &lt;= s20[(DTLB_ENTRIES - 2):0];</font>
82919                               end
                        MISSING_ELSE
82920                           end
82921                   
82922                           kv_zero_ext #(
82923                               .OW(7),
82924                               .IW(DTLB_ENTRIES - 1)
82925                           ) u_dtlb_lru_zext (
82926                               .out(s19),
82927                               .in(s42)
82928                           );
82929                           if (DTLB_ENTRIES == 4) begin:gen_dtlb_lru4
82930                               reg s44;
82931                               reg s45;
82932                               wire [2:0] s46;
82933                               always @(posedge core_clk or negedge core_reset_n) begin
82934                                   if (!core_reset_n) begin
82935                                       s44 &lt;= 1'b0;
82936                                       s45 &lt;= 1'b0;
82937                                   end
82938                                   else if (|s23) begin
82939                                       s44 &lt;= s19[0];
82940                                       s45 &lt;= (s44 ^~ s19[0]);
82941                                   end
82942                               end
82943                   
82944                               assign s21[0] = ~s46[0] &amp; ~s46[1];
82945                               assign s21[1] = ~s46[0] &amp; s46[1];
82946                               assign s21[2] = s46[0] &amp; ~s46[2];
82947                               assign s21[3] = s46[0] &amp; s46[2];
82948                               assign s21[7:4] = 4'b0;
82949                               assign s46[0] = (s19[0] &amp; ~(&amp;s22[3:2])) | (s19[0] &amp; (&amp;s22[1:0])) | ((&amp;s22[1:0]) &amp; ~(&amp;s22[3:2]));
82950                               assign s46[1] = (s19[1] &amp; ~(s22[1])) | (s19[1] &amp; (s22[0])) | ((s22[0]) &amp; ~(s22[1]));
82951                               assign s46[2] = (s19[2] &amp; ~(s22[3])) | (s19[2] &amp; (s22[2])) | ((s22[2]) &amp; ~(s22[3]));
82952                               assign s20[0] = s45 ? ~s19[0] : |s30[1:0];
82953                               assign s20[1] = |s30[1:0] ? |s30[0] : s19[1];
82954                               assign s20[2] = |s30[3:2] ? |s30[2] : s19[2];
82955                               assign s20[6:3] = 4'b0;
82956                           end
82957                           else if (DTLB_ENTRIES == 8) begin:gen_dtlb_lru8
82958                               reg [2:0] s44;
82959                               reg [2:0] s45;
82960                               wire [6:0] s46;
82961                               always @(posedge core_clk or negedge core_reset_n) begin
82962      1/1                          if (!core_reset_n) begin
82963      1/1                              s44 &lt;= 3'b0;
82964      1/1                              s45 &lt;= 3'b0;
82965                                   end
82966      1/1                          else if (|s23) begin
82967      <font color = "red">0/1     ==>                      s44[0] &lt;= s19[0];</font>
82968      <font color = "red">0/1     ==>                      if (|s23[3:0]) begin</font>
82969      <font color = "red">0/1     ==>                          s44[1] &lt;= s19[1];</font>
82970                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
82971      <font color = "red">0/1     ==>                      if (|s23[7:4]) begin</font>
82972      <font color = "red">0/1     ==>                          s44[2] &lt;= s19[2];</font>
82973                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
82974      <font color = "red">0/1     ==>                      s45 &lt;= (s44 ^~ s19[2:0]);</font>
82975                                   end
                        MISSING_ELSE
82976                               end
82977                   
82978                               assign s21[0] = ~s46[0] &amp; ~s46[1] &amp; ~s46[3];
82979                               assign s21[1] = ~s46[0] &amp; ~s46[1] &amp; s46[3];
82980                               assign s21[2] = ~s46[0] &amp; s46[1] &amp; ~s46[4];
82981                               assign s21[3] = ~s46[0] &amp; s46[1] &amp; s46[4];
82982                               assign s21[4] = s46[0] &amp; ~s46[2] &amp; ~s46[5];
82983                               assign s21[5] = s46[0] &amp; ~s46[2] &amp; s46[5];
82984                               assign s21[6] = s46[0] &amp; s46[2] &amp; ~s46[6];
82985                               assign s21[7] = s46[0] &amp; s46[2] &amp; s46[6];
82986                               assign s46[0] = (s19[0] &amp; ~(&amp;s22[7:4])) | (s19[0] &amp; (&amp;s22[3:0])) | ((&amp;s22[3:0]) &amp; ~(&amp;s22[7:4]));
82987                               assign s46[1] = (s19[1] &amp; ~(&amp;s22[3:2])) | (s19[1] &amp; (&amp;s22[1:0])) | ((&amp;s22[1:0]) &amp; ~(&amp;s22[3:2]));
82988                               assign s46[2] = (s19[2] &amp; ~(&amp;s22[7:6])) | (s19[2] &amp; (&amp;s22[5:4])) | ((&amp;s22[5:4]) &amp; ~(&amp;s22[7:6]));
82989                               assign s46[3] = (s19[3] &amp; ~(s22[1])) | (s19[3] &amp; (s22[0])) | ((s22[0]) &amp; ~(s22[1]));
82990                               assign s46[4] = (s19[4] &amp; ~(s22[3])) | (s19[4] &amp; (s22[2])) | ((s22[2]) &amp; ~(s22[3]));
82991                               assign s46[5] = (s19[5] &amp; ~(s22[5])) | (s19[5] &amp; (s22[4])) | ((s22[4]) &amp; ~(s22[5]));
82992                               assign s46[6] = (s19[6] &amp; ~(s22[7])) | (s19[6] &amp; (s22[6])) | ((s22[6]) &amp; ~(s22[7]));
82993                               assign s20[0] = s45[0] ? ~s19[0] : |s30[3:0];
82994                               assign s20[1] = s45[1] ? ~s19[1] : |s30[3:0] ? |lsu_dtlb_lru_wdata[1:0] : s19[1];
82995                               assign s20[2] = s45[2] ? ~s19[2] : |s30[7:4] ? |lsu_dtlb_lru_wdata[5:4] : s19[2];
82996                               assign s20[3] = |s30[1:0] ? s30[0] : s19[3];
82997                               assign s20[4] = |s30[3:2] ? s30[2] : s19[4];
82998                               assign s20[5] = |s30[5:4] ? s30[4] : s19[5];
82999                               assign s20[6] = |s30[7:6] ? s30[6] : s19[6];
83000                           end
83001                           else begin:gen_dtlb_lru_victim_disabled
83002                               assign s21 = 8'b0;
83003                               assign s20 = 7'b0;
83004                           end
83005                           assign s4 = (s3[0] &amp; {(DTLB_MSB + 1){s27[0]}}) | (s3[1] &amp; {(DTLB_MSB + 1){s27[1]}}) | (s3[2] &amp; {(DTLB_MSB + 1){s27[2]}}) | (s3[3] &amp; {(DTLB_MSB + 1){s27[3]}}) | (s3[4] &amp; {(DTLB_MSB + 1){s27[4]}}) | (s3[5] &amp; {(DTLB_MSB + 1){s27[5]}}) | (s3[6] &amp; {(DTLB_MSB + 1){s27[6]}}) | (s3[7] &amp; {(DTLB_MSB + 1){s27[7]}});
83006                           assign s5 = s4[DTLB_V_BIT];
83007                           assign s6 = s4[DTLB_X_BIT];
83008                           assign s7 = s4[DTLB_W_BIT];
83009                           assign s8 = s4[DTLB_R_BIT];
83010                           assign s9 = s4[DTLB_U_BIT];
83011                           assign s10 = s4[DTLB_A_BIT];
83012                           assign s11 = s4[DTLB_D_BIT];
83013                           assign s12 = s4[DTLB_PAGE_FAULT_BIT];
83014                           assign s13 = s4[DTLB_PTW_ACCESS_FAULT_BIT];
83015                           assign s14 = s4[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
83016                           assign s15 = s4[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83017                           assign s16 = s4[DTLB_ECC_CORR_BIT];
83018                           assign s17 = s4[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83019                           assign s18 = s4[DTLB_PPN_MSB:DTLB_PPN_LSB];
83020                           for (i = 0; i &lt; 8; i = i + 1) begin:gen_dtlb
83021                               if (DTLB_ENTRIES &gt; i) begin:gen_dtlb_enabled
83022                                   reg [(VALEN - 1):12] s47;
83023                                   wire s48;
83024                                   wire s49;
83025                                   wire [(VALEN - 1):12] s50;
83026                                   wire [(VALEN - 1):12] s51;
83027                                   always @(posedge core_clk) begin
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
***repeat 1
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
***repeat 2
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
***repeat 3
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
***repeat 4
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
***repeat 5
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
***repeat 6
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
***repeat 7
83028      1/1                              if (s49) begin
83029      <font color = "red">0/1     ==>                          s47 &lt;= dtlb_miss_vpn;</font>
83030                                       end
                        MISSING_ELSE
83031                                   end
83032                   
83033                                   assign s49 = dtlb_miss_resp &amp; s21[i];
83034                                   assign s48 = s3[i][DTLB_V_BIT];
83035                                   assign s22[i] = s48;
83036                                   assign s23[i] = s48 &amp; s49;
83037                                   for (k = 12; k &lt; 21; k = k + 1) begin:gen_ex_dtlb_hit_20
83038                                       assign {s51[k],s50[k]} = {1'b0,lsu_dtlb_va_op0[k]} + {1'b0,lsu_dtlb_va_op1[k]} + {1'b0,~s47[k]};
83039                                   end
83040                                   for (k = 21; k &lt; VALEN; k = k + 1) begin:gen_ex_dtlb_hit_21_valen
83041                                       assign {s51[k],s50[k]} = {1'b0,lsu_dtlb_va_op0[k]} + {1'b0,lsu_dtlb_va_op1[20]} + {1'b0,~s47[k]};
83042                                   end
83043                                   assign s26[i] = s48 &amp; (s47 == s2[(VALEN - 1):12]);
83044                                   assign s27[i] = s48 &amp; (~s50[(VALEN - 1):12] == {s51[(VALEN - 2):12],s24});
83045                               end
83046                               else begin:gen_dtlb_disabled
83047                                   assign s22[i] = 1'b0;
83048                                   assign s23[i] = 1'b0;
83049                                   assign s26[i] = 1'b0;
83050                                   assign s27[i] = 1'b0;
83051                               end
83052                               if (((MMU_SCHEME_INT != 0)) &amp;&amp; (DTLB_ENTRIES &gt; i)) begin:gen_dtlb_translation
83053                                   reg s52;
83054                                   wire s53;
83055                                   wire s54;
83056                                   wire s55;
83057                                   reg [(PALEN - 1):12] s56;
83058                                   reg s57;
83059                                   reg s58;
83060                                   reg s59;
83061                                   reg s60;
83062                                   reg s61;
83063                                   reg s62;
83064                                   reg s63;
83065                                   reg s64;
83066                                   reg s65;
83067                                   reg [2:0] s66;
83068                                   reg [7:0] s67;
83069                                   reg s68;
83070                                   reg [3:0] s69;
83071                                   wire s49;
83072                                   assign s49 = dtlb_miss_resp &amp; s21[i];
83073                                   assign s53 = s49 | s55;
83074                                   assign s55 = (dtlb_sfence_req &amp; (dtlb_sfence_mode_flush_all | dtlb_sfence_mode_va | (s52 &amp; ~s59))) | (csr_mmu_satp_we &amp; (s52 &amp; ~s59));
83075                                   assign s54 = dtlb_miss_data[DTLB_V_BIT] &amp; ~s55;
83076                                   always @(posedge core_clk or negedge core_reset_n) begin
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
***repeat 8
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
***repeat 9
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
***repeat 10
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
***repeat 11
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
***repeat 12
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
***repeat 13
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
***repeat 14
83077      1/1                              if (!core_reset_n) begin
83078      1/1                                  s52 &lt;= 1'b0;
83079                                       end
83080      1/1                              else if (s53) begin
83081      1/1                                  s52 &lt;= s54;
83082                                       end
                        MISSING_ELSE
83083                                   end
83084                   
83085                                   always @(posedge core_clk or negedge core_reset_n) begin
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
***repeat 15
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
***repeat 16
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
***repeat 17
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
***repeat 18
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
***repeat 19
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
***repeat 20
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
***repeat 21
83086      1/1                              if (!core_reset_n) begin
83087      1/1                                  s57 &lt;= 1'b0;
83088      1/1                                  s58 &lt;= 1'b0;
83089      1/1                                  s59 &lt;= 1'b0;
83090      1/1                                  s60 &lt;= 1'b0;
83091      1/1                                  s61 &lt;= 1'b0;
83092      1/1                                  s62 &lt;= 1'b0;
83093      1/1                                  s63 &lt;= 1'b0;
83094      1/1                                  s64 &lt;= 1'b0;
83095      1/1                                  s65 &lt;= 1'b0;
83096                                       end
83097      1/1                              else if (s49) begin
83098      <font color = "red">0/1     ==>                          s57 &lt;= dtlb_miss_data[DTLB_D_BIT];</font>
83099      <font color = "red">0/1     ==>                          s58 &lt;= dtlb_miss_data[DTLB_A_BIT];</font>
83100      <font color = "red">0/1     ==>                          s59 &lt;= dtlb_miss_data[DTLB_G_BIT];</font>
83101      <font color = "red">0/1     ==>                          s60 &lt;= dtlb_miss_data[DTLB_U_BIT];</font>
83102      <font color = "red">0/1     ==>                          s61 &lt;= dtlb_miss_data[DTLB_X_BIT];</font>
83103      <font color = "red">0/1     ==>                          s62 &lt;= dtlb_miss_data[DTLB_W_BIT];</font>
83104      <font color = "red">0/1     ==>                          s63 &lt;= dtlb_miss_data[DTLB_R_BIT];</font>
83105      <font color = "red">0/1     ==>                          s64 &lt;= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];</font>
83106      <font color = "red">0/1     ==>                          s65 &lt;= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];</font>
83107                                       end
                        MISSING_ELSE
83108                                   end
83109                   
83110                                   always @(posedge core_clk) begin
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
***repeat 22
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
***repeat 23
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
***repeat 24
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
***repeat 25
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
***repeat 26
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
***repeat 27
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
***repeat 28
83111      1/1                              if (s49) begin
83112      <font color = "red">0/1     ==>                          s66 &lt;= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];</font>
83113      <font color = "red">0/1     ==>                          s67 &lt;= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];</font>
83114      <font color = "red">0/1     ==>                          s68 &lt;= dtlb_miss_data[DTLB_ECC_CORR_BIT];</font>
83115      <font color = "red">0/1     ==>                          s69 &lt;= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];</font>
83116      <font color = "red">0/1     ==>                          s56 &lt;= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];</font>
83117                                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2366.html" >kv_dtlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>20</td><td>10</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>20</td><td>10</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82860
 EXPRESSION (gen_dtlb_enable.s28 ? gen_dtlb_enable.s26 : lsu_dtlb_lru_wdata)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82993
 EXPRESSION (gen_dtlb_enable.gen_dtlb_lru8.s45[0] ? ((~gen_dtlb_enable.s19[0])) : ((|gen_dtlb_enable.s30[3:0])))
             ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82994
 EXPRESSION 
 Number  Term
      1  gen_dtlb_enable.gen_dtlb_lru8.s45[1] ? ((~gen_dtlb_enable.s19[1])) : (((|gen_dtlb_enable.s30[3:0])) ? ((|lsu_dtlb_lru_wdata[1:0])) : gen_dtlb_enable.s19[1]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82994
 SUB-EXPRESSION (((|gen_dtlb_enable.s30[3:0])) ? ((|lsu_dtlb_lru_wdata[1:0])) : gen_dtlb_enable.s19[1])
                 --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82995
 EXPRESSION 
 Number  Term
      1  gen_dtlb_enable.gen_dtlb_lru8.s45[2] ? ((~gen_dtlb_enable.s19[2])) : (((|gen_dtlb_enable.s30[7:4])) ? ((|lsu_dtlb_lru_wdata[5:4])) : gen_dtlb_enable.s19[2]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82995
 SUB-EXPRESSION (((|gen_dtlb_enable.s30[7:4])) ? ((|lsu_dtlb_lru_wdata[5:4])) : gen_dtlb_enable.s19[2])
                 --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82996
 EXPRESSION (((|gen_dtlb_enable.s30[1:0])) ? gen_dtlb_enable.s30[0] : gen_dtlb_enable.s19[3])
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82997
 EXPRESSION (((|gen_dtlb_enable.s30[3:2])) ? gen_dtlb_enable.s30[2] : gen_dtlb_enable.s19[4])
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82998
 EXPRESSION (((|gen_dtlb_enable.s30[5:4])) ? gen_dtlb_enable.s30[4] : gen_dtlb_enable.s19[5])
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82999
 EXPRESSION (((|gen_dtlb_enable.s30[7:6])) ? gen_dtlb_enable.s30[6] : gen_dtlb_enable.s19[6])
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2366.html" >kv_dtlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">450</td>
<td class="rt">162</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">225</td>
<td class="rt">81</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">225</td>
<td class="rt">81</td>
<td class="rt">36.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">450</td>
<td class="rt">162</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">225</td>
<td class="rt">81</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">225</td>
<td class="rt">81</td>
<td class="rt">36.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mstatus_mxr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mstatus_sum</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mmu_satp_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op0[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op0[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op0[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op0[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op0[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op0[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op0[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_va_op1[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_lsu_ppn[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_lsu_status[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dtlb_lru_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_lru_wdata[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_req_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_mmu_va[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_lsu_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_miss_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_miss_vpn[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dtlb_miss_resp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_miss_data[45:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_sfence_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_sfence_mode_flush_all</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_sfence_mode_va</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2366.html" >kv_dtlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">118</td>
<td class="rt">76</td>
<td class="rt">64.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82860</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82993</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">82994</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">82995</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82996</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82997</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82998</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82999</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82815</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82824</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">82876</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82886</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82914</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">82962</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83028</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">83086</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">83111</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82860              wire [7:0] s30 = s28 ? s26 : lsu_dtlb_lru_wdata;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82993                  assign s20[0] = s45[0] ? ~s19[0] : |s30[3:0];
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82994                  assign s20[1] = s45[1] ? ~s19[1] : |s30[3:0] ? |lsu_dtlb_lru_wdata[1:0] : s19[1];
                                              <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                              <font color = "red">==></font>                   <font color = "red">==></font>   
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82995                  assign s20[2] = s45[2] ? ~s19[2] : |s30[7:4] ? |lsu_dtlb_lru_wdata[5:4] : s19[2];
                                              <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                              <font color = "red">==></font>                   <font color = "red">==></font>   
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82996                  assign s20[3] = |s30[1:0] ? s30[0] : s19[3];
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82997                  assign s20[4] = |s30[3:2] ? s30[2] : s19[4];
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82998                  assign s20[5] = |s30[5:4] ? s30[4] : s19[5];
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82999                  assign s20[6] = |s30[7:6] ? s30[6] : s19[6];
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82815                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82816                      s1 <= 1'b0;
           <font color = "green">                ==></font>
82817                  end
82818                  else if (lsu_mmu_req_valid | mmu_lsu_resp_valid) begin
                            <font color = "red">-2-</font>  
82819                      s1 <= lsu_mmu_req_valid;
           <font color = "red">                ==></font>
82820                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82824                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82825                      s2 <= {(EXTVALEN){1'b0}};
           <font color = "green">                ==></font>
82826                  end
82827                  else if (lsu_mmu_req_valid) begin
                            <font color = "red">-2-</font>  
82828                      s2 <= lsu_mmu_va;
           <font color = "red">                ==></font>
82829                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82876                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82877                      s36 <= 1'b0;
           <font color = "green">                ==></font>
82878                  end
82879                  else begin
82880                      s36 <= s37;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82886                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82887                      s40 <= {(VALEN - 12){1'b0}};
           <font color = "green">                ==></font>
82888                  end
82889                  else if (s41) begin
                            <font color = "red">-2-</font>  
82890                      s40 <= s2[(VALEN - 1):12];
           <font color = "red">                ==></font>
82891                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82914                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82915                      s42 <= {(DTLB_ENTRIES - 1){1'b0}};
           <font color = "green">                ==></font>
82916                  end
82917                  else if (s43) begin
                            <font color = "red">-2-</font>  
82918                      s42 <= s20[(DTLB_ENTRIES - 2):0];
           <font color = "red">                ==></font>
82919                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82962                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
82963                          s44 <= 3'b0;
           <font color = "green">                    ==></font>
82964                          s45 <= 3'b0;
82965                      end
82966                      else if (|s23) begin
                                <font color = "red">-2-</font>  
82967                          s44[0] <= s19[0];
82968                          if (|s23[3:0]) begin
                               <font color = "red">-3-</font>  
82969                              s44[1] <= s19[1];
           <font color = "red">                        ==></font>
82970                          end
                               MISSING_ELSE
           <font color = "red">                    ==></font>
82971                          if (|s23[7:4]) begin
                               <font color = "red">-4-</font>  
82972                              s44[2] <= s19[2];
           <font color = "red">                        ==></font>
82973                          end
                               MISSING_ELSE
           <font color = "red">                    ==></font>
82974                          s45 <= (s44 ^~ s19[2:0]);
82975                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83028                          if (s49) begin
                               <font color = "red">-1-</font>  
83029                              s47 <= dtlb_miss_vpn;
           <font color = "red">                        ==></font>
83030                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83077                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83078                              s52 <= 1'b0;
           <font color = "green">                        ==></font>
83079                          end
83080                          else if (s53) begin
                                    <font color = "green">-2-</font>  
83081                              s52 <= s54;
           <font color = "green">                        ==></font>
83082                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83086                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
83087                              s57 <= 1'b0;
           <font color = "green">                        ==></font>
83088                              s58 <= 1'b0;
83089                              s59 <= 1'b0;
83090                              s60 <= 1'b0;
83091                              s61 <= 1'b0;
83092                              s62 <= 1'b0;
83093                              s63 <= 1'b0;
83094                              s64 <= 1'b0;
83095                              s65 <= 1'b0;
83096                          end
83097                          else if (s49) begin
                                    <font color = "red">-2-</font>  
83098                              s57 <= dtlb_miss_data[DTLB_D_BIT];
           <font color = "red">                        ==></font>
83099                              s58 <= dtlb_miss_data[DTLB_A_BIT];
83100                              s59 <= dtlb_miss_data[DTLB_G_BIT];
83101                              s60 <= dtlb_miss_data[DTLB_U_BIT];
83102                              s61 <= dtlb_miss_data[DTLB_X_BIT];
83103                              s62 <= dtlb_miss_data[DTLB_W_BIT];
83104                              s63 <= dtlb_miss_data[DTLB_R_BIT];
83105                              s64 <= dtlb_miss_data[DTLB_PAGE_FAULT_BIT];
83106                              s65 <= dtlb_miss_data[DTLB_PTW_ACCESS_FAULT_BIT];
83107                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83111                          if (s49) begin
                               <font color = "red">-1-</font>  
83112                              s66 <= dtlb_miss_data[DTLB_MDCAUSE_MSB:DTLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
83113                              s67 <= dtlb_miss_data[DTLB_ECC_CODE_MSB:DTLB_ECC_CODE_LSB];
83114                              s68 <= dtlb_miss_data[DTLB_ECC_CORR_BIT];
83115                              s69 <= dtlb_miss_data[DTLB_ECC_RAMID_MSB:DTLB_ECC_RAMID_LSB];
83116                              s56 <= dtlb_miss_data[DTLB_PPN_MSB:DTLB_PPN_LSB];
83117                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_175875">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dtlb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
