<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="alpus_riscv_cpu_example_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="alpus_pll_pkg" />
            <top_module name="alpus_resetsync_pkg" />
            <top_module name="alpus_riscv_cpu_example_tb" />
            <top_module name="alpus_riscv_cpu_pkg" />
            <top_module name="alpus_riscv_cpu_serv_pkg" />
            <top_module name="alpus_riscv_cpu_vex_pkg" />
            <top_module name="alpus_wb32_pkg" />
            <top_module name="alpus_wb_gpio_pkg" />
            <top_module name="config_pkg" />
            <top_module name="firmware_mem_pkg" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="11.260001 us"></ZoomEndTime>
      <Cursor1Time time="0.685000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="360"></NameColumnWidth>
      <ValueColumnWidth column_width="90"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="69" />
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/CLK_PERIOD" type="other">
      <obj_property name="ElementShortName">CLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">CLK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/wb_tos" type="array">
      <obj_property name="ElementShortName">wb_tos</obj_property>
      <obj_property name="ObjectShortName">wb_tos</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/wb_tom" type="array">
      <obj_property name="ElementShortName">wb_tom</obj_property>
      <obj_property name="ObjectShortName">wb_tom</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/iBus_cmd_valid" type="logic">
      <obj_property name="ElementShortName">iBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/iBus_cmd_ready" type="logic">
      <obj_property name="ElementShortName">iBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/iBus_cmd_payload_pc" type="array">
      <obj_property name="ElementShortName">iBus_cmd_payload_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_payload_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/iBus_cmd_payload_pc_i" type="array">
      <obj_property name="ElementShortName">iBus_cmd_payload_pc_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_payload_pc_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/iBus_rsp_valid" type="logic">
      <obj_property name="ElementShortName">iBus_rsp_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/iBus_rsp_payload_inst" type="array">
      <obj_property name="ElementShortName">iBus_rsp_payload_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/iBus_rsp_payload_inst_i" type="array">
      <obj_property name="ElementShortName">iBus_rsp_payload_inst_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_inst_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_valid" type="logic">
      <obj_property name="ElementShortName">dBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_valid_i" type="logic">
      <obj_property name="ElementShortName">dBus_cmd_valid_i</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_valid_i</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_ready" type="logic">
      <obj_property name="ElementShortName">dBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_payload_wr" type="logic">
      <obj_property name="ElementShortName">dBus_cmd_payload_wr</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_payload_address" type="array">
      <obj_property name="ElementShortName">dBus_cmd_payload_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_payload_address_i" type="array">
      <obj_property name="ElementShortName">dBus_cmd_payload_address_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_address_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_payload_data" type="array">
      <obj_property name="ElementShortName">dBus_cmd_payload_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_cmd_payload_size" type="array">
      <obj_property name="ElementShortName">dBus_cmd_payload_size[1:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_size[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_rsp_ready" type="logic">
      <obj_property name="ElementShortName">dBus_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_rsp_data_i0" type="array">
      <obj_property name="ElementShortName">dBus_rsp_data_i0[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data_i0[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_rsp_data_i1" type="array">
      <obj_property name="ElementShortName">dBus_rsp_data_i1[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data_i1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/cpu/vex/i/dBus_rsp_data" type="array">
      <obj_property name="ElementShortName">dBus_rsp_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/wb_tos" type="array">
      <obj_property name="ElementShortName">wb_tos</obj_property>
      <obj_property name="ObjectShortName">wb_tos</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/wb_tom" type="array">
      <obj_property name="ElementShortName">wb_tom</obj_property>
      <obj_property name="ObjectShortName">wb_tom</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/gpio" type="array">
      <obj_property name="ElementShortName">gpio[1:0]</obj_property>
      <obj_property name="ObjectShortName">gpio[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/irq" type="logic">
      <obj_property name="ElementShortName">irq</obj_property>
      <obj_property name="ObjectShortName">irq</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/addr" type="array">
      <obj_property name="ElementShortName">addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">addr[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/reg_gpio_out" type="array">
      <obj_property name="ElementShortName">reg_gpio_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_gpio_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/reg_gpio_oen" type="array">
      <obj_property name="ElementShortName">reg_gpio_oen[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_gpio_oen[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/reg_irq_en" type="array">
      <obj_property name="ElementShortName">reg_irq_en[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_irq_en[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/reg_irq_flag" type="array">
      <obj_property name="ElementShortName">reg_irq_flag[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_irq_flag[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/acc_ctr" type="other">
      <obj_property name="ElementShortName">acc_ctr</obj_property>
      <obj_property name="ObjectShortName">acc_ctr</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/gpio_r" type="array">
      <obj_property name="ElementShortName">gpio_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/gpio_rr" type="array">
      <obj_property name="ElementShortName">gpio_rr[1:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_rr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/io/gpio_rrr" type="array">
      <obj_property name="ElementShortName">gpio_rrr[1:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_rrr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/wb_gpio_tos" type="array">
      <obj_property name="ElementShortName">wb_gpio_tos</obj_property>
      <obj_property name="ObjectShortName">wb_gpio_tos</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/wb_gpio_tom" type="array">
      <obj_property name="ElementShortName">wb_gpio_tom</obj_property>
      <obj_property name="ObjectShortName">wb_gpio_tom</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/wb_timer_tos" type="array">
      <obj_property name="ElementShortName">wb_timer_tos</obj_property>
      <obj_property name="ObjectShortName">wb_timer_tos</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/wb_timer_tom" type="array">
      <obj_property name="ElementShortName">wb_timer_tom</obj_property>
      <obj_property name="ObjectShortName">wb_timer_tom</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/in_clk" type="logic">
      <obj_property name="ElementShortName">in_clk</obj_property>
      <obj_property name="ObjectShortName">in_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/in_rst" type="logic">
      <obj_property name="ElementShortName">in_rst</obj_property>
      <obj_property name="ObjectShortName">in_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/out_clk0" type="logic">
      <obj_property name="ElementShortName">out_clk0</obj_property>
      <obj_property name="ObjectShortName">out_clk0</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/out_clk1" type="logic">
      <obj_property name="ElementShortName">out_clk1</obj_property>
      <obj_property name="ObjectShortName">out_clk1</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/out_clk2" type="logic">
      <obj_property name="ElementShortName">out_clk2</obj_property>
      <obj_property name="ObjectShortName">out_clk2</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/out_clk3" type="logic">
      <obj_property name="ElementShortName">out_clk3</obj_property>
      <obj_property name="ObjectShortName">out_clk3</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/out_locked" type="logic">
      <obj_property name="ElementShortName">out_locked</obj_property>
      <obj_property name="ObjectShortName">out_locked</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/OUT0_DIV" type="other">
      <obj_property name="ElementShortName">OUT0_DIV</obj_property>
      <obj_property name="ObjectShortName">OUT0_DIV</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/OUT1_DIV" type="other">
      <obj_property name="ElementShortName">OUT1_DIV</obj_property>
      <obj_property name="ObjectShortName">OUT1_DIV</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/OUT2_DIV" type="other">
      <obj_property name="ElementShortName">OUT2_DIV</obj_property>
      <obj_property name="ObjectShortName">OUT2_DIV</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/OUT3_DIV" type="other">
      <obj_property name="ElementShortName">OUT3_DIV</obj_property>
      <obj_property name="ObjectShortName">OUT3_DIV</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/pll/IN_MUL" type="other">
      <obj_property name="ElementShortName">IN_MUL</obj_property>
      <obj_property name="ObjectShortName">IN_MUL</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/slow_clk" type="logic">
      <obj_property name="ElementShortName">slow_clk</obj_property>
      <obj_property name="ObjectShortName">slow_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/arst" type="logic">
      <obj_property name="ElementShortName">arst</obj_property>
      <obj_property name="ObjectShortName">arst</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/locked" type="logic">
      <obj_property name="ElementShortName">locked</obj_property>
      <obj_property name="ObjectShortName">locked</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/clk" type="array">
      <obj_property name="ElementShortName">clk[0:0]</obj_property>
      <obj_property name="ObjectShortName">clk[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/rst" type="array">
      <obj_property name="ElementShortName">rst[0:0]</obj_property>
      <obj_property name="ObjectShortName">rst[0:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/arst_combined" type="logic">
      <obj_property name="ElementShortName">arst_combined</obj_property>
      <obj_property name="ObjectShortName">arst_combined</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/rst_ctr" type="array">
      <obj_property name="ElementShortName">rst_ctr[3:0]</obj_property>
      <obj_property name="ObjectShortName">rst_ctr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/rst_i" type="logic">
      <obj_property name="ElementShortName">rst_i</obj_property>
      <obj_property name="ObjectShortName">rst_i</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/rst_sample" type="array">
      <obj_property name="ElementShortName">rst_sample[0:0]</obj_property>
      <obj_property name="ObjectShortName">rst_sample[0:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/rst_sample_meta" type="array">
      <obj_property name="ElementShortName">rst_sample_meta[0:0]</obj_property>
      <obj_property name="ObjectShortName">rst_sample_meta[0:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/NUM_CLOCKS" type="other">
      <obj_property name="ElementShortName">NUM_CLOCKS</obj_property>
      <obj_property name="ObjectShortName">NUM_CLOCKS</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/ARST_ACTIVE" type="logic">
      <obj_property name="ElementShortName">ARST_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">ARST_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/alpus_riscv_cpu_example_tb/dut/rstsync/RST_COUNTER_WID" type="other">
      <obj_property name="ElementShortName">RST_COUNTER_WID</obj_property>
      <obj_property name="ObjectShortName">RST_COUNTER_WID</obj_property>
   </wvobject>
</wave_config>
