#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa2998041d0 .scope module, "tb_gcd" "tb_gcd" 2 4;
 .timescale -9 -12;
P_0x7fa299804340 .param/l "SIZE" 0 2 5, +C4<00000000000000000000000000001000>;
P_0x7fa299804380 .param/l "tclk" 0 2 6, +C4<00000000000000000000000000001010>;
v0x7fa299819fd0_0 .var "clk", 0 0;
v0x7fa29981a060_0 .var "data_in", 7 0;
v0x7fa29981a0f0_0 .net "data_out", 7 0, L_0x7fa299818760;  1 drivers
v0x7fa29981a1c0_0 .net "done", 0 0, v0x7fa299814f50_0;  1 drivers
v0x7fa29981a290_0 .var/i "n", 31 0;
v0x7fa29981a360_0 .var "reset", 0 0;
v0x7fa29981a430_0 .var "start", 0 0;
E_0x7fa2998043c0 .event posedge, v0x7fa299814f50_0;
S_0x7fa2998044a0 .scope module, "g0" "gcd" 2 14, 3 113 0, S_0x7fa2998041d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "done";
P_0x7fa299804660 .param/l "size" 0 3 115, +C4<00000000000000000000000000001000>;
v0x7fa299819520_0 .net "clk", 0 0, v0x7fa299819fd0_0;  1 drivers
v0x7fa299819630_0 .net "data_in", 7 0, v0x7fa29981a060_0;  1 drivers
v0x7fa2998196c0_0 .net "data_out", 7 0, L_0x7fa299818760;  alias, 1 drivers
v0x7fa299819750_0 .net "done", 0 0, v0x7fa299814f50_0;  alias, 1 drivers
v0x7fa2998197e0_0 .net "eq", 0 0, L_0x7fa29981b020;  1 drivers
v0x7fa299819870_0 .net "gt", 0 0, L_0x7fa29981ad00;  1 drivers
v0x7fa299819900_0 .net "lda", 0 0, v0x7fa299815140_0;  1 drivers
v0x7fa299819990_0 .net "ldb", 0 0, v0x7fa299815220_0;  1 drivers
v0x7fa299819a20_0 .net "lt", 0 0, L_0x7fa29981abe0;  1 drivers
v0x7fa299819b30_0 .net "reset", 0 0, v0x7fa29981a360_0;  1 drivers
v0x7fa299819bc0_0 .net "sel1", 0 0, v0x7fa299815520_0;  1 drivers
v0x7fa299819c50_0 .net "sel2", 0 0, v0x7fa2998155b0_0;  1 drivers
v0x7fa299819ce0_0 .net "sel_in", 0 0, v0x7fa299815650_0;  1 drivers
v0x7fa299819d70_0 .net "start", 0 0, v0x7fa29981a430_0;  1 drivers
S_0x7fa299804820 .scope module, "c0" "controller" 3 124, 3 69 0, S_0x7fa2998044a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "lt";
    .port_info 4 /INPUT 1 "eq";
    .port_info 5 /INPUT 1 "gt";
    .port_info 6 /OUTPUT 1 "lda";
    .port_info 7 /OUTPUT 1 "ldb";
    .port_info 8 /OUTPUT 1 "sel1";
    .port_info 9 /OUTPUT 1 "sel2";
    .port_info 10 /OUTPUT 1 "sel_in";
    .port_info 11 /OUTPUT 1 "done";
P_0x7fa2998049e0 .param/l "s0" 0 3 75, C4<000>;
P_0x7fa299804a20 .param/l "s1" 0 3 75, C4<001>;
P_0x7fa299804a60 .param/l "s2" 0 3 75, C4<010>;
P_0x7fa299804aa0 .param/l "s3" 0 3 75, C4<011>;
P_0x7fa299804ae0 .param/l "s4" 0 3 75, C4<100>;
v0x7fa299804ea0_0 .net "clk", 0 0, v0x7fa299819fd0_0;  alias, 1 drivers
v0x7fa299814f50_0 .var "done", 0 0;
v0x7fa299814ff0_0 .net "eq", 0 0, L_0x7fa29981b020;  alias, 1 drivers
v0x7fa2998150a0_0 .net "gt", 0 0, L_0x7fa29981ad00;  alias, 1 drivers
v0x7fa299815140_0 .var "lda", 0 0;
v0x7fa299815220_0 .var "ldb", 0 0;
v0x7fa2998152c0_0 .net "lt", 0 0, L_0x7fa29981abe0;  alias, 1 drivers
v0x7fa299815360_0 .var "next_state", 3 0;
v0x7fa299815410_0 .net "reset", 0 0, v0x7fa29981a360_0;  alias, 1 drivers
v0x7fa299815520_0 .var "sel1", 0 0;
v0x7fa2998155b0_0 .var "sel2", 0 0;
v0x7fa299815650_0 .var "sel_in", 0 0;
v0x7fa2998156f0_0 .net "start", 0 0, v0x7fa29981a430_0;  alias, 1 drivers
v0x7fa299815790_0 .var "state", 3 0;
E_0x7fa299804db0 .event edge, v0x7fa299814ff0_0, v0x7fa2998150a0_0, v0x7fa2998152c0_0, v0x7fa299815790_0;
E_0x7fa299804e00 .event edge, v0x7fa299815410_0, v0x7fa299814ff0_0, v0x7fa299815790_0;
E_0x7fa299804e50 .event posedge, v0x7fa299804ea0_0;
S_0x7fa299815960 .scope module, "d0" "datapath" 3 123, 3 49 0, S_0x7fa2998044a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "lda";
    .port_info 3 /INPUT 1 "ldb";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel2";
    .port_info 6 /INPUT 1 "sel_in";
    .port_info 7 /OUTPUT 1 "lt";
    .port_info 8 /OUTPUT 1 "gt";
    .port_info 9 /OUTPUT 1 "eq";
    .port_info 10 /OUTPUT 8 "data_out";
P_0x7fa299804c30 .param/l "size" 0 3 50, +C4<00000000000000000000000000001000>;
L_0x7fa299818760 .functor BUFZ 8, v0x7fa299816150_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa2998186b0_0 .net "A", 7 0, v0x7fa299816150_0;  1 drivers
v0x7fa2998187e0_0 .net "B", 7 0, v0x7fa299816750_0;  1 drivers
v0x7fa2998188f0_0 .net "X", 7 0, L_0x7fa29981a500;  1 drivers
v0x7fa299818980_0 .net "Y", 7 0, L_0x7fa29981a620;  1 drivers
v0x7fa299818a50_0 .net "bus", 7 0, L_0x7fa29981a940;  1 drivers
v0x7fa299818b20_0 .net "clk", 0 0, v0x7fa299819fd0_0;  alias, 1 drivers
v0x7fa299818bb0_0 .net "data_in", 7 0, v0x7fa29981a060_0;  alias, 1 drivers
v0x7fa299818c40_0 .net "data_out", 7 0, L_0x7fa299818760;  alias, 1 drivers
v0x7fa299818cd0_0 .net "eq", 0 0, L_0x7fa29981b020;  alias, 1 drivers
v0x7fa299818de0_0 .net "gt", 0 0, L_0x7fa29981ad00;  alias, 1 drivers
v0x7fa299818eb0_0 .net "lda", 0 0, v0x7fa299815140_0;  alias, 1 drivers
v0x7fa299818f80_0 .net "ldb", 0 0, v0x7fa299815220_0;  alias, 1 drivers
v0x7fa299819050_0 .net "lt", 0 0, L_0x7fa29981abe0;  alias, 1 drivers
v0x7fa299819120_0 .net "sel1", 0 0, v0x7fa299815520_0;  alias, 1 drivers
v0x7fa2998191f0_0 .net "sel2", 0 0, v0x7fa2998155b0_0;  alias, 1 drivers
v0x7fa299819280_0 .net "sel_in", 0 0, v0x7fa299815650_0;  alias, 1 drivers
v0x7fa299819350_0 .net "sub_out", 7 0, L_0x7fa29981a740;  1 drivers
S_0x7fa299815d50 .scope module, "A_reg" "PIPO" 3 58, 3 1 0, S_0x7fa299815960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
P_0x7fa299815f10 .param/l "size" 0 3 2, +C4<00000000000000000000000000001000>;
v0x7fa299816010_0 .net "clk", 0 0, v0x7fa299819fd0_0;  alias, 1 drivers
v0x7fa2998160c0_0 .net "data_in", 7 0, L_0x7fa29981a940;  alias, 1 drivers
v0x7fa299816150_0 .var "data_out", 7 0;
v0x7fa2998161e0_0 .net "ld", 0 0, v0x7fa299815140_0;  alias, 1 drivers
S_0x7fa2998162a0 .scope module, "B_reg" "PIPO" 3 59, 3 1 0, S_0x7fa299815960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
P_0x7fa299816470 .param/l "size" 0 3 2, +C4<00000000000000000000000000001000>;
v0x7fa2998165f0_0 .net "clk", 0 0, v0x7fa299819fd0_0;  alias, 1 drivers
v0x7fa2998166c0_0 .net "data_in", 7 0, L_0x7fa29981a940;  alias, 1 drivers
v0x7fa299816750_0 .var "data_out", 7 0;
v0x7fa2998167e0_0 .net "ld", 0 0, v0x7fa299815220_0;  alias, 1 drivers
S_0x7fa299816890 .scope module, "c0" "comp" 3 64, 3 25 0, S_0x7fa299815960;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 1 "lt";
    .port_info 3 /OUTPUT 1 "gt";
    .port_info 4 /OUTPUT 1 "eq";
P_0x7fa299816a50 .param/l "size" 0 3 26, +C4<00000000000000000000000000001000>;
v0x7fa299816ba0_0 .net "a", 7 0, v0x7fa299816150_0;  alias, 1 drivers
v0x7fa299816c60_0 .net "b", 7 0, v0x7fa299816750_0;  alias, 1 drivers
v0x7fa299816d10_0 .net "eq", 0 0, L_0x7fa29981b020;  alias, 1 drivers
v0x7fa299816de0_0 .net "gt", 0 0, L_0x7fa29981ad00;  alias, 1 drivers
v0x7fa299816e90_0 .net "lt", 0 0, L_0x7fa29981abe0;  alias, 1 drivers
L_0x7fa29981abe0 .cmp/gt 8, v0x7fa299816750_0, v0x7fa299816150_0;
L_0x7fa29981ad00 .cmp/gt 8, v0x7fa299816150_0, v0x7fa299816750_0;
L_0x7fa29981b020 .cmp/eq 8, v0x7fa299816150_0, v0x7fa299816750_0;
S_0x7fa299816f90 .scope module, "m1" "mux" 3 60, 3 15 0, S_0x7fa299815960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /INPUT 1 "sel";
P_0x7fa299817150 .param/l "size" 0 3 16, +C4<00000000000000000000000000001000>;
v0x7fa2998172d0_0 .net "A", 7 0, v0x7fa299816150_0;  alias, 1 drivers
v0x7fa2998173b0_0 .net "B", 7 0, v0x7fa299816750_0;  alias, 1 drivers
v0x7fa299817440_0 .net "out", 7 0, L_0x7fa29981a500;  alias, 1 drivers
v0x7fa2998174d0_0 .net "sel", 0 0, v0x7fa299815520_0;  alias, 1 drivers
L_0x7fa29981a500 .functor MUXZ 8, v0x7fa299816150_0, v0x7fa299816750_0, v0x7fa299815520_0, C4<>;
S_0x7fa299817590 .scope module, "m2" "mux" 3 61, 3 15 0, S_0x7fa299815960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /INPUT 1 "sel";
P_0x7fa299817790 .param/l "size" 0 3 16, +C4<00000000000000000000000000001000>;
v0x7fa2998178f0_0 .net "A", 7 0, v0x7fa299816150_0;  alias, 1 drivers
v0x7fa2998179a0_0 .net "B", 7 0, v0x7fa299816750_0;  alias, 1 drivers
v0x7fa299817a40_0 .net "out", 7 0, L_0x7fa29981a620;  alias, 1 drivers
v0x7fa299817ad0_0 .net "sel", 0 0, v0x7fa2998155b0_0;  alias, 1 drivers
L_0x7fa29981a620 .functor MUXZ 8, v0x7fa299816150_0, v0x7fa299816750_0, v0x7fa2998155b0_0, C4<>;
S_0x7fa299817b80 .scope module, "m3" "mux" 3 63, 3 15 0, S_0x7fa299815960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /INPUT 1 "sel";
P_0x7fa299817d40 .param/l "size" 0 3 16, +C4<00000000000000000000000000001000>;
v0x7fa299817ec0_0 .net "A", 7 0, L_0x7fa29981a740;  alias, 1 drivers
v0x7fa299817f80_0 .net "B", 7 0, v0x7fa29981a060_0;  alias, 1 drivers
v0x7fa299818020_0 .net "out", 7 0, L_0x7fa29981a940;  alias, 1 drivers
v0x7fa2998180b0_0 .net "sel", 0 0, v0x7fa299815650_0;  alias, 1 drivers
L_0x7fa29981a940 .functor MUXZ 8, L_0x7fa29981a740, v0x7fa29981a060_0, v0x7fa299815650_0, C4<>;
S_0x7fa299818180 .scope module, "s0" "sub" 3 62, 3 40 0, S_0x7fa299815960;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /OUTPUT 8 "out";
P_0x7fa299818340 .param/l "size" 0 3 41, +C4<00000000000000000000000000001000>;
v0x7fa2998184b0_0 .net "out", 7 0, L_0x7fa29981a740;  alias, 1 drivers
v0x7fa299818580_0 .net "x", 7 0, L_0x7fa29981a500;  alias, 1 drivers
v0x7fa299818610_0 .net "y", 7 0, L_0x7fa29981a620;  alias, 1 drivers
L_0x7fa29981a740 .arith/sub 8, L_0x7fa29981a500, L_0x7fa29981a620;
S_0x7fa299819e00 .scope task, "generate_stimulus" "generate_stimulus" 2 16, 2 16 0, S_0x7fa2998041d0;
 .timescale -9 -12;
TD_tb_gcd.generate_stimulus ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa29981a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa29981a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa299819fd0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa29981a360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa29981a430_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa29981a430_0, 0;
    %vpi_func 2 20 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x7fa29981a060_0, 0;
    %delay 10000, 0;
    %vpi_func 2 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x7fa29981a060_0, 0;
    %end;
    .scope S_0x7fa299815d50;
T_1 ;
    %wait E_0x7fa299804e50;
    %load/vec4 v0x7fa2998161e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa2998160c0_0;
    %assign/vec4 v0x7fa299816150_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa2998162a0;
T_2 ;
    %wait E_0x7fa299804e50;
    %load/vec4 v0x7fa2998167e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fa2998166c0_0;
    %assign/vec4 v0x7fa299816750_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa299804820;
T_3 ;
    %wait E_0x7fa299804e50;
    %load/vec4 v0x7fa299815360_0;
    %assign/vec4 v0x7fa299815790_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa299804820;
T_4 ;
    %wait E_0x7fa299804e00;
    %load/vec4 v0x7fa299815790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x7fa2998156f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x7fa299815410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
T_4.10 ;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7fa299815410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
T_4.12 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7fa299815410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x7fa299814ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
T_4.16 ;
T_4.14 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7fa299815410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa299815360_0, 0, 4;
T_4.18 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa299804820;
T_5 ;
    %wait E_0x7fa299804db0;
    %load/vec4 v0x7fa299815790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2998155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299814f50_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299815140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299815650_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299815220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299815650_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fa2998152c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299815520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2998155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299815220_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fa2998150a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2998155b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299815140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815220_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815220_0, 0, 1;
T_5.9 ;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa299814f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa299815220_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa2998041d0;
T_6 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fa29981a290_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x7fa2998041d0;
T_7 ;
    %vpi_call 2 27 "$dumpfile", "tb_gcd.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa2998041d0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fa2998041d0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x7fa299819fd0_0;
    %inv;
    %store/vec4 v0x7fa299819fd0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa2998041d0;
T_9 ;
    %load/vec4 v0x7fa29981a290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fa29981a290_0, 0, 32;
    %fork TD_tb_gcd.generate_stimulus, S_0x7fa299819e00;
    %join;
    %end;
    .thread T_9;
    .scope S_0x7fa2998041d0;
T_10 ;
    %wait E_0x7fa2998043c0;
    %load/vec4 v0x7fa29981a290_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 43 "$finish" {0 0 0};
T_10.0 ;
    %load/vec4 v0x7fa29981a290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fa29981a290_0, 0, 32;
    %fork TD_tb_gcd.generate_stimulus, S_0x7fa299819e00;
    %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa2998041d0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fa2998041d0;
T_12 ;
    %vpi_call 2 56 "$monitor", "time = %t, A = %d, B = %d, done=%b", $time, v0x7fa2998186b0_0, v0x7fa2998187e0_0, v0x7fa29981a1c0_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gcd_tb.v";
    "./gcd.v";
