#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 30 06:22:21 2020
# Process ID: 42592
# Current directory: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40264 C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.xpr
# Log file: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/vivado.log
# Journal file: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
launch_simulation
source timer_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1300000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source timer_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source top_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source timer_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source timer_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
set_property -name {xsim.simulate.runtime} -value {160000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
synth_design -rtl -name rtl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
place_ports idle_state J13
set_property IOSTANDARD LVCMOS33 [get_ports [list idle_state]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
close_design
launch_simulation
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
source top_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Serializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
source Serializer_tb.tcl
synth_design -rtl -name rtl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
place_ports temp_led_out R18
set_property IOSTANDARD LVCMOS33 [get_ports [list temp_led_out]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
refresh_design
launch_simulation
source top_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LED_decoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
place_ports play_sel J15
place_ports record_sel L16
place_ports A0 J17
place_ports A0 J18
place_ports A0 J17
place_ports A1 J18
place_ports A2 T9
place_ports A3 J14
place_ports A4 P14
place_ports A5 T14
place_ports A6 K2
place_ports A7 U13
place_ports {common_cathode[6]} T10
place_ports {common_cathode[5]} R10
place_ports {common_cathode[4]} K16
place_ports {common_cathode[3]} K13
place_ports {common_cathode[2]} P15
place_ports {common_cathode[1]} T11
place_ports {common_cathode[0]} L18
set_property IOSTANDARD LVCMOS33 [get_ports [list {common_cathode[6]} {common_cathode[5]} {common_cathode[4]} {common_cathode[3]} {common_cathode[2]} {common_cathode[1]} {common_cathode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1]]
set_property IOSTANDARD LVCMOS25 [get_ports [list A2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A5]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A6]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A7]]
set_property IOSTANDARD LVCMOS25 [get_ports [list play_sel]]
set_property IOSTANDARD LVCMOS33 [get_ports [list play_sel]]
set_property IOSTANDARD LVCMOS33 [get_ports [list record_sel]]
save_constraints_as led_constr
set_property constrset led_constr [get_runs synth_1]
set_property constrset led_constr [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/LED_decoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv w ]
add_files -fileset sim_1 C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv
launch_simulation
source top_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LED_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
source LED_tb.tcl
set_property -name {xsim.simulate.runtime} -value {500000} -objects [get_filesets sim_1]
close_sim
launch_simulation
source LED_tb.tcl
close_sim
launch_simulation
source LED_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000000} -objects [get_filesets sim_1]
close_sim
launch_simulation
source LED_tb.tcl
close_sim
launch_simulation
source LED_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv w ]
add_files -fileset sim_1 C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Synchronizer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property -name {xsim.simulate.runtime} -value {100} -objects [get_filesets sim_1]
launch_simulation
close_sim
launch_simulation
source Synchronizer_tb.tcl
close_sim
launch_simulation
source Synchronizer_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
source controller_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000} -objects [get_filesets sim_1]
close_sim
launch_simulation
source controller_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_anode[7]} {LED_anode[6]} {LED_anode[5]} {LED_anode[4]} {LED_anode[3]} {LED_anode[2]} {LED_anode[1]} {LED_anode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_cathode[6]} {LED_cathode[5]} {LED_cathode[4]} {LED_cathode[3]} {LED_cathode[2]} {LED_cathode[1]} {LED_cathode[0]}]]
place_ports {LED_anode[0]} J17
place_ports {LED_anode[1]} J18
place_ports {LED_anode[2]} T9
place_ports {LED_anode[3]} J14
place_ports {LED_anode[4]} P14
place_ports {LED_anode[5]} T14
place_ports {LED_anode[6]} K2
place_ports {LED_anode[7]} U13
place_ports {LED_cathode[0]} L18
place_ports {LED_cathode[1]} T11
place_ports {LED_cathode[2]} P15
place_ports {LED_cathode[3]} K13
place_ports {LED_cathode[4]} K16
place_ports {LED_cathode[5]} R10
place_ports {LED_cathode[6]} T10
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_cathode[6]} {LED_cathode[5]} {LED_cathode[4]} {LED_cathode[3]} {LED_cathode[2]} {LED_cathode[1]} {LED_cathode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_anode[7]} {LED_anode[6]} {LED_anode[5]} {LED_anode[4]} {LED_anode[3]} {LED_anode[2]} {LED_anode[1]} {LED_anode[0]}]]
place_ports {LED_anode[0]} J17
place_ports {LED_anode[1]} J18
place_ports {LED_anode[2]} T9
place_ports {LED_anode[3]} J14
place_ports {LED_anode[4]} P14
place_ports {LED_anode[5]} T14
place_ports {LED_anode[6]} K2
place_ports {LED_anode[7]} U13
place_ports {LED_cathode[6]} T10
place_ports {LED_cathode[5]} R10
place_ports {LED_cathode[4]} K16
place_ports {LED_cathode[3]} K13
place_ports {LED_cathode[2]} P15
place_ports {LED_cathode[1]} T11
place_ports {LED_cathode[0]} L18
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
set_property -name {xsim.simulate.runtime} -value {50000} -objects [get_filesets sim_1]
launch_simulation
close_sim
launch_simulation
source top_tb.tcl
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {90000} -objects [get_filesets sim_1]
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation -mode post-implementation -type timing
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv w ]
add_files -fileset sim_1 C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv
reset_simulation -simset sim_1 -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
source top_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000} -objects [get_filesets sim_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
close_sim
launch_simulation
source timer_tb.tcl
close_sim
launch_simulation
source timer_tb.tcl
close_sim
launch_simulation
source timer_tb.tcl
set_property -name {xsim.simulate.runtime} -value {500000} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
close_sim
launch_simulation
source timer_tb.tcl
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
