// Seed: 1653835478
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  tri  id_4
);
  id_6(
      .id_0(1), .id_1(1), .id_2(1'h0), .id_3(id_3), .id_4(id_3), .id_5(id_7)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input tri1 id_14
);
  assign id_7 = id_11;
  module_0(
      id_0, id_11, id_4, id_4, id_9
  );
endmodule
