{"&cites=10618166975739955521&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Digital integrated circuits: a design perspective","url":"http://online.sfsu.edu/mahmoodi/engr890/handouts/lecture8.pdf","authors":["JM Rabaey","JM Rabaey AP Chandrakasan","JM Rabaey AP Chandrakasan B Nikolić"],"year":2003,"numCitations":8172,"pdf":"http://online.sfsu.edu/mahmoodi/engr890/handouts/lecture8.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15011873864966173771&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:S3RHbr7jVNAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15011873864966173771&hl=en&as_sdt=2005&sciodt=0,5","publication":"online.sfsu.edu","p":1,"exp":1596898425768},{"title":"Networks on chips: A new SoC paradigm","url":"https://ieeexplore.ieee.org/abstract/document/976921/","authors":["L Benini","L Benini G De Micheli"],"year":2002,"numCitations":4652,"pdf":"https://infoscience.epfl.ch/record/165542/files/00976921.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11557091623274954702&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zj_yaZkJY6AJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11557091623274954702&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Route packets, not wires: on-chip inteconnection networks","url":"https://dl.acm.org/doi/abs/10.1145/378239.379048","authors":["WJ Dally","WJ Dally B Towles"],"year":2001,"numCitations":4208,"pdf":"http://www.liacs.leidenuniv.nl/~stefanovtp/courses/StudentenSeminarium/Papers/DT/RPNW.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9712801218355401565&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:XRMOWj_NyoYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9712801218355401565&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Principles and practices of interconnection networks","url":"https://books.google.com/books?hl=en&lr=&id=Rz7pCY8gIq0C&oi=fnd&pg=PP2&ots=9gGvvfqNvi&sig=TIMN4ANCN8UX5JROhYSeVyxkBEc","authors":["WJ Dally","WJ Dally BP Towles"],"year":2004,"numCitations":3938,"citationUrl":"http://scholar.google.com/scholar?cites=777573647293805240&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:uPKmyRx_ygoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=777573647293805240&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Razor: A low-power pipeline based on circuit-level timing speculation","url":"https://ieeexplore.ieee.org/abstract/document/1253179/","authors":["D Ernst","D Ernst NS Kim","D Ernst NS Kim S Das","D Ernst NS Kim S Das S Pant","D Ernst NS Kim S Das S Pant R Rao…"],"year":2003,"numCitations":1507,"pdf":"https://www.academia.edu/download/34311008/Razor_Micro_conf.pdf","citationUrl":"http://scholar.google.com/scholar?cites=18345773822402745331&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:89P5ZRdImf4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=18345773822402745331&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Memory systems: cache, DRAM, disk","url":"https://books.google.com/books?hl=en&lr=&id=SrP3aWed-esC&oi=fnd&pg=PP1&ots=4R17sKGDtB&sig=-SgH4wqIUiLRo-mMJXW4FubvbTE","authors":["B Jacob","B Jacob D Wang","B Jacob D Wang S Ng"],"year":2010,"numCitations":892,"citationUrl":"http://scholar.google.com/scholar?cites=12836228770999488855&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:V9ES1w5yI7IJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12836228770999488855&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Cg: A system for programming graphics hardware in a C-like language","url":"https://dl.acm.org/doi/abs/10.1145/1201775.882362","authors":["WR Mark","WR Mark RS Glanville","WR Mark RS Glanville K Akeley…"],"year":2003,"numCitations":882,"pdf":"http://cseweb.ucsd.edu/~ravir/274/15/papers/p896-mark.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8358247977492537203&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:c98Ra0B2_nMJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8358247977492537203&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"VLSI test principles and architectures: design for testability","url":"https://books.google.com/books?hl=en&lr=&id=P1ea4znZhGsC&oi=fnd&pg=PP1&ots=wO-BDH1ElL&sig=2jx1pcr_xF_sZUHN4e7QmxJxYA0","authors":["LT Wang","LT Wang CW Wu","LT Wang CW Wu X Wen"],"year":2006,"numCitations":732,"pdf":"http://www.syntest.com/SynTest_Newsletter_Q206.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8431326713383219980&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:DPN3iPkWAnUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8431326713383219980&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Technology-driven, highly-scalable dragonfly topology","url":"https://ieeexplore.ieee.org/abstract/document/4556717/","authors":["J Kim","J Kim WJ Dally","J Kim WJ Dally S Scott","J Kim WJ Dally S Scott D Abts"],"year":2008,"numCitations":687,"pdf":"https://research.google/pubs/pub34926.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4809815731427194826&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:yrfNmuzlv0IJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4809815731427194826&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A delay model and speculative architecture for pipelined routers","url":"https://ieeexplore.ieee.org/abstract/document/903268/","authors":["LS Peh","LS Peh WJ Dally"],"year":2001,"numCitations":662,"pdf":"https://people.eecs.berkeley.edu/~kubitron/cs258/handouts/papers/dally-specmodel.pdf","citationUrl":"http://scholar.google.com/scholar?cites=18241299255263630828&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:7BWWrwYdJv0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=18241299255263630828&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}