Analysis & Synthesis report for Lab3_SoC
Wed Nov 23 01:06:29 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg
 12. State Machine - |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated
 21. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated
 22. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated
 23. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated
 24. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated
 25. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated
 26. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated
 27. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated
 28. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 31. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 35. Source assignments for div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 36. Source assignments for div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 37. Source assignments for div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated
 38. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux_001
 40. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_002
 43. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_003
 44. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_004
 45. Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_005
 46. Source assignments for div_sys:nios_unit|altera_reset_controller:rst_controller
 47. Source assignments for div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data
 50. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag
 52. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht
 54. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a
 56. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b
 58. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1
 60. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 61. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2
 62. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 63. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3
 64. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 65. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag
 66. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data
 68. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim
 70. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 73. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram
 74. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 76. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 77. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 78. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 79. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy
 80. Parameter Settings for User Entity Instance: div_sys:nios_unit|divisor_avalon:div32
 81. Parameter Settings for User Entity Instance: div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit
 82. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo
 83. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo
 84. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_onchip_mem:onchip_mem
 85. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 87. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 88. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 89. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 90. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 91. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator
 92. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 93. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator
 94. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 95. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 96. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 97. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
100. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
103. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent
106. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
109. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent
112. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router|div_sys_mm_interconnect_0_router_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router_001|div_sys_mm_interconnect_0_router_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_002|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_003|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_004|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_005|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_006|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_007|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
123. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
124. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
131. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
132. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
133. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
134. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
135. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
136. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
137. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
138. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
141. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
142. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
143. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
144. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
145. Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
146. Parameter Settings for User Entity Instance: div_sys:nios_unit|altera_reset_controller:rst_controller
147. Parameter Settings for User Entity Instance: div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
148. Parameter Settings for User Entity Instance: div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
149. altsyncram Parameter Settings by Entity Instance
150. scfifo Parameter Settings by Entity Instance
151. Port Connectivity Checks: "div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
152. Port Connectivity Checks: "div_sys:nios_unit|altera_reset_controller:rst_controller"
153. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
154. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
155. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_002|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode"
156. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router|div_sys_mm_interconnect_0_router_default_decode:the_default_decode"
157. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo"
158. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent"
159. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
160. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
161. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo"
162. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent"
163. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
164. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
165. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
166. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
167. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
168. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
169. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
170. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
171. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator"
172. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
173. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator"
174. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
175. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
176. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
177. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
178. Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
179. Port Connectivity Checks: "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem"
180. Port Connectivity Checks: "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic"
181. Port Connectivity Checks: "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart"
182. Port Connectivity Checks: "div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit"
183. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy"
184. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
185. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
186. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_pib:the_div_sys_cpu_cpu_nios2_oci_pib"
187. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo|div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc"
188. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace|div_sys_cpu_cpu_nios2_oci_td_mode:div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
189. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_itrace:the_div_sys_cpu_cpu_nios2_oci_itrace"
190. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk"
191. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk"
192. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug"
193. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci"
194. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"
195. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell"
196. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_test_bench:the_div_sys_cpu_cpu_test_bench"
197. Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu"
198. Port Connectivity Checks: "div_sys:nios_unit"
199. Post-Synthesis Netlist Statistics for Top Partition
200. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
201. Elapsed Time Per Partition
202. Analysis & Synthesis Messages
203. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 23 01:06:29 2022       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; Lab3_SoC                                    ;
; Top-level Entity Name           ; nios_divisor_top                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2321                                        ;
; Total pins                      ; 37                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,023,744                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; nios_divisor_top   ; Lab3_SoC           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                               ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; div_sys/synthesis/div_sys.vhd                                                               ; yes             ; User VHDL File                               ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd                                                               ;             ;
; div_sys/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v                                      ; div_sys     ;
; div_sys/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_synchronizer.v                                    ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_irq_mapper.sv                                          ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v                                    ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v                  ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv                           ; div_sys     ;
; div_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv                         ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv                           ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv                         ; div_sys     ;
; div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; div_sys     ;
; div_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv                        ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv                            ; div_sys     ;
; div_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; div_sys     ;
; div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; div_sys     ;
; div_sys/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_agent.sv                                  ; div_sys     ;
; div_sys/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_translator.sv                              ; div_sys     ;
; div_sys/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_translator.sv                             ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_sysid.v                                                ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sysid.v                                                ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_sseg.v                                                 ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sseg.v                                                 ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_onchip_mem.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.hex                                         ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_onchip_mem.v                                           ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v                                           ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v                                            ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu.v                                                  ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_cpu_cpu.v                                              ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v                                              ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v                          ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v                           ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v                              ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v                                    ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v                                    ; div_sys     ;
; div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v                                   ; div_sys     ;
; div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                                ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                                ; div_sys     ;
; divisor_avalon.vhd                                                                          ; yes             ; User VHDL File                               ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd                                                                          ;             ;
; nios_divisor_top.vhd                                                                        ; yes             ; User VHDL File                               ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd                                                                        ;             ;
; divisor.vhd                                                                                 ; yes             ; User VHDL File                               ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd                                                                                 ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; aglobal211.inc                                                                              ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                       ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; db/altsyncram_spj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_spj1.tdf                                                                      ;             ;
; db/altsyncram_rgj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_rgj1.tdf                                                                      ;             ;
; db/altsyncram_pdj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_pdj1.tdf                                                                      ;             ;
; db/altsyncram_voi1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_voi1.tdf                                                                      ;             ;
; altera_mult_add.tdf                                                                         ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                  ;             ;
; db/altera_mult_add_37p2.v                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v                                                                   ;             ;
; altera_mult_add_rtl.v                                                                       ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                ;             ;
; db/altsyncram_3pi1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_3pi1.tdf                                                                      ;             ;
; db/altsyncram_4kl1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_4kl1.tdf                                                                      ;             ;
; db/altsyncram_baj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_baj1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                   ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                            ;             ;
; db/altsyncram_qid1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_qid1.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                    ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;             ;
; scfifo.tdf                                                                                  ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                           ;             ;
; a_regfifo.inc                                                                               ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                        ;             ;
; a_dpfifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                         ;             ;
; a_i2fifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                         ;             ;
; a_fffifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                         ;             ;
; a_f2fifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                         ;             ;
; db/scfifo_3291.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/scfifo_3291.tdf                                                                          ;             ;
; db/a_dpfifo_5771.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_vg7.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_vg7.tdf                                                                             ;             ;
; db/altsyncram_7pu1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_7pu1.tdf                                                                      ;             ;
; db/cntr_jgb.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_jgb.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                         ; yes             ; Encrypted Megafunction                       ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                  ;             ;
; db/altsyncram_ptm1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf                                                                      ;             ;
; db/decode_8la.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/decode_8la.tdf                                                                           ;             ;
; db/mux_5hb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/mux_5hb.tdf                                                                              ;             ;
; pzdyqx.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                           ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld  ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1676      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2518      ;
;     -- 7 input functions                    ; 24        ;
;     -- 6 input functions                    ; 551       ;
;     -- 5 input functions                    ; 575       ;
;     -- 4 input functions                    ; 396       ;
;     -- <=3 input functions                  ; 972       ;
;                                             ;           ;
; Dedicated logic registers                   ; 2321      ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1023744   ;
;                                             ;           ;
; Total DSP Blocks                            ; 3         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2434      ;
; Total fan-out                               ; 25707     ;
; Average fan-out                             ; 4.86      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |nios_divisor_top                                                                                                                       ; 2518 (1)            ; 2321 (0)                  ; 1023744           ; 3          ; 37   ; 0            ; |nios_divisor_top                                                                                                                                                                                                                                                                                                                                            ; nios_divisor_top                       ; work         ;
;    |div_sys:nios_unit|                                                                                                                  ; 2296 (0)            ; 2157 (0)                  ; 1023744           ; 3          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit                                                                                                                                                                                                                                                                                                                          ; div_sys                                ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                   ; altera_reset_controller                ; div_sys      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                    ; altera_reset_synchronizer              ; div_sys      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer              ; div_sys      ;
;       |div_sys_cpu:cpu|                                                                                                                 ; 1381 (0)            ; 1595 (0)                  ; 62720             ; 3          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu                                                                                                                                                                                                                                                                                                          ; div_sys_cpu                            ; div_sys      ;
;          |div_sys_cpu_cpu:cpu|                                                                                                          ; 1381 (1151)         ; 1595 (1251)               ; 62720             ; 3          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu                                                                                                                                                                                                                                                                                      ; div_sys_cpu_cpu                        ; div_sys      ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                ; 60 (60)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                           ; altera_nios2_gen2_rtl_module           ; div_sys      ;
;             |div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht                                                                                                                                                                                                                                       ; div_sys_cpu_cpu_bht_module             ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                             ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                              ; altsyncram_pdj1                        ; work         ;
;             |div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|                                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data                                                                                                                                                                                                                               ; div_sys_cpu_cpu_dc_data_module         ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                             ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                      ; altsyncram_4kl1                        ; work         ;
;             |div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|                                                                      ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag                                                                                                                                                                                                                                 ; div_sys_cpu_cpu_dc_tag_module          ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                             ; work         ;
;                   |altsyncram_3pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                        ; altsyncram_3pi1                        ; work         ;
;             |div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|                                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim                                                                                                                                                                                                                           ; div_sys_cpu_cpu_dc_victim_module       ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                             ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                  ; altsyncram_baj1                        ; work         ;
;             |div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|                                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data                                                                                                                                                                                                                               ; div_sys_cpu_cpu_ic_data_module         ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                             ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                      ; altsyncram_spj1                        ; work         ;
;             |div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|                                                                      ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag                                                                                                                                                                                                                                 ; div_sys_cpu_cpu_ic_tag_module          ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                             ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                        ; altsyncram_rgj1                        ; work         ;
;             |div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|                                                                   ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell                                                                                                                                                                                                                              ; div_sys_cpu_cpu_mult_cell              ; div_sys      ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                           ; altera_mult_add                        ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                       ; altera_mult_add_37p2                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                  ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                           ; altera_mult_add                        ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                       ; altera_mult_add_37p2                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                  ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                           ; altera_mult_add                        ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                       ; altera_mult_add_37p2                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                              ; altera_mult_add_rtl                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                     ; ama_multiplier_function                ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                   ; ama_register_function                  ; work         ;
;             |div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|                                                                   ; 170 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci                                                                                                                                                                                                                              ; div_sys_cpu_cpu_nios2_oci              ; div_sys      ;
;                |div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|                                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper                                                                                                                                                  ; div_sys_cpu_cpu_debug_slave_wrapper    ; div_sys      ;
;                   |div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|                                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk                                                                        ; div_sys_cpu_cpu_debug_slave_sysclk     ; div_sys      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                   ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5                   ; altera_std_synchronizer                ; work         ;
;                   |div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|                                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck                                                                              ; div_sys_cpu_cpu_debug_slave_tck        ; div_sys      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                         ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3                         ; altera_std_synchronizer                ; work         ;
;                   |sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy|                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy                                                                                           ; sld_virtual_jtag_basic                 ; work         ;
;                |div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|                                                  ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg                                                                                                                                                        ; div_sys_cpu_cpu_nios2_avalon_reg       ; div_sys      ;
;                |div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break|                                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break                                                                                                                                                          ; div_sys_cpu_cpu_nios2_oci_break        ; div_sys      ;
;                |div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|                                                    ; 6 (6)               ; 11 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug                                                                                                                                                          ; div_sys_cpu_cpu_nios2_oci_debug        ; div_sys      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                     ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                ; work         ;
;                |div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|                                                          ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem                                                                                                                                                                ; div_sys_cpu_cpu_nios2_ocimem           ; div_sys      ;
;                   |div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram                                                                                             ; div_sys_cpu_cpu_ociram_sp_ram_module   ; div_sys      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                   ; altsyncram                             ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                    ; altsyncram_qid1                        ; work         ;
;             |div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a                                                                                                                                                                                                               ; div_sys_cpu_cpu_register_bank_a_module ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                     ; altsyncram                             ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; altsyncram_voi1                        ; work         ;
;             |div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b                                                                                                                                                                                                               ; div_sys_cpu_cpu_register_bank_b_module ; div_sys      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                     ; altsyncram                             ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                      ; altsyncram_voi1                        ; work         ;
;       |div_sys_jtag_uart:jtag_uart|                                                                                                     ; 114 (33)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                              ; div_sys_jtag_uart                      ; div_sys      ;
;          |alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|                                                                        ; 33 (33)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                        ; alt_jtag_atlantic                      ; work         ;
;          |div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r                                                                                                                                                                                                                                    ; div_sys_jtag_uart_scfifo_r             ; div_sys      ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                       ; scfifo                                 ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                            ; scfifo_3291                            ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                       ; a_dpfifo_5771                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                               ; a_fefifo_7cf                           ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                          ; cntr_vg7                               ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                               ; altsyncram_7pu1                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                 ; cntr_jgb                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                       ; cntr_jgb                               ; work         ;
;          |div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w                                                                                                                                                                                                                                    ; div_sys_jtag_uart_scfifo_w             ; div_sys      ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                       ; scfifo                                 ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                            ; scfifo_3291                            ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                       ; a_dpfifo_5771                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                               ; a_fefifo_7cf                           ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                          ; cntr_vg7                               ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                               ; altsyncram_7pu1                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                 ; cntr_jgb                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                       ; cntr_jgb                               ; work         ;
;       |div_sys_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 520 (0)             ; 229 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                              ; div_sys_mm_interconnect_0              ; div_sys      ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                  ; div_sys      ;
;          |altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|                                                                           ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                  ; div_sys      ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                  ; div_sys      ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                  ; div_sys      ;
;          |altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|                                                                                 ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                  ; div_sys      ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                  ; div_sys      ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                             ; altera_merlin_master_agent             ; div_sys      ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent              ; div_sys      ;
;          |altera_merlin_slave_agent:div32_div_cpu_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent              ; div_sys      ;
;          |altera_merlin_slave_agent:onchip_mem_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent              ; div_sys      ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent              ; div_sys      ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator         ; div_sys      ;
;          |altera_merlin_slave_translator:div32_div_cpu_translator|                                                                      ; 3 (3)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator         ; div_sys      ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                        ; altera_merlin_slave_translator         ; div_sys      ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator         ; div_sys      ;
;          |altera_merlin_slave_translator:sseg_s1_translator|                                                                            ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator         ; div_sys      ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator         ; div_sys      ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 9 (9)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter          ; div_sys      ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 10 (10)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter          ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                            ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                            ; div_sys_mm_interconnect_0_cmd_demux    ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_cmd_demux    ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                ; 9 (5)               ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_cmd_mux      ; div_sys      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator               ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_cmd_mux      ; div_sys      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator               ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                ; 43 (39)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_cmd_mux      ; div_sys      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator               ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_cmd_mux      ; div_sys      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator               ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                ; 11 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_cmd_mux      ; div_sys      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator               ; div_sys      ;
;          |div_sys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                    ; 17 (13)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ; div_sys_mm_interconnect_0_cmd_mux      ; div_sys      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator               ; div_sys      ;
;          |div_sys_mm_interconnect_0_router:router_001|                                                                                  ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                  ; div_sys_mm_interconnect_0_router       ; div_sys      ;
;          |div_sys_mm_interconnect_0_router:router|                                                                                      ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router                                                                                                                                                                                                                                      ; div_sys_mm_interconnect_0_router       ; div_sys      ;
;          |div_sys_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                            ; div_sys_mm_interconnect_0_rsp_demux    ; div_sys      ;
;          |div_sys_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                            ; div_sys_mm_interconnect_0_rsp_demux    ; div_sys      ;
;          |div_sys_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                            ; div_sys_mm_interconnect_0_rsp_demux    ; div_sys      ;
;          |div_sys_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                            ; div_sys_mm_interconnect_0_rsp_demux    ; div_sys      ;
;          |div_sys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_rsp_demux    ; div_sys      ;
;          |div_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                ; div_sys_mm_interconnect_0_rsp_mux      ; div_sys      ;
;          |div_sys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                    ; div_sys_mm_interconnect_0_rsp_mux      ; div_sys      ;
;       |div_sys_onchip_mem:onchip_mem|                                                                                                   ; 38 (2)              ; 2 (0)                     ; 960000            ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                            ; div_sys_onchip_mem                     ; div_sys      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 960000            ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; altsyncram                             ; work         ;
;             |altsyncram_ptm1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 960000            ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_ptm1                        ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                ; decode_8la                             ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                      ; mux_5hb                                ; work         ;
;       |div_sys_sseg:sseg|                                                                                                               ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|div_sys_sseg:sseg                                                                                                                                                                                                                                                                                                        ; div_sys_sseg                           ; div_sys      ;
;       |divisor_avalon:div32|                                                                                                            ; 202 (7)             ; 171 (65)                  ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32                                                                                                                                                                                                                                                                                                     ; divisor_avalon                         ; work         ;
;          |divisor:div_unit|                                                                                                             ; 195 (195)           ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit                                                                                                                                                                                                                                                                                    ; divisor                                ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 92 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 92 (13)             ; 75 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                            ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; GHVD5181                               ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; JEQQ5299                               ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; JEQQ5299                               ; work         ;
;          |JEQQ5299:\ULTF4989:LCFH1028|                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:\ULTF4989:LCFH1028                                                                                                                                                                                                                                                                     ; JEQQ5299                               ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; JKWY9152                               ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; PUDL0439                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 89 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (87)            ; 82 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640    ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920   ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                   ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                   ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                   ;
; div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 30000        ; 32           ; --           ; --           ; 960000 ; div_sys_onchip_mem.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |nios_divisor_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_nios2_gen2                           ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu                                                                                                                                                                                                                                   ; div_sys.qsys    ;
; Altera ; altera_nios2_gen2_unit                      ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu                                                                                                                                                                                                               ; div_sys.qsys    ;
; Altera ; Nios II Embedded Processor Encrypted output ; N/A     ; N/A          ; OpenCore Plus ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                    ;                 ;
; Altera ; altera_irq_mapper                           ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_irq_mapper:irq_mapper                                                                                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_avalon_jtag_uart                     ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart                                                                                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_mm_interconnect                      ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_avalon_st_adapter                    ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                         ; div_sys.qsys    ;
; Altera ; error_adapter                               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                             ; div_sys.qsys    ;
; Altera ; altera_avalon_st_adapter                    ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                     ; div_sys.qsys    ;
; Altera ; error_adapter                               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                         ; div_sys.qsys    ;
; Altera ; altera_avalon_st_adapter                    ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                     ; div_sys.qsys    ;
; Altera ; error_adapter                               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                         ; div_sys.qsys    ;
; Altera ; altera_avalon_st_adapter                    ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                     ; div_sys.qsys    ;
; Altera ; error_adapter                               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                         ; div_sys.qsys    ;
; Altera ; altera_avalon_st_adapter                    ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                     ; div_sys.qsys    ;
; Altera ; error_adapter                               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                         ; div_sys.qsys    ;
; Altera ; altera_avalon_st_adapter                    ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                     ; div_sys.qsys    ;
; Altera ; error_adapter                               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                             ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_master_agent                  ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                      ; div_sys.qsys    ;
; Altera ; altera_merlin_traffic_limiter               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                 ; div_sys.qsys    ;
; Altera ; altera_merlin_master_translator             ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                            ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_agent                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                   ; div_sys.qsys    ;
; Altera ; altera_avalon_sc_fifo                       ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                              ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_translator              ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_master_agent                  ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                               ; div_sys.qsys    ;
; Altera ; altera_merlin_traffic_limiter               ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                          ; div_sys.qsys    ;
; Altera ; altera_merlin_master_translator             ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_agent                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_avalon_sc_fifo                       ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo                                                                                                                                                    ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_translator              ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator                                                                                                                                               ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_agent                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                           ; div_sys.qsys    ;
; Altera ; altera_avalon_sc_fifo                       ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                      ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_translator              ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                 ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_agent                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_avalon_sc_fifo                       ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                    ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_translator              ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                               ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router                                                                                                                                                               ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router_001                                                                                                                                                           ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_002                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_003                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_004                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_005                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_006                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_merlin_router                        ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_007                                                                                                                                                       ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_demultiplexer                 ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                             ; div_sys.qsys    ;
; Altera ; altera_merlin_multiplexer                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_agent                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent                                                                                                                                                               ; div_sys.qsys    ;
; Altera ; altera_avalon_sc_fifo                       ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo                                                                                                                                                          ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_translator              ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_agent                   ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                   ; div_sys.qsys    ;
; Altera ; altera_avalon_sc_fifo                       ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                              ; div_sys.qsys    ;
; Altera ; altera_merlin_slave_translator              ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                         ; div_sys.qsys    ;
; Altera ; altera_avalon_onchip_memory2                ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_onchip_mem:onchip_mem                                                                                                                                                                                                                     ; div_sys.qsys    ;
; Altera ; altera_reset_controller                     ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|altera_reset_controller:rst_controller                                                                                                                                                                                                            ; div_sys.qsys    ;
; Altera ; altera_avalon_pio                           ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_sseg:sseg                                                                                                                                                                                                                                 ; div_sys.qsys    ;
; Altera ; altera_avalon_sysid_qsys                    ; 21.1    ; N/A          ; N/A           ; |nios_divisor_top|div_sys:nios_unit|div_sys_sysid:sysid                                                                                                                                                                                                                               ; div_sys.qsys    ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg ;
+----------------+----------------+----------------+--------------+-----------------------------------+
; Name           ; state_reg.done ; state_reg.last ; state_reg.op ; state_reg.idle                    ;
+----------------+----------------+----------------+--------------+-----------------------------------+
; state_reg.idle ; 0              ; 0              ; 0            ; 0                                 ;
; state_reg.op   ; 0              ; 0              ; 1            ; 1                                 ;
; state_reg.last ; 0              ; 1              ; 0            ; 1                                 ;
; state_reg.done ; 1              ; 0              ; 0            ; 1                                 ;
+----------------+----------------+----------------+--------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                   ;
+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; Latch Name                                                          ; Latch Enable Signal                                                    ; Free of Timing Hazards ;
+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[31] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|n_next[5]   ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg.done ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|n_next[4]   ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg.done ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|n_next[3]   ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg.done ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|n_next[2]   ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg.done ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|n_next[1]   ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg.done ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|n_next[0]   ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|state_reg.done ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[30] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[29] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[28] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[1]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[2]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[3]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[4]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[5]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[27] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[0]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[22] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[23] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[24] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[25] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[26] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[11] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[12] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[13] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[14] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[15] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[16] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[7]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[21] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[20] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[19] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[18] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[17] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[10] ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[9]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[8]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rl_next[6]  ; div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]     ; yes                    ;
; Number of user-specified and inferred latches = 38                  ;                                                                        ;                        ;
+---------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator|av_chipselect_pre                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,4,6,8,10,11,14,17,23,26..28,31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_pc[0..16]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[19..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_im:the_div_sys_cpu_cpu_nios2_oci_im|trc_wrap                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_im:the_div_sys_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                       ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][63]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][96]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][61]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][55]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][78]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,3,5,7,9,12,13,15,16,18..22,24,25,29]                                                                                     ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[0..17]                                                                                                                                                                                         ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                            ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                 ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                          ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                   ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                   ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator|waitrequest_reset_override                                                                                                                         ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                           ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                         ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                   ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][61]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][62]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][77]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][78]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                        ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                        ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][96]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][63]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                              ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                              ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                    ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                  ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                   ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                   ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                    ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..18]                                                                                                                                                                                  ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                     ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                         ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                         ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ; Merged with div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                 ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][78]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break|trigger_state                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                              ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break|trigbrktype                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][95]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][95]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize.001 ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 396                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                              ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55],                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                      ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                      ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][78]                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][55],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                     ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                  ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                     ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                       ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                  ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                       ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                              ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break|trigbrktype                                                                            ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                       ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                            ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                   ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                           ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                           ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|DRsize.101 ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                           ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                              ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                      ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                      ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[1][95]                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo|mem[0][95]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                  ; Stuck at GND              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                      ; Stuck at VCC              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                      ; Stuck at VCC              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                          ; Stuck at VCC              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                      ; Stuck at VCC              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                      ; Stuck at VCC              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                      ; Stuck at VCC              ; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                            ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                      ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                  ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                 ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                             ; Stuck at GND              ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break|trigger_state                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2321  ;
; Number of registers using Synchronous Clear  ; 342   ;
; Number of registers using Synchronous Load   ; 303   ;
; Number of registers using Asynchronous Clear ; 1818  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1635  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                            ; 42      ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                    ; 5       ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                              ; 8       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; 11      ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                        ; 2       ;
; div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                             ; 3       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                     ; 1       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                                    ; 1       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                              ; 2       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                              ; 2       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                        ; 3       ;
; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                       ; 1       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator|av_readdata_pre[7]                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator|wait_latency_counter[0]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_st_data[25]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_rot_mask[4]                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|d_writedata[8]                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|MonDReg[16]                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|MonDReg[22]                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break|break_readreg[17]                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_inst_result[14]                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_inst_result[3]                                                                                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_inst_result[29]                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_pipe_flush_waddr[11]                                                                                                                                                                                         ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|rh_reg[18]                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router|src_data[80]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router_001|src_channel[4]                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_dst_regnum                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|M_rot[2]                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|dc_data_wr_port_data[25]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|dc_data_wr_port_data[8]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated|mux_5hb:mux2|l2_w12_n0_mux_dataout                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_rot_step1[29]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|Selector46                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_dst_regnum                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|E_logic_result[31]                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit|Selector35                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_wr_data_unfiltered[20]                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|D_src2_reg[3]                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |nios_divisor_top|div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |nios_divisor_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                          ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_spj1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 15                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 15                   ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_rgj1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pdj1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_voi1      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_voi1      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                           ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                        ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                        ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                        ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                        ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                        ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                        ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                        ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                        ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                        ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                        ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                 ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                        ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                        ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                        ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                        ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                        ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                        ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEV             ; Untyped                                                                                                                        ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                        ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                        ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                        ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                 ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                 ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                        ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                        ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                        ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                 ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                        ; altera_mult_add_37p2 ; Untyped                                                                                                                        ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                       ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                       ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                                                                                       ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                       ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                       ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                               ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                       ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                       ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                       ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                       ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                       ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                       ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                       ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                       ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                       ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                       ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                       ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                       ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                       ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                       ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                       ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                       ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                       ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                       ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                       ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                       ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                       ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                       ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                       ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                       ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                       ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                       ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                               ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                       ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                       ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                       ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                       ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                       ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                       ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                               ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                       ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                       ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                               ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                               ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                               ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                               ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                               ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                               ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                           ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                        ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                        ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                        ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                        ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                        ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                        ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                        ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                        ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                        ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                        ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                 ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                        ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                        ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                        ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                        ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                        ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                        ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEV             ; Untyped                                                                                                                        ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                        ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                        ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                        ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                 ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                 ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                        ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                        ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                        ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                 ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                        ; altera_mult_add_37p2 ; Untyped                                                                                                                        ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                       ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                       ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                                                                                       ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                       ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                       ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                               ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                       ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                       ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                       ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                       ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                       ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                       ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                       ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                       ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                       ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                       ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                       ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                       ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                       ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                       ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                       ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                       ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                       ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                       ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                       ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                       ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                       ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                       ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                       ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                       ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                       ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                       ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                               ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                       ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                       ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                       ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                       ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                       ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                       ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                               ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                       ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                       ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                               ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                               ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                               ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                               ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                               ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                               ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                           ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                        ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                        ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                        ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                        ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                        ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                        ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                        ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                        ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                        ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                        ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                        ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                        ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                        ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                        ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                        ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                        ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                        ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                        ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                        ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                 ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                        ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                        ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                        ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                        ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                        ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                        ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                        ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                        ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                        ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                        ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                        ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEV             ; Untyped                                                                                                                        ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                        ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                        ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                        ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                        ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                        ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                 ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                 ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                        ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                        ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                        ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                 ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                        ; altera_mult_add_37p2 ; Untyped                                                                                                                        ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                       ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                       ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                                                                                       ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                       ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                       ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                       ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                       ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                               ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                       ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                               ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                       ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                       ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                       ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                       ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                       ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                       ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                       ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                       ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                       ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                       ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                       ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                       ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                       ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                       ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                       ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                       ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                       ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                       ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                       ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                       ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                       ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                       ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                       ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                       ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                       ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                       ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                       ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                       ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                       ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                       ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                       ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                               ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                       ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                       ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                       ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                       ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                       ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                       ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                       ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                       ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                       ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                       ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                               ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                       ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                       ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                       ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                       ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                       ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                       ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                       ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                       ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                       ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                       ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                       ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                       ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                               ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                               ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                               ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                               ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                               ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                       ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                       ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                               ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                               ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                               ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                               ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                               ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                               ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                               ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_3pi1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_4kl1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_baj1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                             ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                             ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                     ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|divisor_avalon:div32 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; w              ; 32    ; Signed Integer                                             ;
; cbit           ; 6     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; w              ; 32    ; Signed Integer                                                              ;
; cbit           ; 6     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_onchip_mem:onchip_mem ;
+----------------+------------------------+----------------------------------------------------+
; Parameter Name ; Value                  ; Type                                               ;
+----------------+------------------------+----------------------------------------------------+
; INIT_FILE      ; div_sys_onchip_mem.hex ; String                                             ;
+----------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                     ;
+------------------------------------+------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 32                     ; Signed Integer                                           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                           ;
; NUMWORDS_A                         ; 30000                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                  ;
; WIDTH_B                            ; 1                      ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                  ;
; INIT_FILE                          ; div_sys_onchip_mem.hex ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 30000                  ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ptm1        ; Untyped                                                  ;
+------------------------------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router|div_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router_001|div_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_002|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_003|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_004|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_005|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_006|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_007|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 15                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                ;
; Entity Instance                           ; div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                    ;
; Entity Instance            ; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_002|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router|div_sys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div32_div_cpu_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:div32_div_cpu_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                    ;
+--------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic"                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart"                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                             ;
+-------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_pib:the_div_sys_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo|div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace|div_sys_cpu_cpu_nios2_oci_td_mode:div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_itrace:the_div_sys_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                         ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_exc_shadow_active ; Input  ; Info     ; Stuck at GND                                                                        ;
; D_ctrl_rdprs        ; Input  ; Info     ; Stuck at GND                                                                        ;
; E_ctrl_a_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_ctrl_b_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src1_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src2_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_exc_handler_mode  ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_crs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_prs    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; M_mul_cell_p2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; M_mul_cell_p3[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_test_bench:the_div_sys_cpu_cpu_test_bench" ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                               ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------+
; A_exc_highest_pri_exc_id[31..4] ; Input  ; Info     ; Stuck at GND                                                                          ;
; A_exc_inst_fetch                ; Input  ; Info     ; Stuck at GND                                                                          ;
; W_badaddr_reg[31..19]           ; Input  ; Info     ; Stuck at GND                                                                          ;
; W_bstatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                          ;
; W_estatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                          ;
; W_exception_reg[31..7]          ; Input  ; Info     ; Stuck at GND                                                                          ;
; W_exception_reg[1..0]           ; Input  ; Info     ; Stuck at GND                                                                          ;
; W_status_reg[31..1]             ; Input  ; Info     ; Stuck at GND                                                                          ;
; i_address[1..0]                 ; Input  ; Info     ; Stuck at GND                                                                          ;
; test_has_ended                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit|div_sys_cpu:cpu"                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_sys:nios_unit"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sseg_export[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sseg_export[23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sseg_export[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sseg_export[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2157                        ;
;     CLR               ; 376                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SCLR SLD      ; 31                          ;
;     CLR SLD           ; 20                          ;
;     ENA               ; 99                          ;
;     ENA CLR           ; 1083                        ;
;     ENA CLR SCLR      ; 99                          ;
;     ENA CLR SCLR SLD  ; 56                          ;
;     ENA CLR SLD       ; 93                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 49                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 30                          ;
;     plain             ; 141                         ;
; arriav_lcell_comb     ; 2297                        ;
;     arith             ; 177                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 2068                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 287                         ;
;         3 data inputs ; 339                         ;
;         4 data inputs ; 367                         ;
;         5 data inputs ; 533                         ;
;         6 data inputs ; 512                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 77                          ;
; stratixv_ram_block    ; 363                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.70                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 75                                    ;
;     CLR               ; 4                                     ;
;     ENA               ; 3                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 13                                    ;
;     SCLR              ; 29                                    ;
;     plain             ; 15                                    ;
; arriav_lcell_comb     ; 92                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 89                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 17                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 11                                    ;
;         5 data inputs ; 17                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.66                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Wed Nov 23 01:06:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_SoC -c Lab3_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file div_sys/synthesis/div_sys.vhd
    Info (12022): Found design unit 1: div_sys-rtl File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 18
    Info (12023): Found entity 1: div_sys File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file div_sys/synthesis/div_sys.vhd
    Info (12022): Found design unit 1: div_sys-rtl File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 18
    Info (12023): Found entity 1: div_sys File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_irq_mapper.sv
    Info (12023): Found entity 1: div_sys_irq_mapper File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: div_sys_mm_interconnect_0 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_avalon_st_adapter File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_rsp_mux File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_rsp_demux File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_cmd_mux File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_cmd_demux File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_router_002_default_decode File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: div_sys_mm_interconnect_0_router_002 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: div_sys_mm_interconnect_0_router_default_decode File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: div_sys_mm_interconnect_0_router File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_sysid.v
    Info (12023): Found entity 1: div_sys_sysid File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_sseg.v
    Info (12023): Found entity 1: div_sys_sseg File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_sseg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_onchip_mem.v
    Info (12023): Found entity 1: div_sys_onchip_mem File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file div_sys/synthesis/submodules/div_sys_jtag_uart.v
    Info (12023): Found entity 1: div_sys_jtag_uart_sim_scfifo_w File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: div_sys_jtag_uart_scfifo_w File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: div_sys_jtag_uart_sim_scfifo_r File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: div_sys_jtag_uart_scfifo_r File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: div_sys_jtag_uart File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 331
Info (12021): Found 2 design units, including 1 entities, in source file div_sys/synthesis/submodules/divisor.vhd
    Info (12022): Found design unit 1: divisor-rtl File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor.vhd Line: 18
    Info (12023): Found entity 1: divisor File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file div_sys/synthesis/submodules/divisor_avalon.vhd
    Info (12022): Found design unit 1: divisor_avalon-avalonMMslave File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor_avalon.vhd Line: 21
    Info (12023): Found entity 1: divisor_avalon File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/divisor_avalon.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu.v
    Info (12023): Found entity 1: div_sys_cpu File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu.v
    Info (12023): Found entity 1: div_sys_cpu_cpu_ic_data_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: div_sys_cpu_cpu_ic_tag_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: div_sys_cpu_cpu_bht_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: div_sys_cpu_cpu_register_bank_a_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: div_sys_cpu_cpu_register_bank_b_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: div_sys_cpu_cpu_dc_tag_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: div_sys_cpu_cpu_dc_data_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: div_sys_cpu_cpu_dc_victim_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: div_sys_cpu_cpu_nios2_oci_debug File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: div_sys_cpu_cpu_nios2_oci_break File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 721
    Info (12023): Found entity 11: div_sys_cpu_cpu_nios2_oci_xbrk File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1014
    Info (12023): Found entity 12: div_sys_cpu_cpu_nios2_oci_dbrk File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1275
    Info (12023): Found entity 13: div_sys_cpu_cpu_nios2_oci_itrace File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1464
    Info (12023): Found entity 14: div_sys_cpu_cpu_nios2_oci_td_mode File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1647
    Info (12023): Found entity 15: div_sys_cpu_cpu_nios2_oci_dtrace File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1715
    Info (12023): Found entity 16: div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1797
    Info (12023): Found entity 17: div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1869
    Info (12023): Found entity 18: div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1912
    Info (12023): Found entity 19: div_sys_cpu_cpu_nios2_oci_fifo File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1959
    Info (12023): Found entity 20: div_sys_cpu_cpu_nios2_oci_pib File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2445
    Info (12023): Found entity 21: div_sys_cpu_cpu_nios2_oci_im File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2468
    Info (12023): Found entity 22: div_sys_cpu_cpu_nios2_performance_monitors File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2538
    Info (12023): Found entity 23: div_sys_cpu_cpu_nios2_avalon_reg File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2555
    Info (12023): Found entity 24: div_sys_cpu_cpu_ociram_sp_ram_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2648
    Info (12023): Found entity 25: div_sys_cpu_cpu_nios2_ocimem File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2713
    Info (12023): Found entity 26: div_sys_cpu_cpu_nios2_oci File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2894
    Info (12023): Found entity 27: div_sys_cpu_cpu File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3439
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: div_sys_cpu_cpu_debug_slave_wrapper File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: div_sys_cpu_cpu_debug_slave_sysclk File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: div_sys_cpu_cpu_debug_slave_tck File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: div_sys_cpu_cpu_mult_cell File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: div_sys_cpu_cpu_test_bench File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
    Info (12023): Found entity 1: altera_nios2_gen2_rtl_module File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file divisor_avalon.vhd
    Info (12022): Found design unit 1: divisor_avalon-avalonMMslave File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd Line: 21
    Info (12023): Found entity 1: divisor_avalon File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nios_divisor_top.vhd
    Info (12022): Found design unit 1: nios_divisor_top-top File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd Line: 18
    Info (12023): Found entity 1: nios_divisor_top File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divisor.vhd
    Info (12022): Found design unit 1: divisor-rtl File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 18
    Info (12023): Found entity 1: divisor File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 5
Info (12127): Elaborating entity "nios_divisor_top" for the top level hierarchy
Info (12128): Elaborating entity "div_sys" for hierarchy "div_sys:nios_unit" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/nios_divisor_top.vhd Line: 22
Info (12128): Elaborating entity "div_sys_cpu" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 316
Info (12128): Elaborating entity "div_sys_cpu_cpu" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu.v Line: 69
Info (12128): Elaborating entity "div_sys_cpu_cpu_test_bench" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_test_bench:the_div_sys_cpu_cpu_test_bench" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 5956
Info (12128): Elaborating entity "div_sys_cpu_cpu_ic_data_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 6958
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_data_module:div_sys_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "div_sys_cpu_cpu_ic_tag_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 7024
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_rgj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_ic_tag_module:div_sys_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "div_sys_cpu_cpu_bht_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 7222
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_bht_module:div_sys_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "div_sys_cpu_cpu_register_bank_a_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 8163
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_voi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_a_module:div_sys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "div_sys_cpu_cpu_register_bank_b_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_register_bank_b_module:div_sys_cpu_cpu_register_bank_b" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 8181
Info (12128): Elaborating entity "div_sys_cpu_cpu_mult_cell" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 8638
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v Line: 117
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v Line: 117
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altera_mult_add_37p2.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_mult_cell:the_div_sys_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "div_sys_cpu_cpu_dc_tag_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 9060
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf
    Info (12023): Found entity 1: altsyncram_3pi1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_3pi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3pi1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_tag_module:div_sys_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "div_sys_cpu_cpu_dc_data_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 9126
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_4kl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_data_module:div_sys_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "div_sys_cpu_cpu_dc_victim_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 9238
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_dc_victim_module:div_sys_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_nios2_gen2_rtl_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 9817
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 10074
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_debug" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3111
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 634
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 634
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_debug:the_div_sys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 634
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_break" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_break:the_div_sys_cpu_cpu_nios2_oci_break" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3141
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_xbrk" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_xbrk:the_div_sys_cpu_cpu_nios2_oci_xbrk" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3164
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_dbrk" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dbrk:the_div_sys_cpu_cpu_nios2_oci_dbrk" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3191
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_itrace" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_itrace:the_div_sys_cpu_cpu_nios2_oci_itrace" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3229
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_dtrace" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3244
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_td_mode" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_dtrace:the_div_sys_cpu_cpu_nios2_oci_dtrace|div_sys_cpu_cpu_nios2_oci_td_mode:div_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 1765
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_fifo" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3259
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo|div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_div_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2078
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo|div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2087
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_fifo:the_div_sys_cpu_cpu_nios2_oci_fifo|div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_div_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2096
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_pib" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_pib:the_div_sys_cpu_cpu_nios2_oci_pib" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3264
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_oci_im" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_oci_im:the_div_sys_cpu_cpu_nios2_oci_im" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3278
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_avalon_reg" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_avalon_reg:the_div_sys_cpu_cpu_nios2_avalon_reg" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3297
Info (12128): Elaborating entity "div_sys_cpu_cpu_nios2_ocimem" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3317
Info (12128): Elaborating entity "div_sys_cpu_cpu_ociram_sp_ram_module" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2864
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2688
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2688
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 2688
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_nios2_ocimem:the_div_sys_cpu_cpu_nios2_ocimem|div_sys_cpu_cpu_ociram_sp_ram_module:div_sys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "div_sys_cpu_cpu_debug_slave_wrapper" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu.v Line: 3419
Info (12128): Elaborating entity "div_sys_cpu_cpu_debug_slave_tck" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_tck:the_div_sys_cpu_cpu_debug_slave_tck" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "div_sys_cpu_cpu_debug_slave_sysclk" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|div_sys_cpu_cpu_debug_slave_sysclk:the_div_sys_cpu_cpu_debug_slave_sysclk" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "div_sys:nios_unit|div_sys_cpu:cpu|div_sys_cpu_cpu:cpu|div_sys_cpu_cpu_nios2_oci:the_div_sys_cpu_cpu_nios2_oci|div_sys_cpu_cpu_debug_slave_wrapper:the_div_sys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:div_sys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "divisor_avalon" for hierarchy "div_sys:nios_unit|divisor_avalon:div32" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 348
Info (12128): Elaborating entity "divisor" for hierarchy "div_sys:nios_unit|divisor_avalon:div32|divisor:div_unit" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor_avalon.vhd Line: 39
Warning (10492): VHDL Process Statement warning at divisor.vhd(72): signal "rl_next" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 72
Warning (10631): VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable "rl_next", which holds its previous value in one or more paths through the process File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Warning (10631): VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable "n_next", which holds its previous value in one or more paths through the process File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "n_next[0]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "n_next[1]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "n_next[2]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "n_next[3]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "n_next[4]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "n_next[5]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[0]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[1]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[2]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[3]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[4]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[5]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[6]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[7]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[8]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[9]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[10]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[11]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[12]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[13]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[14]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[15]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[16]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[17]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[18]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[19]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[20]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[21]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[22]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[23]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[24]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[25]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[26]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[27]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[28]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[29]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[30]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (10041): Inferred latch for "rl_next[31]" at divisor.vhd(55) File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/divisor.vhd Line: 55
Info (12128): Elaborating entity "div_sys_jtag_uart" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 365
Info (12128): Elaborating entity "div_sys_jtag_uart_scfifo_w" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_w:the_div_sys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "div_sys_jtag_uart_scfifo_r" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|div_sys_jtag_uart_scfifo_r:the_div_sys_jtag_uart_scfifo_r" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "div_sys:nios_unit|div_sys_jtag_uart:jtag_uart|alt_jtag_atlantic:div_sys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "div_sys_onchip_mem" for hierarchy "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 379
Info (12128): Elaborating entity "altsyncram" for hierarchy "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v Line: 69
Info (12130): Elaborated megafunction instantiation "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v Line: 69
Info (12133): Instantiated megafunction "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_onchip_mem.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "div_sys_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "30000"
    Info (12134): Parameter "numwords_a" = "30000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ptm1.tdf
    Info (12023): Found entity 1: altsyncram_ptm1 File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ptm1" for hierarchy "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated" File: /home/danielcrovo/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated|decode_8la:decode3" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "div_sys:nios_unit|div_sys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ptm1:auto_generated|mux_5hb:mux2" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/altsyncram_ptm1.tdf Line: 45
Info (12128): Elaborating entity "div_sys_sseg" for hierarchy "div_sys:nios_unit|div_sys_sseg:sseg" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 394
Info (12128): Elaborating entity "div_sys_sysid" for hierarchy "div_sys:nios_unit|div_sys_sysid:sysid" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 406
Info (12128): Elaborating entity "div_sys_mm_interconnect_0" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 414
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 615
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 675
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 739
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 803
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 867
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div32_div_cpu_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 931
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 995
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg_s1_translator" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 1059
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 1140
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 1221
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 1305
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 1346
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_router" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 1987
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_router_default_decode" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router:router|div_sys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_router_002" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_002" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 2019
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_router_002_default_decode" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_router_002:router_002|div_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 2149
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_cmd_demux" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 2246
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_cmd_mux" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 2316
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_rsp_demux" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 2454
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_rsp_mux" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 2616
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_avalon_st_adapter" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0.v Line: 2692
Info (12128): Elaborating entity "div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "div_sys:nios_unit|div_sys_mm_interconnect_0:mm_interconnect_0|div_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|div_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/div_sys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "div_sys_irq_mapper" for hierarchy "div_sys:nios_unit|div_sys_irq_mapper:irq_mapper" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 468
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "div_sys:nios_unit|altera_reset_controller:rst_controller" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/div_sys.vhd Line: 477
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "div_sys:nios_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/div_sys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.23.01:06:18 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Embedded Processor Encrypted output" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): Nios II Processor will be deactivated when the evaluation time expires.
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/output_files/Lab3_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4307 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 3899 logic cells
    Info (21064): Implemented 363 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 899 megabytes
    Info: Processing ended: Wed Nov 23 01:06:29 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Lab3_SoC/output_files/Lab3_SoC.map.smsg.


