circuit NutCore :
  module SRAMTemplate :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { setIdx : UInt<9>}}, flip resp : { data : { tag : UInt<21>, _type : UInt<2>, target : UInt<32>}[1]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { setIdx : UInt<9>, data : { tag : UInt<21>, _type : UInt<2>, target : UInt<32>}}}}}

    wire _regs_WIRE : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_1 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_1[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_2 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_2[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_3 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_3[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_4 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_4[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_5 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_5[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_6 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_6[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_7 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_7[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_8 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_8[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_9 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_9[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_10 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_10[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_11 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_11[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_12 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_12[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_13 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_13[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_14 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_14[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_15 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_15[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_16 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_16[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_17 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_17[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_18 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_18[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_19 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_19[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_20 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_20[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_21 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_21[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_22 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_22[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_23 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_23[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_24 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_24[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_25 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_25[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_26 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_26[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_27 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_27[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_28 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_28[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_29 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_29[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_30 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_30[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_31 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_31[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_32 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_32[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_33 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_33[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_34 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_34[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_35 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_35[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_36 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_36[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_37 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_37[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_38 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_38[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_39 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_39[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_40 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_40[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_41 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_41[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_42 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_42[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_43 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_43[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_44 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_44[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_45 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_45[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_46 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_46[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_47 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_47[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_48 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_48[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_49 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_49[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_50 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_50[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_51 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_51[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_52 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_52[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_53 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_53[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_54 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_54[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_55 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_55[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_56 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_56[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_57 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_57[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_58 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_58[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_59 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_59[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_60 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_60[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_61 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_61[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_62 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_62[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_63 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_63[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_64 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_64[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_65 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_65[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_66 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_66[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_67 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_67[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_68 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_68[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_69 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_69[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_70 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_70[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_71 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_71[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_72 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_72[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_73 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_73[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_74 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_74[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_75 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_75[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_76 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_76[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_77 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_77[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_78 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_78[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_79 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_79[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_80 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_80[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_81 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_81[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_82 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_82[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_83 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_83[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_84 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_84[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_85 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_85[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_86 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_86[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_87 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_87[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_88 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_88[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_89 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_89[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_90 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_90[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_91 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_91[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_92 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_92[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_93 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_93[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_94 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_94[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_95 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_95[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_96 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_96[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_97 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_97[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_98 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_98[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_99 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_99[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_100 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_100[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_101 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_101[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_102 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_102[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_103 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_103[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_104 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_104[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_105 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_105[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_106 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_106[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_107 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_107[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_108 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_108[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_109 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_109[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_110 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_110[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_111 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_111[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_112 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_112[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_113 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_113[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_114 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_114[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_115 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_115[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_116 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_116[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_117 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_117[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_118 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_118[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_119 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_119[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_120 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_120[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_121 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_121[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_122 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_122[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_123 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_123[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_124 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_124[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_125 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_125[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_126 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_126[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_127 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_127[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_128 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_128[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_129 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_129[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_130 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_130[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_131 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_131[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_132 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_132[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_133 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_133[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_134 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_134[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_135 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_135[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_136 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_136[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_137 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_137[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_138 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_138[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_139 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_139[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_140 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_140[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_141 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_141[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_142 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_142[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_143 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_143[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_144 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_144[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_145 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_145[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_146 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_146[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_147 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_147[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_148 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_148[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_149 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_149[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_150 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_150[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_151 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_151[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_152 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_152[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_153 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_153[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_154 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_154[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_155 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_155[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_156 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_156[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_157 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_157[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_158 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_158[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_159 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_159[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_160 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_160[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_161 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_161[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_162 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_162[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_163 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_163[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_164 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_164[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_165 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_165[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_166 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_166[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_167 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_167[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_168 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_168[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_169 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_169[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_170 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_170[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_171 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_171[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_172 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_172[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_173 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_173[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_174 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_174[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_175 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_175[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_176 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_176[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_177 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_177[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_178 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_178[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_179 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_179[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_180 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_180[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_181 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_181[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_182 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_182[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_183 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_183[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_184 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_184[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_185 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_185[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_186 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_186[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_187 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_187[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_188 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_188[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_189 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_189[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_190 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_190[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_191 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_191[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_192 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_192[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_193 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_193[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_194 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_194[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_195 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_195[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_196 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_196[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_197 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_197[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_198 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_198[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_199 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_199[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_200 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_200[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_201 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_201[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_202 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_202[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_203 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_203[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_204 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_204[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_205 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_205[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_206 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_206[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_207 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_207[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_208 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_208[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_209 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_209[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_210 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_210[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_211 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_211[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_212 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_212[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_213 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_213[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_214 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_214[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_215 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_215[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_216 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_216[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_217 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_217[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_218 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_218[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_219 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_219[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_220 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_220[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_221 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_221[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_222 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_222[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_223 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_223[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_224 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_224[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_225 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_225[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_226 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_226[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_227 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_227[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_228 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_228[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_229 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_229[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_230 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_230[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_231 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_231[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_232 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_232[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_233 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_233[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_234 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_234[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_235 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_235[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_236 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_236[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_237 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_237[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_238 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_238[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_239 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_239[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_240 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_240[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_241 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_241[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_242 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_242[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_243 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_243[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_244 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_244[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_245 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_245[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_246 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_246[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_247 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_247[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_248 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_248[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_249 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_249[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_250 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_250[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_251 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_251[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_252 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_252[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_253 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_253[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_254 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_254[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_255 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_255[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_256 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_256[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_257 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_257[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_258 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_258[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_259 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_259[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_260 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_260[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_261 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_261[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_262 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_262[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_263 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_263[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_264 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_264[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_265 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_265[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_266 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_266[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_267 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_267[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_268 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_268[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_269 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_269[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_270 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_270[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_271 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_271[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_272 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_272[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_273 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_273[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_274 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_274[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_275 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_275[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_276 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_276[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_277 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_277[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_278 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_278[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_279 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_279[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_280 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_280[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_281 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_281[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_282 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_282[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_283 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_283[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_284 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_284[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_285 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_285[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_286 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_286[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_287 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_287[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_288 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_288[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_289 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_289[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_290 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_290[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_291 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_291[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_292 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_292[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_293 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_293[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_294 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_294[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_295 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_295[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_296 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_296[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_297 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_297[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_298 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_298[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_299 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_299[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_300 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_300[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_301 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_301[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_302 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_302[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_303 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_303[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_304 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_304[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_305 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_305[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_306 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_306[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_307 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_307[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_308 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_308[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_309 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_309[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_310 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_310[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_311 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_311[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_312 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_312[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_313 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_313[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_314 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_314[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_315 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_315[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_316 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_316[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_317 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_317[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_318 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_318[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_319 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_319[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_320 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_320[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_321 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_321[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_322 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_322[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_323 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_323[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_324 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_324[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_325 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_325[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_326 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_326[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_327 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_327[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_328 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_328[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_329 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_329[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_330 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_330[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_331 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_331[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_332 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_332[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_333 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_333[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_334 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_334[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_335 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_335[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_336 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_336[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_337 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_337[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_338 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_338[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_339 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_339[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_340 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_340[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_341 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_341[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_342 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_342[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_343 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_343[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_344 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_344[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_345 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_345[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_346 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_346[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_347 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_347[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_348 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_348[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_349 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_349[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_350 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_350[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_351 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_351[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_352 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_352[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_353 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_353[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_354 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_354[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_355 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_355[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_356 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_356[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_357 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_357[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_358 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_358[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_359 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_359[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_360 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_360[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_361 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_361[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_362 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_362[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_363 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_363[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_364 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_364[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_365 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_365[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_366 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_366[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_367 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_367[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_368 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_368[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_369 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_369[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_370 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_370[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_371 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_371[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_372 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_372[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_373 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_373[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_374 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_374[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_375 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_375[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_376 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_376[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_377 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_377[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_378 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_378[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_379 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_379[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_380 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_380[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_381 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_381[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_382 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_382[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_383 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_383[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_384 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_384[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_385 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_385[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_386 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_386[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_387 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_387[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_388 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_388[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_389 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_389[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_390 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_390[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_391 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_391[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_392 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_392[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_393 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_393[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_394 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_394[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_395 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_395[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_396 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_396[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_397 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_397[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_398 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_398[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_399 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_399[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_400 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_400[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_401 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_401[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_402 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_402[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_403 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_403[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_404 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_404[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_405 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_405[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_406 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_406[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_407 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_407[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_408 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_408[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_409 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_409[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_410 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_410[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_411 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_411[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_412 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_412[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_413 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_413[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_414 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_414[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_415 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_415[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_416 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_416[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_417 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_417[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_418 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_418[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_419 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_419[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_420 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_420[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_421 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_421[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_422 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_422[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_423 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_423[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_424 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_424[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_425 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_425[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_426 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_426[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_427 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_427[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_428 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_428[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_429 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_429[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_430 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_430[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_431 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_431[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_432 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_432[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_433 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_433[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_434 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_434[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_435 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_435[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_436 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_436[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_437 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_437[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_438 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_438[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_439 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_439[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_440 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_440[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_441 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_441[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_442 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_442[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_443 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_443[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_444 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_444[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_445 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_445[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_446 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_446[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_447 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_447[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_448 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_448[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_449 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_449[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_450 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_450[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_451 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_451[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_452 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_452[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_453 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_453[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_454 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_454[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_455 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_455[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_456 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_456[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_457 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_457[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_458 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_458[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_459 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_459[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_460 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_460[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_461 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_461[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_462 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_462[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_463 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_463[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_464 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_464[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_465 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_465[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_466 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_466[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_467 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_467[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_468 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_468[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_469 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_469[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_470 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_470[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_471 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_471[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_472 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_472[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_473 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_473[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_474 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_474[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_475 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_475[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_476 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_476[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_477 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_477[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_478 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_478[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_479 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_479[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_480 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_480[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_481 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_481[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_482 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_482[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_483 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_483[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_484 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_484[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_485 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_485[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_486 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_486[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_487 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_487[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_488 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_488[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_489 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_489[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_490 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_490[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_491 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_491[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_492 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_492[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_493 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_493[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_494 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_494[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_495 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_495[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_496 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_496[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_497 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_497[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_498 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_498[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_499 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_499[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_500 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_500[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_501 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_501[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_502 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_502[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_503 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_503[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_504 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_504[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_505 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_505[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_506 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_506[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_507 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_507[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_508 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_508[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_509 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_509[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_510 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_510[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_511 : UInt<55>[1] @[RegMem.scala 7:57]
    _regs_WIRE_511[0] <= UInt<55>("h0") @[RegMem.scala 7:57]
    wire _regs_WIRE_512 : UInt<55>[1][512] @[RegMem.scala 7:29]
    _regs_WIRE_512[0] <= _regs_WIRE @[RegMem.scala 7:29]
    _regs_WIRE_512[1] <= _regs_WIRE_1 @[RegMem.scala 7:29]
    _regs_WIRE_512[2] <= _regs_WIRE_2 @[RegMem.scala 7:29]
    _regs_WIRE_512[3] <= _regs_WIRE_3 @[RegMem.scala 7:29]
    _regs_WIRE_512[4] <= _regs_WIRE_4 @[RegMem.scala 7:29]
    _regs_WIRE_512[5] <= _regs_WIRE_5 @[RegMem.scala 7:29]
    _regs_WIRE_512[6] <= _regs_WIRE_6 @[RegMem.scala 7:29]
    _regs_WIRE_512[7] <= _regs_WIRE_7 @[RegMem.scala 7:29]
    _regs_WIRE_512[8] <= _regs_WIRE_8 @[RegMem.scala 7:29]
    _regs_WIRE_512[9] <= _regs_WIRE_9 @[RegMem.scala 7:29]
    _regs_WIRE_512[10] <= _regs_WIRE_10 @[RegMem.scala 7:29]
    _regs_WIRE_512[11] <= _regs_WIRE_11 @[RegMem.scala 7:29]
    _regs_WIRE_512[12] <= _regs_WIRE_12 @[RegMem.scala 7:29]
    _regs_WIRE_512[13] <= _regs_WIRE_13 @[RegMem.scala 7:29]
    _regs_WIRE_512[14] <= _regs_WIRE_14 @[RegMem.scala 7:29]
    _regs_WIRE_512[15] <= _regs_WIRE_15 @[RegMem.scala 7:29]
    _regs_WIRE_512[16] <= _regs_WIRE_16 @[RegMem.scala 7:29]
    _regs_WIRE_512[17] <= _regs_WIRE_17 @[RegMem.scala 7:29]
    _regs_WIRE_512[18] <= _regs_WIRE_18 @[RegMem.scala 7:29]
    _regs_WIRE_512[19] <= _regs_WIRE_19 @[RegMem.scala 7:29]
    _regs_WIRE_512[20] <= _regs_WIRE_20 @[RegMem.scala 7:29]
    _regs_WIRE_512[21] <= _regs_WIRE_21 @[RegMem.scala 7:29]
    _regs_WIRE_512[22] <= _regs_WIRE_22 @[RegMem.scala 7:29]
    _regs_WIRE_512[23] <= _regs_WIRE_23 @[RegMem.scala 7:29]
    _regs_WIRE_512[24] <= _regs_WIRE_24 @[RegMem.scala 7:29]
    _regs_WIRE_512[25] <= _regs_WIRE_25 @[RegMem.scala 7:29]
    _regs_WIRE_512[26] <= _regs_WIRE_26 @[RegMem.scala 7:29]
    _regs_WIRE_512[27] <= _regs_WIRE_27 @[RegMem.scala 7:29]
    _regs_WIRE_512[28] <= _regs_WIRE_28 @[RegMem.scala 7:29]
    _regs_WIRE_512[29] <= _regs_WIRE_29 @[RegMem.scala 7:29]
    _regs_WIRE_512[30] <= _regs_WIRE_30 @[RegMem.scala 7:29]
    _regs_WIRE_512[31] <= _regs_WIRE_31 @[RegMem.scala 7:29]
    _regs_WIRE_512[32] <= _regs_WIRE_32 @[RegMem.scala 7:29]
    _regs_WIRE_512[33] <= _regs_WIRE_33 @[RegMem.scala 7:29]
    _regs_WIRE_512[34] <= _regs_WIRE_34 @[RegMem.scala 7:29]
    _regs_WIRE_512[35] <= _regs_WIRE_35 @[RegMem.scala 7:29]
    _regs_WIRE_512[36] <= _regs_WIRE_36 @[RegMem.scala 7:29]
    _regs_WIRE_512[37] <= _regs_WIRE_37 @[RegMem.scala 7:29]
    _regs_WIRE_512[38] <= _regs_WIRE_38 @[RegMem.scala 7:29]
    _regs_WIRE_512[39] <= _regs_WIRE_39 @[RegMem.scala 7:29]
    _regs_WIRE_512[40] <= _regs_WIRE_40 @[RegMem.scala 7:29]
    _regs_WIRE_512[41] <= _regs_WIRE_41 @[RegMem.scala 7:29]
    _regs_WIRE_512[42] <= _regs_WIRE_42 @[RegMem.scala 7:29]
    _regs_WIRE_512[43] <= _regs_WIRE_43 @[RegMem.scala 7:29]
    _regs_WIRE_512[44] <= _regs_WIRE_44 @[RegMem.scala 7:29]
    _regs_WIRE_512[45] <= _regs_WIRE_45 @[RegMem.scala 7:29]
    _regs_WIRE_512[46] <= _regs_WIRE_46 @[RegMem.scala 7:29]
    _regs_WIRE_512[47] <= _regs_WIRE_47 @[RegMem.scala 7:29]
    _regs_WIRE_512[48] <= _regs_WIRE_48 @[RegMem.scala 7:29]
    _regs_WIRE_512[49] <= _regs_WIRE_49 @[RegMem.scala 7:29]
    _regs_WIRE_512[50] <= _regs_WIRE_50 @[RegMem.scala 7:29]
    _regs_WIRE_512[51] <= _regs_WIRE_51 @[RegMem.scala 7:29]
    _regs_WIRE_512[52] <= _regs_WIRE_52 @[RegMem.scala 7:29]
    _regs_WIRE_512[53] <= _regs_WIRE_53 @[RegMem.scala 7:29]
    _regs_WIRE_512[54] <= _regs_WIRE_54 @[RegMem.scala 7:29]
    _regs_WIRE_512[55] <= _regs_WIRE_55 @[RegMem.scala 7:29]
    _regs_WIRE_512[56] <= _regs_WIRE_56 @[RegMem.scala 7:29]
    _regs_WIRE_512[57] <= _regs_WIRE_57 @[RegMem.scala 7:29]
    _regs_WIRE_512[58] <= _regs_WIRE_58 @[RegMem.scala 7:29]
    _regs_WIRE_512[59] <= _regs_WIRE_59 @[RegMem.scala 7:29]
    _regs_WIRE_512[60] <= _regs_WIRE_60 @[RegMem.scala 7:29]
    _regs_WIRE_512[61] <= _regs_WIRE_61 @[RegMem.scala 7:29]
    _regs_WIRE_512[62] <= _regs_WIRE_62 @[RegMem.scala 7:29]
    _regs_WIRE_512[63] <= _regs_WIRE_63 @[RegMem.scala 7:29]
    _regs_WIRE_512[64] <= _regs_WIRE_64 @[RegMem.scala 7:29]
    _regs_WIRE_512[65] <= _regs_WIRE_65 @[RegMem.scala 7:29]
    _regs_WIRE_512[66] <= _regs_WIRE_66 @[RegMem.scala 7:29]
    _regs_WIRE_512[67] <= _regs_WIRE_67 @[RegMem.scala 7:29]
    _regs_WIRE_512[68] <= _regs_WIRE_68 @[RegMem.scala 7:29]
    _regs_WIRE_512[69] <= _regs_WIRE_69 @[RegMem.scala 7:29]
    _regs_WIRE_512[70] <= _regs_WIRE_70 @[RegMem.scala 7:29]
    _regs_WIRE_512[71] <= _regs_WIRE_71 @[RegMem.scala 7:29]
    _regs_WIRE_512[72] <= _regs_WIRE_72 @[RegMem.scala 7:29]
    _regs_WIRE_512[73] <= _regs_WIRE_73 @[RegMem.scala 7:29]
    _regs_WIRE_512[74] <= _regs_WIRE_74 @[RegMem.scala 7:29]
    _regs_WIRE_512[75] <= _regs_WIRE_75 @[RegMem.scala 7:29]
    _regs_WIRE_512[76] <= _regs_WIRE_76 @[RegMem.scala 7:29]
    _regs_WIRE_512[77] <= _regs_WIRE_77 @[RegMem.scala 7:29]
    _regs_WIRE_512[78] <= _regs_WIRE_78 @[RegMem.scala 7:29]
    _regs_WIRE_512[79] <= _regs_WIRE_79 @[RegMem.scala 7:29]
    _regs_WIRE_512[80] <= _regs_WIRE_80 @[RegMem.scala 7:29]
    _regs_WIRE_512[81] <= _regs_WIRE_81 @[RegMem.scala 7:29]
    _regs_WIRE_512[82] <= _regs_WIRE_82 @[RegMem.scala 7:29]
    _regs_WIRE_512[83] <= _regs_WIRE_83 @[RegMem.scala 7:29]
    _regs_WIRE_512[84] <= _regs_WIRE_84 @[RegMem.scala 7:29]
    _regs_WIRE_512[85] <= _regs_WIRE_85 @[RegMem.scala 7:29]
    _regs_WIRE_512[86] <= _regs_WIRE_86 @[RegMem.scala 7:29]
    _regs_WIRE_512[87] <= _regs_WIRE_87 @[RegMem.scala 7:29]
    _regs_WIRE_512[88] <= _regs_WIRE_88 @[RegMem.scala 7:29]
    _regs_WIRE_512[89] <= _regs_WIRE_89 @[RegMem.scala 7:29]
    _regs_WIRE_512[90] <= _regs_WIRE_90 @[RegMem.scala 7:29]
    _regs_WIRE_512[91] <= _regs_WIRE_91 @[RegMem.scala 7:29]
    _regs_WIRE_512[92] <= _regs_WIRE_92 @[RegMem.scala 7:29]
    _regs_WIRE_512[93] <= _regs_WIRE_93 @[RegMem.scala 7:29]
    _regs_WIRE_512[94] <= _regs_WIRE_94 @[RegMem.scala 7:29]
    _regs_WIRE_512[95] <= _regs_WIRE_95 @[RegMem.scala 7:29]
    _regs_WIRE_512[96] <= _regs_WIRE_96 @[RegMem.scala 7:29]
    _regs_WIRE_512[97] <= _regs_WIRE_97 @[RegMem.scala 7:29]
    _regs_WIRE_512[98] <= _regs_WIRE_98 @[RegMem.scala 7:29]
    _regs_WIRE_512[99] <= _regs_WIRE_99 @[RegMem.scala 7:29]
    _regs_WIRE_512[100] <= _regs_WIRE_100 @[RegMem.scala 7:29]
    _regs_WIRE_512[101] <= _regs_WIRE_101 @[RegMem.scala 7:29]
    _regs_WIRE_512[102] <= _regs_WIRE_102 @[RegMem.scala 7:29]
    _regs_WIRE_512[103] <= _regs_WIRE_103 @[RegMem.scala 7:29]
    _regs_WIRE_512[104] <= _regs_WIRE_104 @[RegMem.scala 7:29]
    _regs_WIRE_512[105] <= _regs_WIRE_105 @[RegMem.scala 7:29]
    _regs_WIRE_512[106] <= _regs_WIRE_106 @[RegMem.scala 7:29]
    _regs_WIRE_512[107] <= _regs_WIRE_107 @[RegMem.scala 7:29]
    _regs_WIRE_512[108] <= _regs_WIRE_108 @[RegMem.scala 7:29]
    _regs_WIRE_512[109] <= _regs_WIRE_109 @[RegMem.scala 7:29]
    _regs_WIRE_512[110] <= _regs_WIRE_110 @[RegMem.scala 7:29]
    _regs_WIRE_512[111] <= _regs_WIRE_111 @[RegMem.scala 7:29]
    _regs_WIRE_512[112] <= _regs_WIRE_112 @[RegMem.scala 7:29]
    _regs_WIRE_512[113] <= _regs_WIRE_113 @[RegMem.scala 7:29]
    _regs_WIRE_512[114] <= _regs_WIRE_114 @[RegMem.scala 7:29]
    _regs_WIRE_512[115] <= _regs_WIRE_115 @[RegMem.scala 7:29]
    _regs_WIRE_512[116] <= _regs_WIRE_116 @[RegMem.scala 7:29]
    _regs_WIRE_512[117] <= _regs_WIRE_117 @[RegMem.scala 7:29]
    _regs_WIRE_512[118] <= _regs_WIRE_118 @[RegMem.scala 7:29]
    _regs_WIRE_512[119] <= _regs_WIRE_119 @[RegMem.scala 7:29]
    _regs_WIRE_512[120] <= _regs_WIRE_120 @[RegMem.scala 7:29]
    _regs_WIRE_512[121] <= _regs_WIRE_121 @[RegMem.scala 7:29]
    _regs_WIRE_512[122] <= _regs_WIRE_122 @[RegMem.scala 7:29]
    _regs_WIRE_512[123] <= _regs_WIRE_123 @[RegMem.scala 7:29]
    _regs_WIRE_512[124] <= _regs_WIRE_124 @[RegMem.scala 7:29]
    _regs_WIRE_512[125] <= _regs_WIRE_125 @[RegMem.scala 7:29]
    _regs_WIRE_512[126] <= _regs_WIRE_126 @[RegMem.scala 7:29]
    _regs_WIRE_512[127] <= _regs_WIRE_127 @[RegMem.scala 7:29]
    _regs_WIRE_512[128] <= _regs_WIRE_128 @[RegMem.scala 7:29]
    _regs_WIRE_512[129] <= _regs_WIRE_129 @[RegMem.scala 7:29]
    _regs_WIRE_512[130] <= _regs_WIRE_130 @[RegMem.scala 7:29]
    _regs_WIRE_512[131] <= _regs_WIRE_131 @[RegMem.scala 7:29]
    _regs_WIRE_512[132] <= _regs_WIRE_132 @[RegMem.scala 7:29]
    _regs_WIRE_512[133] <= _regs_WIRE_133 @[RegMem.scala 7:29]
    _regs_WIRE_512[134] <= _regs_WIRE_134 @[RegMem.scala 7:29]
    _regs_WIRE_512[135] <= _regs_WIRE_135 @[RegMem.scala 7:29]
    _regs_WIRE_512[136] <= _regs_WIRE_136 @[RegMem.scala 7:29]
    _regs_WIRE_512[137] <= _regs_WIRE_137 @[RegMem.scala 7:29]
    _regs_WIRE_512[138] <= _regs_WIRE_138 @[RegMem.scala 7:29]
    _regs_WIRE_512[139] <= _regs_WIRE_139 @[RegMem.scala 7:29]
    _regs_WIRE_512[140] <= _regs_WIRE_140 @[RegMem.scala 7:29]
    _regs_WIRE_512[141] <= _regs_WIRE_141 @[RegMem.scala 7:29]
    _regs_WIRE_512[142] <= _regs_WIRE_142 @[RegMem.scala 7:29]
    _regs_WIRE_512[143] <= _regs_WIRE_143 @[RegMem.scala 7:29]
    _regs_WIRE_512[144] <= _regs_WIRE_144 @[RegMem.scala 7:29]
    _regs_WIRE_512[145] <= _regs_WIRE_145 @[RegMem.scala 7:29]
    _regs_WIRE_512[146] <= _regs_WIRE_146 @[RegMem.scala 7:29]
    _regs_WIRE_512[147] <= _regs_WIRE_147 @[RegMem.scala 7:29]
    _regs_WIRE_512[148] <= _regs_WIRE_148 @[RegMem.scala 7:29]
    _regs_WIRE_512[149] <= _regs_WIRE_149 @[RegMem.scala 7:29]
    _regs_WIRE_512[150] <= _regs_WIRE_150 @[RegMem.scala 7:29]
    _regs_WIRE_512[151] <= _regs_WIRE_151 @[RegMem.scala 7:29]
    _regs_WIRE_512[152] <= _regs_WIRE_152 @[RegMem.scala 7:29]
    _regs_WIRE_512[153] <= _regs_WIRE_153 @[RegMem.scala 7:29]
    _regs_WIRE_512[154] <= _regs_WIRE_154 @[RegMem.scala 7:29]
    _regs_WIRE_512[155] <= _regs_WIRE_155 @[RegMem.scala 7:29]
    _regs_WIRE_512[156] <= _regs_WIRE_156 @[RegMem.scala 7:29]
    _regs_WIRE_512[157] <= _regs_WIRE_157 @[RegMem.scala 7:29]
    _regs_WIRE_512[158] <= _regs_WIRE_158 @[RegMem.scala 7:29]
    _regs_WIRE_512[159] <= _regs_WIRE_159 @[RegMem.scala 7:29]
    _regs_WIRE_512[160] <= _regs_WIRE_160 @[RegMem.scala 7:29]
    _regs_WIRE_512[161] <= _regs_WIRE_161 @[RegMem.scala 7:29]
    _regs_WIRE_512[162] <= _regs_WIRE_162 @[RegMem.scala 7:29]
    _regs_WIRE_512[163] <= _regs_WIRE_163 @[RegMem.scala 7:29]
    _regs_WIRE_512[164] <= _regs_WIRE_164 @[RegMem.scala 7:29]
    _regs_WIRE_512[165] <= _regs_WIRE_165 @[RegMem.scala 7:29]
    _regs_WIRE_512[166] <= _regs_WIRE_166 @[RegMem.scala 7:29]
    _regs_WIRE_512[167] <= _regs_WIRE_167 @[RegMem.scala 7:29]
    _regs_WIRE_512[168] <= _regs_WIRE_168 @[RegMem.scala 7:29]
    _regs_WIRE_512[169] <= _regs_WIRE_169 @[RegMem.scala 7:29]
    _regs_WIRE_512[170] <= _regs_WIRE_170 @[RegMem.scala 7:29]
    _regs_WIRE_512[171] <= _regs_WIRE_171 @[RegMem.scala 7:29]
    _regs_WIRE_512[172] <= _regs_WIRE_172 @[RegMem.scala 7:29]
    _regs_WIRE_512[173] <= _regs_WIRE_173 @[RegMem.scala 7:29]
    _regs_WIRE_512[174] <= _regs_WIRE_174 @[RegMem.scala 7:29]
    _regs_WIRE_512[175] <= _regs_WIRE_175 @[RegMem.scala 7:29]
    _regs_WIRE_512[176] <= _regs_WIRE_176 @[RegMem.scala 7:29]
    _regs_WIRE_512[177] <= _regs_WIRE_177 @[RegMem.scala 7:29]
    _regs_WIRE_512[178] <= _regs_WIRE_178 @[RegMem.scala 7:29]
    _regs_WIRE_512[179] <= _regs_WIRE_179 @[RegMem.scala 7:29]
    _regs_WIRE_512[180] <= _regs_WIRE_180 @[RegMem.scala 7:29]
    _regs_WIRE_512[181] <= _regs_WIRE_181 @[RegMem.scala 7:29]
    _regs_WIRE_512[182] <= _regs_WIRE_182 @[RegMem.scala 7:29]
    _regs_WIRE_512[183] <= _regs_WIRE_183 @[RegMem.scala 7:29]
    _regs_WIRE_512[184] <= _regs_WIRE_184 @[RegMem.scala 7:29]
    _regs_WIRE_512[185] <= _regs_WIRE_185 @[RegMem.scala 7:29]
    _regs_WIRE_512[186] <= _regs_WIRE_186 @[RegMem.scala 7:29]
    _regs_WIRE_512[187] <= _regs_WIRE_187 @[RegMem.scala 7:29]
    _regs_WIRE_512[188] <= _regs_WIRE_188 @[RegMem.scala 7:29]
    _regs_WIRE_512[189] <= _regs_WIRE_189 @[RegMem.scala 7:29]
    _regs_WIRE_512[190] <= _regs_WIRE_190 @[RegMem.scala 7:29]
    _regs_WIRE_512[191] <= _regs_WIRE_191 @[RegMem.scala 7:29]
    _regs_WIRE_512[192] <= _regs_WIRE_192 @[RegMem.scala 7:29]
    _regs_WIRE_512[193] <= _regs_WIRE_193 @[RegMem.scala 7:29]
    _regs_WIRE_512[194] <= _regs_WIRE_194 @[RegMem.scala 7:29]
    _regs_WIRE_512[195] <= _regs_WIRE_195 @[RegMem.scala 7:29]
    _regs_WIRE_512[196] <= _regs_WIRE_196 @[RegMem.scala 7:29]
    _regs_WIRE_512[197] <= _regs_WIRE_197 @[RegMem.scala 7:29]
    _regs_WIRE_512[198] <= _regs_WIRE_198 @[RegMem.scala 7:29]
    _regs_WIRE_512[199] <= _regs_WIRE_199 @[RegMem.scala 7:29]
    _regs_WIRE_512[200] <= _regs_WIRE_200 @[RegMem.scala 7:29]
    _regs_WIRE_512[201] <= _regs_WIRE_201 @[RegMem.scala 7:29]
    _regs_WIRE_512[202] <= _regs_WIRE_202 @[RegMem.scala 7:29]
    _regs_WIRE_512[203] <= _regs_WIRE_203 @[RegMem.scala 7:29]
    _regs_WIRE_512[204] <= _regs_WIRE_204 @[RegMem.scala 7:29]
    _regs_WIRE_512[205] <= _regs_WIRE_205 @[RegMem.scala 7:29]
    _regs_WIRE_512[206] <= _regs_WIRE_206 @[RegMem.scala 7:29]
    _regs_WIRE_512[207] <= _regs_WIRE_207 @[RegMem.scala 7:29]
    _regs_WIRE_512[208] <= _regs_WIRE_208 @[RegMem.scala 7:29]
    _regs_WIRE_512[209] <= _regs_WIRE_209 @[RegMem.scala 7:29]
    _regs_WIRE_512[210] <= _regs_WIRE_210 @[RegMem.scala 7:29]
    _regs_WIRE_512[211] <= _regs_WIRE_211 @[RegMem.scala 7:29]
    _regs_WIRE_512[212] <= _regs_WIRE_212 @[RegMem.scala 7:29]
    _regs_WIRE_512[213] <= _regs_WIRE_213 @[RegMem.scala 7:29]
    _regs_WIRE_512[214] <= _regs_WIRE_214 @[RegMem.scala 7:29]
    _regs_WIRE_512[215] <= _regs_WIRE_215 @[RegMem.scala 7:29]
    _regs_WIRE_512[216] <= _regs_WIRE_216 @[RegMem.scala 7:29]
    _regs_WIRE_512[217] <= _regs_WIRE_217 @[RegMem.scala 7:29]
    _regs_WIRE_512[218] <= _regs_WIRE_218 @[RegMem.scala 7:29]
    _regs_WIRE_512[219] <= _regs_WIRE_219 @[RegMem.scala 7:29]
    _regs_WIRE_512[220] <= _regs_WIRE_220 @[RegMem.scala 7:29]
    _regs_WIRE_512[221] <= _regs_WIRE_221 @[RegMem.scala 7:29]
    _regs_WIRE_512[222] <= _regs_WIRE_222 @[RegMem.scala 7:29]
    _regs_WIRE_512[223] <= _regs_WIRE_223 @[RegMem.scala 7:29]
    _regs_WIRE_512[224] <= _regs_WIRE_224 @[RegMem.scala 7:29]
    _regs_WIRE_512[225] <= _regs_WIRE_225 @[RegMem.scala 7:29]
    _regs_WIRE_512[226] <= _regs_WIRE_226 @[RegMem.scala 7:29]
    _regs_WIRE_512[227] <= _regs_WIRE_227 @[RegMem.scala 7:29]
    _regs_WIRE_512[228] <= _regs_WIRE_228 @[RegMem.scala 7:29]
    _regs_WIRE_512[229] <= _regs_WIRE_229 @[RegMem.scala 7:29]
    _regs_WIRE_512[230] <= _regs_WIRE_230 @[RegMem.scala 7:29]
    _regs_WIRE_512[231] <= _regs_WIRE_231 @[RegMem.scala 7:29]
    _regs_WIRE_512[232] <= _regs_WIRE_232 @[RegMem.scala 7:29]
    _regs_WIRE_512[233] <= _regs_WIRE_233 @[RegMem.scala 7:29]
    _regs_WIRE_512[234] <= _regs_WIRE_234 @[RegMem.scala 7:29]
    _regs_WIRE_512[235] <= _regs_WIRE_235 @[RegMem.scala 7:29]
    _regs_WIRE_512[236] <= _regs_WIRE_236 @[RegMem.scala 7:29]
    _regs_WIRE_512[237] <= _regs_WIRE_237 @[RegMem.scala 7:29]
    _regs_WIRE_512[238] <= _regs_WIRE_238 @[RegMem.scala 7:29]
    _regs_WIRE_512[239] <= _regs_WIRE_239 @[RegMem.scala 7:29]
    _regs_WIRE_512[240] <= _regs_WIRE_240 @[RegMem.scala 7:29]
    _regs_WIRE_512[241] <= _regs_WIRE_241 @[RegMem.scala 7:29]
    _regs_WIRE_512[242] <= _regs_WIRE_242 @[RegMem.scala 7:29]
    _regs_WIRE_512[243] <= _regs_WIRE_243 @[RegMem.scala 7:29]
    _regs_WIRE_512[244] <= _regs_WIRE_244 @[RegMem.scala 7:29]
    _regs_WIRE_512[245] <= _regs_WIRE_245 @[RegMem.scala 7:29]
    _regs_WIRE_512[246] <= _regs_WIRE_246 @[RegMem.scala 7:29]
    _regs_WIRE_512[247] <= _regs_WIRE_247 @[RegMem.scala 7:29]
    _regs_WIRE_512[248] <= _regs_WIRE_248 @[RegMem.scala 7:29]
    _regs_WIRE_512[249] <= _regs_WIRE_249 @[RegMem.scala 7:29]
    _regs_WIRE_512[250] <= _regs_WIRE_250 @[RegMem.scala 7:29]
    _regs_WIRE_512[251] <= _regs_WIRE_251 @[RegMem.scala 7:29]
    _regs_WIRE_512[252] <= _regs_WIRE_252 @[RegMem.scala 7:29]
    _regs_WIRE_512[253] <= _regs_WIRE_253 @[RegMem.scala 7:29]
    _regs_WIRE_512[254] <= _regs_WIRE_254 @[RegMem.scala 7:29]
    _regs_WIRE_512[255] <= _regs_WIRE_255 @[RegMem.scala 7:29]
    _regs_WIRE_512[256] <= _regs_WIRE_256 @[RegMem.scala 7:29]
    _regs_WIRE_512[257] <= _regs_WIRE_257 @[RegMem.scala 7:29]
    _regs_WIRE_512[258] <= _regs_WIRE_258 @[RegMem.scala 7:29]
    _regs_WIRE_512[259] <= _regs_WIRE_259 @[RegMem.scala 7:29]
    _regs_WIRE_512[260] <= _regs_WIRE_260 @[RegMem.scala 7:29]
    _regs_WIRE_512[261] <= _regs_WIRE_261 @[RegMem.scala 7:29]
    _regs_WIRE_512[262] <= _regs_WIRE_262 @[RegMem.scala 7:29]
    _regs_WIRE_512[263] <= _regs_WIRE_263 @[RegMem.scala 7:29]
    _regs_WIRE_512[264] <= _regs_WIRE_264 @[RegMem.scala 7:29]
    _regs_WIRE_512[265] <= _regs_WIRE_265 @[RegMem.scala 7:29]
    _regs_WIRE_512[266] <= _regs_WIRE_266 @[RegMem.scala 7:29]
    _regs_WIRE_512[267] <= _regs_WIRE_267 @[RegMem.scala 7:29]
    _regs_WIRE_512[268] <= _regs_WIRE_268 @[RegMem.scala 7:29]
    _regs_WIRE_512[269] <= _regs_WIRE_269 @[RegMem.scala 7:29]
    _regs_WIRE_512[270] <= _regs_WIRE_270 @[RegMem.scala 7:29]
    _regs_WIRE_512[271] <= _regs_WIRE_271 @[RegMem.scala 7:29]
    _regs_WIRE_512[272] <= _regs_WIRE_272 @[RegMem.scala 7:29]
    _regs_WIRE_512[273] <= _regs_WIRE_273 @[RegMem.scala 7:29]
    _regs_WIRE_512[274] <= _regs_WIRE_274 @[RegMem.scala 7:29]
    _regs_WIRE_512[275] <= _regs_WIRE_275 @[RegMem.scala 7:29]
    _regs_WIRE_512[276] <= _regs_WIRE_276 @[RegMem.scala 7:29]
    _regs_WIRE_512[277] <= _regs_WIRE_277 @[RegMem.scala 7:29]
    _regs_WIRE_512[278] <= _regs_WIRE_278 @[RegMem.scala 7:29]
    _regs_WIRE_512[279] <= _regs_WIRE_279 @[RegMem.scala 7:29]
    _regs_WIRE_512[280] <= _regs_WIRE_280 @[RegMem.scala 7:29]
    _regs_WIRE_512[281] <= _regs_WIRE_281 @[RegMem.scala 7:29]
    _regs_WIRE_512[282] <= _regs_WIRE_282 @[RegMem.scala 7:29]
    _regs_WIRE_512[283] <= _regs_WIRE_283 @[RegMem.scala 7:29]
    _regs_WIRE_512[284] <= _regs_WIRE_284 @[RegMem.scala 7:29]
    _regs_WIRE_512[285] <= _regs_WIRE_285 @[RegMem.scala 7:29]
    _regs_WIRE_512[286] <= _regs_WIRE_286 @[RegMem.scala 7:29]
    _regs_WIRE_512[287] <= _regs_WIRE_287 @[RegMem.scala 7:29]
    _regs_WIRE_512[288] <= _regs_WIRE_288 @[RegMem.scala 7:29]
    _regs_WIRE_512[289] <= _regs_WIRE_289 @[RegMem.scala 7:29]
    _regs_WIRE_512[290] <= _regs_WIRE_290 @[RegMem.scala 7:29]
    _regs_WIRE_512[291] <= _regs_WIRE_291 @[RegMem.scala 7:29]
    _regs_WIRE_512[292] <= _regs_WIRE_292 @[RegMem.scala 7:29]
    _regs_WIRE_512[293] <= _regs_WIRE_293 @[RegMem.scala 7:29]
    _regs_WIRE_512[294] <= _regs_WIRE_294 @[RegMem.scala 7:29]
    _regs_WIRE_512[295] <= _regs_WIRE_295 @[RegMem.scala 7:29]
    _regs_WIRE_512[296] <= _regs_WIRE_296 @[RegMem.scala 7:29]
    _regs_WIRE_512[297] <= _regs_WIRE_297 @[RegMem.scala 7:29]
    _regs_WIRE_512[298] <= _regs_WIRE_298 @[RegMem.scala 7:29]
    _regs_WIRE_512[299] <= _regs_WIRE_299 @[RegMem.scala 7:29]
    _regs_WIRE_512[300] <= _regs_WIRE_300 @[RegMem.scala 7:29]
    _regs_WIRE_512[301] <= _regs_WIRE_301 @[RegMem.scala 7:29]
    _regs_WIRE_512[302] <= _regs_WIRE_302 @[RegMem.scala 7:29]
    _regs_WIRE_512[303] <= _regs_WIRE_303 @[RegMem.scala 7:29]
    _regs_WIRE_512[304] <= _regs_WIRE_304 @[RegMem.scala 7:29]
    _regs_WIRE_512[305] <= _regs_WIRE_305 @[RegMem.scala 7:29]
    _regs_WIRE_512[306] <= _regs_WIRE_306 @[RegMem.scala 7:29]
    _regs_WIRE_512[307] <= _regs_WIRE_307 @[RegMem.scala 7:29]
    _regs_WIRE_512[308] <= _regs_WIRE_308 @[RegMem.scala 7:29]
    _regs_WIRE_512[309] <= _regs_WIRE_309 @[RegMem.scala 7:29]
    _regs_WIRE_512[310] <= _regs_WIRE_310 @[RegMem.scala 7:29]
    _regs_WIRE_512[311] <= _regs_WIRE_311 @[RegMem.scala 7:29]
    _regs_WIRE_512[312] <= _regs_WIRE_312 @[RegMem.scala 7:29]
    _regs_WIRE_512[313] <= _regs_WIRE_313 @[RegMem.scala 7:29]
    _regs_WIRE_512[314] <= _regs_WIRE_314 @[RegMem.scala 7:29]
    _regs_WIRE_512[315] <= _regs_WIRE_315 @[RegMem.scala 7:29]
    _regs_WIRE_512[316] <= _regs_WIRE_316 @[RegMem.scala 7:29]
    _regs_WIRE_512[317] <= _regs_WIRE_317 @[RegMem.scala 7:29]
    _regs_WIRE_512[318] <= _regs_WIRE_318 @[RegMem.scala 7:29]
    _regs_WIRE_512[319] <= _regs_WIRE_319 @[RegMem.scala 7:29]
    _regs_WIRE_512[320] <= _regs_WIRE_320 @[RegMem.scala 7:29]
    _regs_WIRE_512[321] <= _regs_WIRE_321 @[RegMem.scala 7:29]
    _regs_WIRE_512[322] <= _regs_WIRE_322 @[RegMem.scala 7:29]
    _regs_WIRE_512[323] <= _regs_WIRE_323 @[RegMem.scala 7:29]
    _regs_WIRE_512[324] <= _regs_WIRE_324 @[RegMem.scala 7:29]
    _regs_WIRE_512[325] <= _regs_WIRE_325 @[RegMem.scala 7:29]
    _regs_WIRE_512[326] <= _regs_WIRE_326 @[RegMem.scala 7:29]
    _regs_WIRE_512[327] <= _regs_WIRE_327 @[RegMem.scala 7:29]
    _regs_WIRE_512[328] <= _regs_WIRE_328 @[RegMem.scala 7:29]
    _regs_WIRE_512[329] <= _regs_WIRE_329 @[RegMem.scala 7:29]
    _regs_WIRE_512[330] <= _regs_WIRE_330 @[RegMem.scala 7:29]
    _regs_WIRE_512[331] <= _regs_WIRE_331 @[RegMem.scala 7:29]
    _regs_WIRE_512[332] <= _regs_WIRE_332 @[RegMem.scala 7:29]
    _regs_WIRE_512[333] <= _regs_WIRE_333 @[RegMem.scala 7:29]
    _regs_WIRE_512[334] <= _regs_WIRE_334 @[RegMem.scala 7:29]
    _regs_WIRE_512[335] <= _regs_WIRE_335 @[RegMem.scala 7:29]
    _regs_WIRE_512[336] <= _regs_WIRE_336 @[RegMem.scala 7:29]
    _regs_WIRE_512[337] <= _regs_WIRE_337 @[RegMem.scala 7:29]
    _regs_WIRE_512[338] <= _regs_WIRE_338 @[RegMem.scala 7:29]
    _regs_WIRE_512[339] <= _regs_WIRE_339 @[RegMem.scala 7:29]
    _regs_WIRE_512[340] <= _regs_WIRE_340 @[RegMem.scala 7:29]
    _regs_WIRE_512[341] <= _regs_WIRE_341 @[RegMem.scala 7:29]
    _regs_WIRE_512[342] <= _regs_WIRE_342 @[RegMem.scala 7:29]
    _regs_WIRE_512[343] <= _regs_WIRE_343 @[RegMem.scala 7:29]
    _regs_WIRE_512[344] <= _regs_WIRE_344 @[RegMem.scala 7:29]
    _regs_WIRE_512[345] <= _regs_WIRE_345 @[RegMem.scala 7:29]
    _regs_WIRE_512[346] <= _regs_WIRE_346 @[RegMem.scala 7:29]
    _regs_WIRE_512[347] <= _regs_WIRE_347 @[RegMem.scala 7:29]
    _regs_WIRE_512[348] <= _regs_WIRE_348 @[RegMem.scala 7:29]
    _regs_WIRE_512[349] <= _regs_WIRE_349 @[RegMem.scala 7:29]
    _regs_WIRE_512[350] <= _regs_WIRE_350 @[RegMem.scala 7:29]
    _regs_WIRE_512[351] <= _regs_WIRE_351 @[RegMem.scala 7:29]
    _regs_WIRE_512[352] <= _regs_WIRE_352 @[RegMem.scala 7:29]
    _regs_WIRE_512[353] <= _regs_WIRE_353 @[RegMem.scala 7:29]
    _regs_WIRE_512[354] <= _regs_WIRE_354 @[RegMem.scala 7:29]
    _regs_WIRE_512[355] <= _regs_WIRE_355 @[RegMem.scala 7:29]
    _regs_WIRE_512[356] <= _regs_WIRE_356 @[RegMem.scala 7:29]
    _regs_WIRE_512[357] <= _regs_WIRE_357 @[RegMem.scala 7:29]
    _regs_WIRE_512[358] <= _regs_WIRE_358 @[RegMem.scala 7:29]
    _regs_WIRE_512[359] <= _regs_WIRE_359 @[RegMem.scala 7:29]
    _regs_WIRE_512[360] <= _regs_WIRE_360 @[RegMem.scala 7:29]
    _regs_WIRE_512[361] <= _regs_WIRE_361 @[RegMem.scala 7:29]
    _regs_WIRE_512[362] <= _regs_WIRE_362 @[RegMem.scala 7:29]
    _regs_WIRE_512[363] <= _regs_WIRE_363 @[RegMem.scala 7:29]
    _regs_WIRE_512[364] <= _regs_WIRE_364 @[RegMem.scala 7:29]
    _regs_WIRE_512[365] <= _regs_WIRE_365 @[RegMem.scala 7:29]
    _regs_WIRE_512[366] <= _regs_WIRE_366 @[RegMem.scala 7:29]
    _regs_WIRE_512[367] <= _regs_WIRE_367 @[RegMem.scala 7:29]
    _regs_WIRE_512[368] <= _regs_WIRE_368 @[RegMem.scala 7:29]
    _regs_WIRE_512[369] <= _regs_WIRE_369 @[RegMem.scala 7:29]
    _regs_WIRE_512[370] <= _regs_WIRE_370 @[RegMem.scala 7:29]
    _regs_WIRE_512[371] <= _regs_WIRE_371 @[RegMem.scala 7:29]
    _regs_WIRE_512[372] <= _regs_WIRE_372 @[RegMem.scala 7:29]
    _regs_WIRE_512[373] <= _regs_WIRE_373 @[RegMem.scala 7:29]
    _regs_WIRE_512[374] <= _regs_WIRE_374 @[RegMem.scala 7:29]
    _regs_WIRE_512[375] <= _regs_WIRE_375 @[RegMem.scala 7:29]
    _regs_WIRE_512[376] <= _regs_WIRE_376 @[RegMem.scala 7:29]
    _regs_WIRE_512[377] <= _regs_WIRE_377 @[RegMem.scala 7:29]
    _regs_WIRE_512[378] <= _regs_WIRE_378 @[RegMem.scala 7:29]
    _regs_WIRE_512[379] <= _regs_WIRE_379 @[RegMem.scala 7:29]
    _regs_WIRE_512[380] <= _regs_WIRE_380 @[RegMem.scala 7:29]
    _regs_WIRE_512[381] <= _regs_WIRE_381 @[RegMem.scala 7:29]
    _regs_WIRE_512[382] <= _regs_WIRE_382 @[RegMem.scala 7:29]
    _regs_WIRE_512[383] <= _regs_WIRE_383 @[RegMem.scala 7:29]
    _regs_WIRE_512[384] <= _regs_WIRE_384 @[RegMem.scala 7:29]
    _regs_WIRE_512[385] <= _regs_WIRE_385 @[RegMem.scala 7:29]
    _regs_WIRE_512[386] <= _regs_WIRE_386 @[RegMem.scala 7:29]
    _regs_WIRE_512[387] <= _regs_WIRE_387 @[RegMem.scala 7:29]
    _regs_WIRE_512[388] <= _regs_WIRE_388 @[RegMem.scala 7:29]
    _regs_WIRE_512[389] <= _regs_WIRE_389 @[RegMem.scala 7:29]
    _regs_WIRE_512[390] <= _regs_WIRE_390 @[RegMem.scala 7:29]
    _regs_WIRE_512[391] <= _regs_WIRE_391 @[RegMem.scala 7:29]
    _regs_WIRE_512[392] <= _regs_WIRE_392 @[RegMem.scala 7:29]
    _regs_WIRE_512[393] <= _regs_WIRE_393 @[RegMem.scala 7:29]
    _regs_WIRE_512[394] <= _regs_WIRE_394 @[RegMem.scala 7:29]
    _regs_WIRE_512[395] <= _regs_WIRE_395 @[RegMem.scala 7:29]
    _regs_WIRE_512[396] <= _regs_WIRE_396 @[RegMem.scala 7:29]
    _regs_WIRE_512[397] <= _regs_WIRE_397 @[RegMem.scala 7:29]
    _regs_WIRE_512[398] <= _regs_WIRE_398 @[RegMem.scala 7:29]
    _regs_WIRE_512[399] <= _regs_WIRE_399 @[RegMem.scala 7:29]
    _regs_WIRE_512[400] <= _regs_WIRE_400 @[RegMem.scala 7:29]
    _regs_WIRE_512[401] <= _regs_WIRE_401 @[RegMem.scala 7:29]
    _regs_WIRE_512[402] <= _regs_WIRE_402 @[RegMem.scala 7:29]
    _regs_WIRE_512[403] <= _regs_WIRE_403 @[RegMem.scala 7:29]
    _regs_WIRE_512[404] <= _regs_WIRE_404 @[RegMem.scala 7:29]
    _regs_WIRE_512[405] <= _regs_WIRE_405 @[RegMem.scala 7:29]
    _regs_WIRE_512[406] <= _regs_WIRE_406 @[RegMem.scala 7:29]
    _regs_WIRE_512[407] <= _regs_WIRE_407 @[RegMem.scala 7:29]
    _regs_WIRE_512[408] <= _regs_WIRE_408 @[RegMem.scala 7:29]
    _regs_WIRE_512[409] <= _regs_WIRE_409 @[RegMem.scala 7:29]
    _regs_WIRE_512[410] <= _regs_WIRE_410 @[RegMem.scala 7:29]
    _regs_WIRE_512[411] <= _regs_WIRE_411 @[RegMem.scala 7:29]
    _regs_WIRE_512[412] <= _regs_WIRE_412 @[RegMem.scala 7:29]
    _regs_WIRE_512[413] <= _regs_WIRE_413 @[RegMem.scala 7:29]
    _regs_WIRE_512[414] <= _regs_WIRE_414 @[RegMem.scala 7:29]
    _regs_WIRE_512[415] <= _regs_WIRE_415 @[RegMem.scala 7:29]
    _regs_WIRE_512[416] <= _regs_WIRE_416 @[RegMem.scala 7:29]
    _regs_WIRE_512[417] <= _regs_WIRE_417 @[RegMem.scala 7:29]
    _regs_WIRE_512[418] <= _regs_WIRE_418 @[RegMem.scala 7:29]
    _regs_WIRE_512[419] <= _regs_WIRE_419 @[RegMem.scala 7:29]
    _regs_WIRE_512[420] <= _regs_WIRE_420 @[RegMem.scala 7:29]
    _regs_WIRE_512[421] <= _regs_WIRE_421 @[RegMem.scala 7:29]
    _regs_WIRE_512[422] <= _regs_WIRE_422 @[RegMem.scala 7:29]
    _regs_WIRE_512[423] <= _regs_WIRE_423 @[RegMem.scala 7:29]
    _regs_WIRE_512[424] <= _regs_WIRE_424 @[RegMem.scala 7:29]
    _regs_WIRE_512[425] <= _regs_WIRE_425 @[RegMem.scala 7:29]
    _regs_WIRE_512[426] <= _regs_WIRE_426 @[RegMem.scala 7:29]
    _regs_WIRE_512[427] <= _regs_WIRE_427 @[RegMem.scala 7:29]
    _regs_WIRE_512[428] <= _regs_WIRE_428 @[RegMem.scala 7:29]
    _regs_WIRE_512[429] <= _regs_WIRE_429 @[RegMem.scala 7:29]
    _regs_WIRE_512[430] <= _regs_WIRE_430 @[RegMem.scala 7:29]
    _regs_WIRE_512[431] <= _regs_WIRE_431 @[RegMem.scala 7:29]
    _regs_WIRE_512[432] <= _regs_WIRE_432 @[RegMem.scala 7:29]
    _regs_WIRE_512[433] <= _regs_WIRE_433 @[RegMem.scala 7:29]
    _regs_WIRE_512[434] <= _regs_WIRE_434 @[RegMem.scala 7:29]
    _regs_WIRE_512[435] <= _regs_WIRE_435 @[RegMem.scala 7:29]
    _regs_WIRE_512[436] <= _regs_WIRE_436 @[RegMem.scala 7:29]
    _regs_WIRE_512[437] <= _regs_WIRE_437 @[RegMem.scala 7:29]
    _regs_WIRE_512[438] <= _regs_WIRE_438 @[RegMem.scala 7:29]
    _regs_WIRE_512[439] <= _regs_WIRE_439 @[RegMem.scala 7:29]
    _regs_WIRE_512[440] <= _regs_WIRE_440 @[RegMem.scala 7:29]
    _regs_WIRE_512[441] <= _regs_WIRE_441 @[RegMem.scala 7:29]
    _regs_WIRE_512[442] <= _regs_WIRE_442 @[RegMem.scala 7:29]
    _regs_WIRE_512[443] <= _regs_WIRE_443 @[RegMem.scala 7:29]
    _regs_WIRE_512[444] <= _regs_WIRE_444 @[RegMem.scala 7:29]
    _regs_WIRE_512[445] <= _regs_WIRE_445 @[RegMem.scala 7:29]
    _regs_WIRE_512[446] <= _regs_WIRE_446 @[RegMem.scala 7:29]
    _regs_WIRE_512[447] <= _regs_WIRE_447 @[RegMem.scala 7:29]
    _regs_WIRE_512[448] <= _regs_WIRE_448 @[RegMem.scala 7:29]
    _regs_WIRE_512[449] <= _regs_WIRE_449 @[RegMem.scala 7:29]
    _regs_WIRE_512[450] <= _regs_WIRE_450 @[RegMem.scala 7:29]
    _regs_WIRE_512[451] <= _regs_WIRE_451 @[RegMem.scala 7:29]
    _regs_WIRE_512[452] <= _regs_WIRE_452 @[RegMem.scala 7:29]
    _regs_WIRE_512[453] <= _regs_WIRE_453 @[RegMem.scala 7:29]
    _regs_WIRE_512[454] <= _regs_WIRE_454 @[RegMem.scala 7:29]
    _regs_WIRE_512[455] <= _regs_WIRE_455 @[RegMem.scala 7:29]
    _regs_WIRE_512[456] <= _regs_WIRE_456 @[RegMem.scala 7:29]
    _regs_WIRE_512[457] <= _regs_WIRE_457 @[RegMem.scala 7:29]
    _regs_WIRE_512[458] <= _regs_WIRE_458 @[RegMem.scala 7:29]
    _regs_WIRE_512[459] <= _regs_WIRE_459 @[RegMem.scala 7:29]
    _regs_WIRE_512[460] <= _regs_WIRE_460 @[RegMem.scala 7:29]
    _regs_WIRE_512[461] <= _regs_WIRE_461 @[RegMem.scala 7:29]
    _regs_WIRE_512[462] <= _regs_WIRE_462 @[RegMem.scala 7:29]
    _regs_WIRE_512[463] <= _regs_WIRE_463 @[RegMem.scala 7:29]
    _regs_WIRE_512[464] <= _regs_WIRE_464 @[RegMem.scala 7:29]
    _regs_WIRE_512[465] <= _regs_WIRE_465 @[RegMem.scala 7:29]
    _regs_WIRE_512[466] <= _regs_WIRE_466 @[RegMem.scala 7:29]
    _regs_WIRE_512[467] <= _regs_WIRE_467 @[RegMem.scala 7:29]
    _regs_WIRE_512[468] <= _regs_WIRE_468 @[RegMem.scala 7:29]
    _regs_WIRE_512[469] <= _regs_WIRE_469 @[RegMem.scala 7:29]
    _regs_WIRE_512[470] <= _regs_WIRE_470 @[RegMem.scala 7:29]
    _regs_WIRE_512[471] <= _regs_WIRE_471 @[RegMem.scala 7:29]
    _regs_WIRE_512[472] <= _regs_WIRE_472 @[RegMem.scala 7:29]
    _regs_WIRE_512[473] <= _regs_WIRE_473 @[RegMem.scala 7:29]
    _regs_WIRE_512[474] <= _regs_WIRE_474 @[RegMem.scala 7:29]
    _regs_WIRE_512[475] <= _regs_WIRE_475 @[RegMem.scala 7:29]
    _regs_WIRE_512[476] <= _regs_WIRE_476 @[RegMem.scala 7:29]
    _regs_WIRE_512[477] <= _regs_WIRE_477 @[RegMem.scala 7:29]
    _regs_WIRE_512[478] <= _regs_WIRE_478 @[RegMem.scala 7:29]
    _regs_WIRE_512[479] <= _regs_WIRE_479 @[RegMem.scala 7:29]
    _regs_WIRE_512[480] <= _regs_WIRE_480 @[RegMem.scala 7:29]
    _regs_WIRE_512[481] <= _regs_WIRE_481 @[RegMem.scala 7:29]
    _regs_WIRE_512[482] <= _regs_WIRE_482 @[RegMem.scala 7:29]
    _regs_WIRE_512[483] <= _regs_WIRE_483 @[RegMem.scala 7:29]
    _regs_WIRE_512[484] <= _regs_WIRE_484 @[RegMem.scala 7:29]
    _regs_WIRE_512[485] <= _regs_WIRE_485 @[RegMem.scala 7:29]
    _regs_WIRE_512[486] <= _regs_WIRE_486 @[RegMem.scala 7:29]
    _regs_WIRE_512[487] <= _regs_WIRE_487 @[RegMem.scala 7:29]
    _regs_WIRE_512[488] <= _regs_WIRE_488 @[RegMem.scala 7:29]
    _regs_WIRE_512[489] <= _regs_WIRE_489 @[RegMem.scala 7:29]
    _regs_WIRE_512[490] <= _regs_WIRE_490 @[RegMem.scala 7:29]
    _regs_WIRE_512[491] <= _regs_WIRE_491 @[RegMem.scala 7:29]
    _regs_WIRE_512[492] <= _regs_WIRE_492 @[RegMem.scala 7:29]
    _regs_WIRE_512[493] <= _regs_WIRE_493 @[RegMem.scala 7:29]
    _regs_WIRE_512[494] <= _regs_WIRE_494 @[RegMem.scala 7:29]
    _regs_WIRE_512[495] <= _regs_WIRE_495 @[RegMem.scala 7:29]
    _regs_WIRE_512[496] <= _regs_WIRE_496 @[RegMem.scala 7:29]
    _regs_WIRE_512[497] <= _regs_WIRE_497 @[RegMem.scala 7:29]
    _regs_WIRE_512[498] <= _regs_WIRE_498 @[RegMem.scala 7:29]
    _regs_WIRE_512[499] <= _regs_WIRE_499 @[RegMem.scala 7:29]
    _regs_WIRE_512[500] <= _regs_WIRE_500 @[RegMem.scala 7:29]
    _regs_WIRE_512[501] <= _regs_WIRE_501 @[RegMem.scala 7:29]
    _regs_WIRE_512[502] <= _regs_WIRE_502 @[RegMem.scala 7:29]
    _regs_WIRE_512[503] <= _regs_WIRE_503 @[RegMem.scala 7:29]
    _regs_WIRE_512[504] <= _regs_WIRE_504 @[RegMem.scala 7:29]
    _regs_WIRE_512[505] <= _regs_WIRE_505 @[RegMem.scala 7:29]
    _regs_WIRE_512[506] <= _regs_WIRE_506 @[RegMem.scala 7:29]
    _regs_WIRE_512[507] <= _regs_WIRE_507 @[RegMem.scala 7:29]
    _regs_WIRE_512[508] <= _regs_WIRE_508 @[RegMem.scala 7:29]
    _regs_WIRE_512[509] <= _regs_WIRE_509 @[RegMem.scala 7:29]
    _regs_WIRE_512[510] <= _regs_WIRE_510 @[RegMem.scala 7:29]
    _regs_WIRE_512[511] <= _regs_WIRE_511 @[RegMem.scala 7:29]
    reg regs : UInt<55>[1][512], clock with :
      reset => (reset_wky, _regs_WIRE_512) @[RegMem.scala 7:21]
    wire resetState : UInt<1> @[SRAMTemplate.scala 77:41]
    resetState <= UInt<1>("h0") @[SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[SRAMTemplate.scala 77:60]
    resetSet <= UInt<1>("h0") @[SRAMTemplate.scala 77:60]
    reg _resetState : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h1")) @[SRAMTemplate.scala 80:30]
    reg _resetSet : UInt<9>, clock with :
      reset => (reset_wky, UInt<9>("h0")) @[Counter.scala 61:40]
    wire resetFinish : UInt<1> @[Counter.scala 117:24]
    resetFinish <= UInt<1>("h0") @[Counter.scala 117:24]
    when _resetState : @[Counter.scala 118:16]
    {
      node wrap_wrap = eq(_resetSet, UInt<9>("h1ff")) @[Counter.scala 73:24]
      node _wrap_value_T = add(_resetSet, UInt<1>("h1")) @[Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[Counter.scala 77:24]
      _resetSet <= _wrap_value_T_1 @[Counter.scala 77:15]
      resetFinish <= wrap_wrap @[Counter.scala 118:23]
    }
    when resetFinish : @[SRAMTemplate.scala 82:24]
    {
      _resetState <= UInt<1>("h0") @[SRAMTemplate.scala 82:38]
    }
    resetState <= _resetState @[SRAMTemplate.scala 84:16]
    resetSet <= _resetSet @[SRAMTemplate.scala 85:14]
    node wen = or(io.w.req.valid, resetState) @[SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>("h0")) @[SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits_wky.setIdx) @[SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<55> @[SRAMTemplate.scala 92:47]
    _wdataword_WIRE <= UInt<1>("h0") @[SRAMTemplate.scala 92:47]
    node wdataword_hi = cat(io.w.req.bits_wky.data.tag, io.w.req.bits_wky.data._type) @[SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, io.w.req.bits_wky.data.target) @[SRAMTemplate.scala 92:78]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[SRAMTemplate.scala 92:22]
    node waymask = mux(resetState, UInt<1>("h1"), UInt<1>("h1")) @[SRAMTemplate.scala 93:20]
    wire wdata : UInt<55>[1] @[SRAMTemplate.scala 94:22]
    wdata[0] <= wdataword @[SRAMTemplate.scala 94:22]
    when wen : @[SRAMTemplate.scala 95:14]
    {
      node _T = bits(waymask, 0, 0) @[SRAMTemplate.scala 95:51]
      node _accessor_T = or(setIdx, UInt<9>("h0"))
      node _accessor_T_1 = bits(_accessor_T, 8, 0)
      when _T : @[RegMem.scala 21:21]
      {
        regs[_accessor_T_1][0] <= wdata[0] @[RegMem.scala 22:21]
    }
    }
    reg rdata_r : UInt<55>[1], clock with :
      reset => (UInt<1>("h0"), rdata_r) @[Reg.scala 19:16]
    when realRen : @[Reg.scala 20:18]
    {
      rdata_r <= regs[io.r.req.bits_wky.setIdx] @[Reg.scala 20:22]
    }
    reg rdata_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdata_REG) @[Hold.scala 29:110]
    rdata_REG <= realRen @[Hold.scala 29:110]
    wire _rdata_WIRE : UInt<55>[1] @[Hold.scala 23:81]
    _rdata_WIRE[0] <= UInt<55>("h0") @[Hold.scala 23:81]
    reg rdata_r_1 : UInt<55>[1], clock with :
      reset => (reset_wky, _rdata_WIRE) @[Reg.scala 35:20]
    when rdata_REG : @[Reg.scala 36:18]
    {
      rdata_r_1 <= rdata_r @[Reg.scala 36:22]
    }
    node _rdata_T = mux(rdata_REG, rdata_r, rdata_r_1) @[Hold.scala 23:48]
    wire rdata_0 : { tag : UInt<21>, _type : UInt<2>, target : UInt<32>} @[SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_1 : UInt<55> @[SRAMTemplate.scala 98:78]
    _rdata_WIRE_1 <= _rdata_T[0] @[SRAMTemplate.scala 98:78]
    node _rdata_T_1 = bits(_rdata_WIRE_1, 31, 0) @[SRAMTemplate.scala 98:78]
    rdata_0.target <= _rdata_T_1 @[SRAMTemplate.scala 98:78]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 33, 32) @[SRAMTemplate.scala 98:78]
    rdata_0._type <= _rdata_T_2 @[SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_1, 54, 34) @[SRAMTemplate.scala 98:78]
    rdata_0.tag <= _rdata_T_3 @[SRAMTemplate.scala 98:78]
    wire _WIRE : { tag : UInt<21>, _type : UInt<2>, target : UInt<32>}[1] @[SRAMTemplate.scala 99:28]
    _WIRE[0] <= rdata_0 @[SRAMTemplate.scala 99:28]
    io.r.resp.data <= _WIRE @[SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>("h0")) @[SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>("h0")) @[SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[SRAMTemplate.scala 101:33]
    io.r.req.ready <= _io_r_req_ready_T_2 @[SRAMTemplate.scala 101:18]
    io.w.req.ready <= UInt<1>("h1") @[SRAMTemplate.scala 102:18]

  module BPU_embedded :
    input clock : Clock
    input reset_wky: Reset
    output io : { in : { flip pc : { valid : UInt<1>, bits_wky : UInt<32>}}, out : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, flip flush : UInt<1>}

    reg flush : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[StopWatch.scala 24:20]
    when io.in.pc.valid : @[StopWatch.scala 26:19]
    {
      flush <= UInt<1>("h0") @[StopWatch.scala 26:23]
    }
    when io.flush : @[StopWatch.scala 27:20]
    {
      flush <= UInt<1>("h1") @[StopWatch.scala 27:24]
    }
    inst btb aof SRAMTemplate @[BPU.scala 211:19]
    btb.clock <= clock
    btb.reset_wky <= reset_wky
    btb.io.r.req.valid <= io.in.pc.valid @[BPU.scala 212:22]
    wire _btb_io_r_req_bits_setIdx_WIRE : UInt<32> @[BPU.scala 35:37]
    _btb_io_r_req_bits_setIdx_WIRE <= io.in.pc.bits_wky @[BPU.scala 35:37]
    wire _btb_io_r_req_bits_setIdx_WIRE_1 : { tag : UInt<21>, idx : UInt<9>, pad_wky : UInt<2>} @[BPU.scala 35:65]
    wire _btb_io_r_req_bits_setIdx_WIRE_2 : UInt<32> @[BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_2 <= _btb_io_r_req_bits_setIdx_WIRE @[BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 1, 0) @[BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_1.pad_wky <= _btb_io_r_req_bits_setIdx_T @[BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T_1 = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 10, 2) @[BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_1.idx <= _btb_io_r_req_bits_setIdx_T_1 @[BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T_2 = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 31, 11) @[BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_1.tag <= _btb_io_r_req_bits_setIdx_T_2 @[BPU.scala 35:65]
    btb.io.r.req.bits_wky.setIdx <= _btb_io_r_req_bits_setIdx_WIRE_1.idx @[BPU.scala 213:28]
    wire btbRead : { tag : UInt<21>, _type : UInt<2>, target : UInt<32>} @[BPU.scala 215:21]
    btbRead <= btb.io.r.resp.data[0] @[BPU.scala 216:11]
    reg pcLatch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pcLatch) @[Reg.scala 19:16]
    when io.in.pc.valid : @[Reg.scala 20:18]
    {
      pcLatch <= io.in.pc.bits_wky @[Reg.scala 20:22]
    }
    wire _btbHit_WIRE : UInt<32> @[BPU.scala 35:37]
    _btbHit_WIRE <= pcLatch @[BPU.scala 35:37]
    wire _btbHit_WIRE_1 : { tag : UInt<21>, idx : UInt<9>, pad_wky : UInt<2>} @[BPU.scala 35:65]
    wire _btbHit_WIRE_2 : UInt<32> @[BPU.scala 35:65]
    _btbHit_WIRE_2 <= _btbHit_WIRE @[BPU.scala 35:65]
    node _btbHit_T = bits(_btbHit_WIRE_2, 1, 0) @[BPU.scala 35:65]
    _btbHit_WIRE_1.pad_wky <= _btbHit_T @[BPU.scala 35:65]
    node _btbHit_T_1 = bits(_btbHit_WIRE_2, 10, 2) @[BPU.scala 35:65]
    _btbHit_WIRE_1.idx <= _btbHit_T_1 @[BPU.scala 35:65]
    node _btbHit_T_2 = bits(_btbHit_WIRE_2, 31, 11) @[BPU.scala 35:65]
    _btbHit_WIRE_1.tag <= _btbHit_T_2 @[BPU.scala 35:65]
    node _btbHit_T_3 = eq(btbRead.tag, _btbHit_WIRE_1.tag) @[BPU.scala 220:28]
    node _btbHit_T_4 = eq(flush, UInt<1>("h0")) @[BPU.scala 220:59]
    node _btbHit_T_5 = and(_btbHit_T_3, _btbHit_T_4) @[BPU.scala 220:56]
    reg btbHit_REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[BPU.scala 220:76]
    btbHit_REG <= btb.io.r.req.ready @[BPU.scala 220:76]
    node btbHit = and(_btbHit_T_5, btbHit_REG) @[BPU.scala 220:66]
    cmem pht : UInt<2> [512] @[BPU.scala 223:16]
    wire _phtTaken_WIRE : UInt<32> @[BPU.scala 35:37]
    _phtTaken_WIRE <= io.in.pc.bits_wky @[BPU.scala 35:37]
    wire _phtTaken_WIRE_1 : { tag : UInt<21>, idx : UInt<9>, pad_wky : UInt<2>} @[BPU.scala 35:65]
    wire _phtTaken_WIRE_2 : UInt<32> @[BPU.scala 35:65]
    _phtTaken_WIRE_2 <= _phtTaken_WIRE @[BPU.scala 35:65]
    node _phtTaken_T = bits(_phtTaken_WIRE_2, 1, 0) @[BPU.scala 35:65]
    _phtTaken_WIRE_1.pad_wky <= _phtTaken_T @[BPU.scala 35:65]
    node _phtTaken_T_1 = bits(_phtTaken_WIRE_2, 10, 2) @[BPU.scala 35:65]
    _phtTaken_WIRE_1.idx <= _phtTaken_T_1 @[BPU.scala 35:65]
    node _phtTaken_T_2 = bits(_phtTaken_WIRE_2, 31, 11) @[BPU.scala 35:65]
    _phtTaken_WIRE_1.tag <= _phtTaken_T_2 @[BPU.scala 35:65]
    read mport phtTaken_MPORT = pht[_phtTaken_WIRE_1.idx], clock @[BPU.scala 224:36]
    node _phtTaken_T_3 = bits(phtTaken_MPORT, 1, 1) @[BPU.scala 224:67]
    reg phtTaken : UInt<1>, clock with :
      reset => (UInt<1>("h0"), phtTaken) @[Reg.scala 19:16]
    when io.in.pc.valid : @[Reg.scala 20:18]
    {
      phtTaken <= _phtTaken_T_3 @[Reg.scala 20:22]
    }
    cmem ras : UInt<32> [16] @[BPU.scala 228:16]
    reg sp_value : UInt<4>, clock with :
      reset => (reset_wky, UInt<4>("h0")) @[Counter.scala 61:40]
    read mport rasTarget_MPORT = ras[sp_value], clock @[BPU.scala 230:37]
    reg rasTarget : UInt<32>, clock with :
      reset => (UInt<1>("h0"), rasTarget) @[Reg.scala 19:16]
    when io.in.pc.valid : @[Reg.scala 20:18]
    {
      rasTarget <= rasTarget_MPORT @[Reg.scala 20:22]
    }
    wire _req_WIRE : { valid : UInt<1>, pc : UInt<32>, isMissPredict : UInt<1>, actualTarget : UInt<32>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[BPU.scala 233:34]
    _req_WIRE.isRVC <= UInt<1>("h0") @[BPU.scala 233:34]
    _req_WIRE.btbType <= UInt<2>("h0") @[BPU.scala 233:34]
    _req_WIRE.fuOpType <= UInt<7>("h0") @[BPU.scala 233:34]
    _req_WIRE.actualTaken <= UInt<1>("h0") @[BPU.scala 233:34]
    _req_WIRE.actualTarget <= UInt<32>("h0") @[BPU.scala 233:34]
    _req_WIRE.isMissPredict <= UInt<1>("h0") @[BPU.scala 233:34]
    _req_WIRE.pc <= UInt<32>("h0") @[BPU.scala 233:34]
    _req_WIRE.valid <= UInt<1>("h0") @[BPU.scala 233:34]
    wire req : { valid : UInt<1>, pc : UInt<32>, isMissPredict : UInt<1>, actualTarget : UInt<32>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[BPU.scala 233:21]
    req <= _req_WIRE @[BPU.scala 233:21]
    wire _btbWrite_WIRE : { tag : UInt<21>, _type : UInt<2>, target : UInt<32>} @[BPU.scala 234:39]
    _btbWrite_WIRE.target <= UInt<32>("h0") @[BPU.scala 234:39]
    _btbWrite_WIRE._type <= UInt<2>("h0") @[BPU.scala 234:39]
    _btbWrite_WIRE.tag <= UInt<21>("h0") @[BPU.scala 234:39]
    wire btbWrite : { tag : UInt<21>, _type : UInt<2>, target : UInt<32>} @[BPU.scala 234:26]
    btbWrite <= _btbWrite_WIRE @[BPU.scala 234:26]
    wire _btbWrite_tag_WIRE : UInt<32> @[BPU.scala 35:37]
    _btbWrite_tag_WIRE <= req.pc @[BPU.scala 35:37]
    wire _btbWrite_tag_WIRE_1 : { tag : UInt<21>, idx : UInt<9>, pad_wky : UInt<2>} @[BPU.scala 35:65]
    wire _btbWrite_tag_WIRE_2 : UInt<32> @[BPU.scala 35:65]
    _btbWrite_tag_WIRE_2 <= _btbWrite_tag_WIRE @[BPU.scala 35:65]
    node _btbWrite_tag_T = bits(_btbWrite_tag_WIRE_2, 1, 0) @[BPU.scala 35:65]
    _btbWrite_tag_WIRE_1.pad_wky <= _btbWrite_tag_T @[BPU.scala 35:65]
    node _btbWrite_tag_T_1 = bits(_btbWrite_tag_WIRE_2, 10, 2) @[BPU.scala 35:65]
    _btbWrite_tag_WIRE_1.idx <= _btbWrite_tag_T_1 @[BPU.scala 35:65]
    node _btbWrite_tag_T_2 = bits(_btbWrite_tag_WIRE_2, 31, 11) @[BPU.scala 35:65]
    _btbWrite_tag_WIRE_1.tag <= _btbWrite_tag_T_2 @[BPU.scala 35:65]
    btbWrite.tag <= _btbWrite_tag_WIRE_1.tag @[BPU.scala 237:16]
    btbWrite.target <= req.actualTarget @[BPU.scala 238:19]
    btbWrite._type <= req.btbType @[BPU.scala 239:18]
    node _btb_io_w_req_valid_T = and(req.isMissPredict, req.valid) @[BPU.scala 246:43]
    btb.io.w.req.valid <= _btb_io_w_req_valid_T @[BPU.scala 246:22]
    wire _btb_io_w_req_bits_setIdx_WIRE : UInt<32> @[BPU.scala 35:37]
    _btb_io_w_req_bits_setIdx_WIRE <= req.pc @[BPU.scala 35:37]
    wire _btb_io_w_req_bits_setIdx_WIRE_1 : { tag : UInt<21>, idx : UInt<9>, pad_wky : UInt<2>} @[BPU.scala 35:65]
    wire _btb_io_w_req_bits_setIdx_WIRE_2 : UInt<32> @[BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_2 <= _btb_io_w_req_bits_setIdx_WIRE @[BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 1, 0) @[BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_1.pad_wky <= _btb_io_w_req_bits_setIdx_T @[BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T_1 = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 10, 2) @[BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_1.idx <= _btb_io_w_req_bits_setIdx_T_1 @[BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T_2 = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 31, 11) @[BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_1.tag <= _btb_io_w_req_bits_setIdx_T_2 @[BPU.scala 35:65]
    btb.io.w.req.bits_wky.setIdx <= _btb_io_w_req_bits_setIdx_WIRE_1.idx @[BPU.scala 247:28]
    btb.io.w.req.bits_wky.data.target <= btbWrite.target @[BPU.scala 248:26]
    btb.io.w.req.bits_wky.data._type <= btbWrite._type @[BPU.scala 248:26]
    btb.io.w.req.bits_wky.data.tag <= btbWrite.tag @[BPU.scala 248:26]
    wire _cnt_WIRE : UInt<32> @[BPU.scala 35:37]
    _cnt_WIRE <= req.pc @[BPU.scala 35:37]
    wire _cnt_WIRE_1 : { tag : UInt<21>, idx : UInt<9>, pad_wky : UInt<2>} @[BPU.scala 35:65]
    wire _cnt_WIRE_2 : UInt<32> @[BPU.scala 35:65]
    _cnt_WIRE_2 <= _cnt_WIRE @[BPU.scala 35:65]
    node _cnt_T = bits(_cnt_WIRE_2, 1, 0) @[BPU.scala 35:65]
    _cnt_WIRE_1.pad_wky <= _cnt_T @[BPU.scala 35:65]
    node _cnt_T_1 = bits(_cnt_WIRE_2, 10, 2) @[BPU.scala 35:65]
    _cnt_WIRE_1.idx <= _cnt_T_1 @[BPU.scala 35:65]
    node _cnt_T_2 = bits(_cnt_WIRE_2, 31, 11) @[BPU.scala 35:65]
    _cnt_WIRE_1.tag <= _cnt_T_2 @[BPU.scala 35:65]
    read mport cnt_MPORT = pht[_cnt_WIRE_1.idx], clock @[BPU.scala 250:29]
    reg cnt : UInt, clock with :
      reset => (UInt<1>("h0"), cnt) @[BPU.scala 250:20]
    cnt <= cnt_MPORT @[BPU.scala 250:20]
    reg reqLatch : { valid : UInt<1>, pc : UInt<32>, isMissPredict : UInt<1>, actualTarget : UInt<32>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), reqLatch) @[BPU.scala 251:25]
    reqLatch <= req @[BPU.scala 251:25]
    node _T = bits(reqLatch.fuOpType, 3, 3) @[ALU.scala 63:35]
    node _T_1 = eq(_T, UInt<1>("h0")) @[ALU.scala 63:30]
    node _T_2 = and(reqLatch.valid, _T_1) @[BPU.scala 252:24]
    when _T_2 : @[BPU.scala 252:66]
    {
      node _newCnt_T = add(cnt, UInt<1>("h1")) @[BPU.scala 254:33]
      node _newCnt_T_1 = tail(_newCnt_T, 1) @[BPU.scala 254:33]
      node _newCnt_T_2 = sub(cnt, UInt<1>("h1")) @[BPU.scala 254:44]
      node _newCnt_T_3 = tail(_newCnt_T_2, 1) @[BPU.scala 254:44]
      node newCnt = mux(reqLatch.actualTaken, _newCnt_T_1, _newCnt_T_3) @[BPU.scala 254:21]
      node _wen_T = neq(cnt, UInt<2>("h3")) @[BPU.scala 255:30]
      node _wen_T_1 = and(reqLatch.actualTaken, _wen_T) @[BPU.scala 255:22]
      node _wen_T_2 = eq(reqLatch.actualTaken, UInt<1>("h0")) @[BPU.scala 255:48]
      node _wen_T_3 = neq(cnt, UInt<1>("h0")) @[BPU.scala 255:63]
      node _wen_T_4 = and(_wen_T_2, _wen_T_3) @[BPU.scala 255:55]
      node wen = or(_wen_T_1, _wen_T_4) @[BPU.scala 255:44]
      when wen : @[BPU.scala 256:16]
      {
        wire _WIRE : UInt<32> @[BPU.scala 35:37]
        _WIRE <= reqLatch.pc @[BPU.scala 35:37]
        wire _WIRE_1 : { tag : UInt<21>, idx : UInt<9>, pad_wky : UInt<2>} @[BPU.scala 35:65]
        wire _WIRE_2 : UInt<32> @[BPU.scala 35:65]
        _WIRE_2 <= _WIRE @[BPU.scala 35:65]
        node _T_3 = bits(_WIRE_2, 1, 0) @[BPU.scala 35:65]
        _WIRE_1.pad_wky <= _T_3 @[BPU.scala 35:65]
        node _T_4 = bits(_WIRE_2, 10, 2) @[BPU.scala 35:65]
        _WIRE_1.idx <= _T_4 @[BPU.scala 35:65]
        node _T_5 = bits(_WIRE_2, 31, 11) @[BPU.scala 35:65]
        _WIRE_1.tag <= _T_5 @[BPU.scala 35:65]
        write mport MPORT = pht[_WIRE_1.idx], clock
        MPORT <= newCnt
    }
    }
    when req.valid : @[BPU.scala 260:20]
    {
      node _T_6 = eq(req.fuOpType, UInt<7>("h5c")) @[BPU.scala 261:24]
      when _T_6 : @[BPU.scala 261:44]
      {
        node _T_7 = add(sp_value, UInt<1>("h1")) @[BPU.scala 262:26]
        node _T_8 = tail(_T_7, 1) @[BPU.scala 262:26]
        node _T_9 = add(req.pc, UInt<3>("h4")) @[BPU.scala 262:40]
        node _T_10 = tail(_T_9, 1) @[BPU.scala 262:40]
        write mport MPORT_1 = ras[_T_8], clock
        MPORT_1 <= _T_10
        node _value_T = add(sp_value, UInt<1>("h1")) @[BPU.scala 263:28]
        node _value_T_1 = tail(_value_T, 1) @[BPU.scala 263:28]
        sp_value <= _value_T_1 @[BPU.scala 263:16]
      }
      else :
      {
        node _T_11 = eq(req.fuOpType, UInt<7>("h5e")) @[BPU.scala 265:29]
        when _T_11 : @[BPU.scala 265:48]
        {
          node _value_T_2 = sub(sp_value, UInt<1>("h1")) @[BPU.scala 266:28]
          node _value_T_3 = tail(_value_T_2, 1) @[BPU.scala 266:28]
          sp_value <= _value_T_3 @[BPU.scala 266:16]
    }
    }
    }
    wire flushBTB : UInt<1> @[BPU.scala 270:26]
    flushBTB <= UInt<1>("h0") @[BPU.scala 270:26]
    wire flushTLB : UInt<1> @[BPU.scala 271:26]
    flushTLB <= UInt<1>("h0") @[BPU.scala 271:26]
    node _io_out_target_T = eq(btbRead._type, UInt<2>("h3")) @[BPU.scala 275:38]
    node _io_out_target_T_1 = mux(_io_out_target_T, rasTarget, btbRead.target) @[BPU.scala 275:23]
    io.out.target <= _io_out_target_T_1 @[BPU.scala 275:17]
    node _io_out_valid_T = eq(btbRead._type, UInt<1>("h0")) @[BPU.scala 276:47]
    node _io_out_valid_T_1 = mux(_io_out_valid_T, phtTaken, UInt<1>("h1")) @[BPU.scala 276:32]
    node _io_out_valid_T_2 = and(btbHit, _io_out_valid_T_1) @[BPU.scala 276:26]
    io.out.valid <= _io_out_valid_T_2 @[BPU.scala 276:16]
    io.out.rtype <= UInt<1>("h0") @[BPU.scala 277:16]

  module IFU_embedded :
    input clock : Clock
    input reset_wky: Reset
    output io : { imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>, user : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<64>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, flip redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, flushVec : UInt<4>, bpFlush : UInt<1>, flip ipf : UInt<1>}

    reg pc : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h80000000")) @[IFU.scala 270:19]
    node _pcUpdate_T = and(io.imem.req.ready, io.imem.req.valid) @[Decoupled.scala 51:35]
    node pcUpdate = or(io.redirect.valid, _pcUpdate_T) @[IFU.scala 271:36]
    node _snpc_T = add(pc, UInt<3>("h4")) @[IFU.scala 272:17]
    node snpc = tail(_snpc_T, 1) @[IFU.scala 272:17]
    inst bpu aof BPU_embedded @[IFU.scala 274:19]
    bpu.clock <= clock
    bpu.reset_wky <= reset_wky
    node _npc_T = mux(bpu.io.out.valid, bpu.io.out.target, snpc) @[IFU.scala 278:59]
    node npc = mux(io.redirect.valid, io.redirect.target, _npc_T) @[IFU.scala 278:16]
    node _bpu_io_in_pc_valid_T = and(io.imem.req.ready, io.imem.req.valid) @[Decoupled.scala 51:35]
    bpu.io.in.pc.valid <= _bpu_io_in_pc_valid_T @[IFU.scala 280:22]
    bpu.io.in.pc.bits_wky <= npc @[IFU.scala 281:21]
    bpu.io.flush <= io.redirect.valid @[IFU.scala 282:16]
    when pcUpdate : @[IFU.scala 284:19]
    {
      pc <= npc @[IFU.scala 284:24]
    }
    node _io_flushVec_T = mux(io.redirect.valid, UInt<4>("hf"), UInt<1>("h0")) @[IFU.scala 286:21]
    io.flushVec <= _io_flushVec_T @[IFU.scala 286:15]
    io.bpFlush <= UInt<1>("h0") @[IFU.scala 287:14]
    io.imem.resp.bits_wky.user is invalid @[IFU.scala 289:11]
    io.imem.resp.bits_wky.rdata is invalid @[IFU.scala 289:11]
    io.imem.resp.bits_wky.cmd is invalid @[IFU.scala 289:11]
    io.imem.resp.valid is invalid @[IFU.scala 289:11]
    io.imem.resp.ready is invalid @[IFU.scala 289:11]
    io.imem.req.bits_wky.user is invalid @[IFU.scala 289:11]
    io.imem.req.bits_wky.wdata is invalid @[IFU.scala 289:11]
    io.imem.req.bits_wky.wmask is invalid @[IFU.scala 289:11]
    io.imem.req.bits_wky.cmd is invalid @[IFU.scala 289:11]
    io.imem.req.bits_wky.size is invalid @[IFU.scala 289:11]
    io.imem.req.bits_wky.addr is invalid @[IFU.scala 289:11]
    io.imem.req.valid is invalid @[IFU.scala 289:11]
    io.imem.req.ready is invalid @[IFU.scala 289:11]
    node x6 = cat(pc, npc) @[Cat.scala 33:92]
    io.imem.req.bits_wky.addr <= pc @[SimpleBus.scala 64:15]
    io.imem.req.bits_wky.cmd <= UInt<1>("h0") @[SimpleBus.scala 65:14]
    io.imem.req.bits_wky.size <= UInt<2>("h2") @[SimpleBus.scala 66:15]
    io.imem.req.bits_wky.wdata <= UInt<1>("h0") @[SimpleBus.scala 67:16]
    io.imem.req.bits_wky.wmask <= UInt<1>("h0") @[SimpleBus.scala 68:16]
    io.imem.req.bits_wky.user <= x6 @[SimpleBus.scala 69:21]
    io.imem.req.valid <= io.out.ready @[IFU.scala 291:21]
    node _io_imem_resp_ready_T = bits(io.flushVec, 0, 0) @[IFU.scala 292:52]
    node _io_imem_resp_ready_T_1 = or(io.out.ready, _io_imem_resp_ready_T) @[IFU.scala 292:38]
    io.imem.resp.ready <= _io_imem_resp_ready_T_1 @[IFU.scala 292:22]
    io.out.bits_wky.isBranch is invalid @[IFU.scala 294:15]
    io.out.bits_wky.runahead_checkpoint_id is invalid @[IFU.scala 294:15]
    io.out.bits_wky.crossPageIPFFix is invalid @[IFU.scala 294:15]
    io.out.bits_wky.isRVC is invalid @[IFU.scala 294:15]
    io.out.bits_wky.brIdx is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[0] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[1] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[2] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[3] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[4] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[5] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[6] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[7] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[8] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[9] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[10] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.intrVec[11] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[0] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[1] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[2] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[3] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[4] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[5] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[6] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[7] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[8] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[9] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[10] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[11] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[12] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[13] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[14] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.exceptionVec[15] is invalid @[IFU.scala 294:15]
    io.out.bits_wky.redirect.valid is invalid @[IFU.scala 294:15]
    io.out.bits_wky.redirect.rtype is invalid @[IFU.scala 294:15]
    io.out.bits_wky.redirect.target is invalid @[IFU.scala 294:15]
    io.out.bits_wky.pnpc is invalid @[IFU.scala 294:15]
    io.out.bits_wky.pc is invalid @[IFU.scala 294:15]
    io.out.bits_wky.instr is invalid @[IFU.scala 294:15]
    io.out.bits_wky.instr <= io.imem.resp.bits_wky.rdata @[IFU.scala 295:21]
    reg regUserValue : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[IFU.scala 296:29]
    reg reqFire : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[IFU.scala 297:24]
    node _T = and(io.imem.req.ready, io.imem.req.valid) @[Decoupled.scala 51:35]
    when _T : @[IFU.scala 298:25]
    {
      reqFire <= UInt<1>("h1") @[IFU.scala 299:13]
      regUserValue <= io.imem.req.bits_wky.user @[IFU.scala 300:18]
    }
    else :
    {
      reqFire <= UInt<1>("h0") @[IFU.scala 302:13]
    }
    node _T_1 = and(io.imem.resp.ready, io.imem.resp.valid) @[Decoupled.scala 51:35]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[IFU.scala 306:6]
    node _T_3 = eq(regUserValue, io.imem.resp.bits_wky.user) @[IFU.scala 306:42]
    node _T_4 = or(_T_2, _T_3) @[IFU.scala 306:25]
    node _T_5 = eq(reqFire, UInt<1>("h0")) @[IFU.scala 306:90]
    node _T_6 = and(io.imem.resp.ready, io.imem.resp.valid) @[Decoupled.scala 51:35]
    node _T_7 = or(_T_5, _T_6) @[IFU.scala 306:99]
    node _T_8 = and(_T_4, _T_7) @[IFU.scala 306:86]
    node _io_out_bits_pc_T = bits(io.imem.resp.bits_wky.user, 63, 32) @[IFU.scala 316:24]
    io.out.bits_wky.pc <= _io_out_bits_pc_T @[IFU.scala 316:20]
    node _io_out_bits_pnpc_T = bits(io.imem.resp.bits_wky.user, 31, 0) @[IFU.scala 317:26]
    io.out.bits_wky.pnpc <= _io_out_bits_pnpc_T @[IFU.scala 317:22]
    node _io_out_valid_T = bits(io.flushVec, 0, 0) @[IFU.scala 319:53]
    node _io_out_valid_T_1 = eq(_io_out_valid_T, UInt<1>("h0")) @[IFU.scala 319:41]
    node _io_out_valid_T_2 = and(io.imem.resp.valid, _io_out_valid_T_1) @[IFU.scala 319:38]
    io.out.valid <= _io_out_valid_T_2 @[IFU.scala 319:16]
    node _T_9 = and(io.imem.req.ready, io.imem.req.valid) @[Decoupled.scala 51:35]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_10 = and(_T_9, enableDisplay) @[Debug.scala 55:16]
    when _T_10 : @[Debug.scala 55:31]
    {
      node _T_11 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_12 = eq(_T_11, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_12 : @[Debug.scala 56:24]
      {
      }
      node _T_13 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_14 = eq(_T_13, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_14 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_15 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_16 = and(_T_15, enableDisplay_1) @[Debug.scala 55:16]
    when _T_16 : @[Debug.scala 55:31]
    {
      node _T_17 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_18 = eq(_T_17, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_18 : @[Debug.scala 56:24]
      {
      }
      node _T_19 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_20 = eq(_T_19, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_20 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_21 = and(io.imem.resp.ready, io.imem.resp.valid) @[Decoupled.scala 51:35]
    reg r : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[StopWatch.scala 24:20]
    when io.imem.req.valid : @[StopWatch.scala 30:20]
    {
      r <= UInt<1>("h1") @[StopWatch.scala 30:24]
    }
    when _T_21 : @[StopWatch.scala 31:19]
    {
      r <= UInt<1>("h0") @[StopWatch.scala 31:23]
    }
    node _T_22 = orr(io.flushVec) @[IFU.scala 325:37]

  module Decoder :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}, isWFI : UInt<1>, isBranch : UInt<1>}

    wire hasIntr : UInt<1> @[IDU.scala 34:21]
    node _decodeList_T = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_1 = eq(UInt<5>("h13"), _decodeList_T) @[Lookup.scala 31:38]
    node _decodeList_T_2 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_3 = eq(UInt<13>("h1013"), _decodeList_T_2) @[Lookup.scala 31:38]
    node _decodeList_T_4 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_5 = eq(UInt<14>("h2013"), _decodeList_T_4) @[Lookup.scala 31:38]
    node _decodeList_T_6 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_7 = eq(UInt<14>("h3013"), _decodeList_T_6) @[Lookup.scala 31:38]
    node _decodeList_T_8 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_9 = eq(UInt<15>("h4013"), _decodeList_T_8) @[Lookup.scala 31:38]
    node _decodeList_T_10 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_11 = eq(UInt<15>("h5013"), _decodeList_T_10) @[Lookup.scala 31:38]
    node _decodeList_T_12 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_13 = eq(UInt<15>("h6013"), _decodeList_T_12) @[Lookup.scala 31:38]
    node _decodeList_T_14 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_15 = eq(UInt<15>("h7013"), _decodeList_T_14) @[Lookup.scala 31:38]
    node _decodeList_T_16 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_17 = eq(UInt<31>("h40005013"), _decodeList_T_16) @[Lookup.scala 31:38]
    node _decodeList_T_18 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_19 = eq(UInt<6>("h33"), _decodeList_T_18) @[Lookup.scala 31:38]
    node _decodeList_T_20 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_21 = eq(UInt<13>("h1033"), _decodeList_T_20) @[Lookup.scala 31:38]
    node _decodeList_T_22 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_23 = eq(UInt<14>("h2033"), _decodeList_T_22) @[Lookup.scala 31:38]
    node _decodeList_T_24 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_25 = eq(UInt<14>("h3033"), _decodeList_T_24) @[Lookup.scala 31:38]
    node _decodeList_T_26 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_27 = eq(UInt<15>("h4033"), _decodeList_T_26) @[Lookup.scala 31:38]
    node _decodeList_T_28 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_29 = eq(UInt<15>("h5033"), _decodeList_T_28) @[Lookup.scala 31:38]
    node _decodeList_T_30 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_31 = eq(UInt<15>("h6033"), _decodeList_T_30) @[Lookup.scala 31:38]
    node _decodeList_T_32 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_33 = eq(UInt<15>("h7033"), _decodeList_T_32) @[Lookup.scala 31:38]
    node _decodeList_T_34 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_35 = eq(UInt<31>("h40000033"), _decodeList_T_34) @[Lookup.scala 31:38]
    node _decodeList_T_36 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_37 = eq(UInt<31>("h40005033"), _decodeList_T_36) @[Lookup.scala 31:38]
    node _decodeList_T_38 = and(io.in.bits_wky.instr, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _decodeList_T_39 = eq(UInt<5>("h17"), _decodeList_T_38) @[Lookup.scala 31:38]
    node _decodeList_T_40 = and(io.in.bits_wky.instr, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _decodeList_T_41 = eq(UInt<6>("h37"), _decodeList_T_40) @[Lookup.scala 31:38]
    node _decodeList_T_42 = and(io.in.bits_wky.instr, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _decodeList_T_43 = eq(UInt<7>("h6f"), _decodeList_T_42) @[Lookup.scala 31:38]
    node _decodeList_T_44 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_45 = eq(UInt<7>("h67"), _decodeList_T_44) @[Lookup.scala 31:38]
    node _decodeList_T_46 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_47 = eq(UInt<7>("h63"), _decodeList_T_46) @[Lookup.scala 31:38]
    node _decodeList_T_48 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_49 = eq(UInt<13>("h1063"), _decodeList_T_48) @[Lookup.scala 31:38]
    node _decodeList_T_50 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_51 = eq(UInt<15>("h4063"), _decodeList_T_50) @[Lookup.scala 31:38]
    node _decodeList_T_52 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_53 = eq(UInt<15>("h5063"), _decodeList_T_52) @[Lookup.scala 31:38]
    node _decodeList_T_54 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_55 = eq(UInt<15>("h6063"), _decodeList_T_54) @[Lookup.scala 31:38]
    node _decodeList_T_56 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_57 = eq(UInt<15>("h7063"), _decodeList_T_56) @[Lookup.scala 31:38]
    node _decodeList_T_58 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_59 = eq(UInt<2>("h3"), _decodeList_T_58) @[Lookup.scala 31:38]
    node _decodeList_T_60 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_61 = eq(UInt<13>("h1003"), _decodeList_T_60) @[Lookup.scala 31:38]
    node _decodeList_T_62 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_63 = eq(UInt<14>("h2003"), _decodeList_T_62) @[Lookup.scala 31:38]
    node _decodeList_T_64 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_65 = eq(UInt<15>("h4003"), _decodeList_T_64) @[Lookup.scala 31:38]
    node _decodeList_T_66 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_67 = eq(UInt<15>("h5003"), _decodeList_T_66) @[Lookup.scala 31:38]
    node _decodeList_T_68 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_69 = eq(UInt<6>("h23"), _decodeList_T_68) @[Lookup.scala 31:38]
    node _decodeList_T_70 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_71 = eq(UInt<13>("h1023"), _decodeList_T_70) @[Lookup.scala 31:38]
    node _decodeList_T_72 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_73 = eq(UInt<14>("h2023"), _decodeList_T_72) @[Lookup.scala 31:38]
    node _decodeList_T_74 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_75 = eq(UInt<7>("h6b"), _decodeList_T_74) @[Lookup.scala 31:38]
    node _decodeList_T_76 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_77 = eq(UInt<26>("h2000033"), _decodeList_T_76) @[Lookup.scala 31:38]
    node _decodeList_T_78 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_79 = eq(UInt<26>("h2001033"), _decodeList_T_78) @[Lookup.scala 31:38]
    node _decodeList_T_80 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_81 = eq(UInt<26>("h2002033"), _decodeList_T_80) @[Lookup.scala 31:38]
    node _decodeList_T_82 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_83 = eq(UInt<26>("h2003033"), _decodeList_T_82) @[Lookup.scala 31:38]
    node _decodeList_T_84 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_85 = eq(UInt<26>("h2004033"), _decodeList_T_84) @[Lookup.scala 31:38]
    node _decodeList_T_86 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_87 = eq(UInt<26>("h2005033"), _decodeList_T_86) @[Lookup.scala 31:38]
    node _decodeList_T_88 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_89 = eq(UInt<26>("h2006033"), _decodeList_T_88) @[Lookup.scala 31:38]
    node _decodeList_T_90 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_91 = eq(UInt<26>("h2007033"), _decodeList_T_90) @[Lookup.scala 31:38]
    node _decodeList_T_92 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_93 = eq(UInt<7>("h73"), _decodeList_T_92) @[Lookup.scala 31:38]
    node _decodeList_T_94 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_95 = eq(UInt<21>("h100073"), _decodeList_T_94) @[Lookup.scala 31:38]
    node _decodeList_T_96 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_97 = eq(UInt<30>("h30200073"), _decodeList_T_96) @[Lookup.scala 31:38]
    node _decodeList_T_98 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_99 = eq(UInt<4>("hf"), _decodeList_T_98) @[Lookup.scala 31:38]
    node _decodeList_T_100 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_101 = eq(UInt<29>("h10500073"), _decodeList_T_100) @[Lookup.scala 31:38]
    node _decodeList_T_102 = and(io.in.bits_wky.instr, UInt<32>("hf9f0707f")) @[Lookup.scala 31:38]
    node _decodeList_T_103 = eq(UInt<29>("h1000302f"), _decodeList_T_102) @[Lookup.scala 31:38]
    node _decodeList_T_104 = and(io.in.bits_wky.instr, UInt<32>("hf9f0707f")) @[Lookup.scala 31:38]
    node _decodeList_T_105 = eq(UInt<29>("h1000202f"), _decodeList_T_104) @[Lookup.scala 31:38]
    node _decodeList_T_106 = and(io.in.bits_wky.instr, UInt<32>("hf800707f")) @[Lookup.scala 31:38]
    node _decodeList_T_107 = eq(UInt<29>("h1800302f"), _decodeList_T_106) @[Lookup.scala 31:38]
    node _decodeList_T_108 = and(io.in.bits_wky.instr, UInt<32>("hf800707f")) @[Lookup.scala 31:38]
    node _decodeList_T_109 = eq(UInt<29>("h1800202f"), _decodeList_T_108) @[Lookup.scala 31:38]
    node _decodeList_T_110 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_111 = eq(UInt<28>("h800202f"), _decodeList_T_110) @[Lookup.scala 31:38]
    node _decodeList_T_112 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_113 = eq(UInt<14>("h202f"), _decodeList_T_112) @[Lookup.scala 31:38]
    node _decodeList_T_114 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_115 = eq(UInt<30>("h2000202f"), _decodeList_T_114) @[Lookup.scala 31:38]
    node _decodeList_T_116 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_117 = eq(UInt<31>("h6000202f"), _decodeList_T_116) @[Lookup.scala 31:38]
    node _decodeList_T_118 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_119 = eq(UInt<31>("h4000202f"), _decodeList_T_118) @[Lookup.scala 31:38]
    node _decodeList_T_120 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_121 = eq(UInt<32>("h8000202f"), _decodeList_T_120) @[Lookup.scala 31:38]
    node _decodeList_T_122 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_123 = eq(UInt<32>("ha000202f"), _decodeList_T_122) @[Lookup.scala 31:38]
    node _decodeList_T_124 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_125 = eq(UInt<32>("hc000202f"), _decodeList_T_124) @[Lookup.scala 31:38]
    node _decodeList_T_126 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_127 = eq(UInt<32>("he000202f"), _decodeList_T_126) @[Lookup.scala 31:38]
    node _decodeList_T_128 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_129 = eq(UInt<13>("h1073"), _decodeList_T_128) @[Lookup.scala 31:38]
    node _decodeList_T_130 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_131 = eq(UInt<14>("h2073"), _decodeList_T_130) @[Lookup.scala 31:38]
    node _decodeList_T_132 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_133 = eq(UInt<14>("h3073"), _decodeList_T_132) @[Lookup.scala 31:38]
    node _decodeList_T_134 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_135 = eq(UInt<15>("h5073"), _decodeList_T_134) @[Lookup.scala 31:38]
    node _decodeList_T_136 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_137 = eq(UInt<15>("h6073"), _decodeList_T_136) @[Lookup.scala 31:38]
    node _decodeList_T_138 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_139 = eq(UInt<15>("h7073"), _decodeList_T_138) @[Lookup.scala 31:38]
    node _decodeList_T_140 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_141 = eq(UInt<13>("h100f"), _decodeList_T_140) @[Lookup.scala 31:38]
    node _decodeList_T_142 = mux(_decodeList_T_141, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _decodeList_T_143 = mux(_decodeList_T_139, UInt<3>("h4"), _decodeList_T_142) @[Lookup.scala 34:39]
    node _decodeList_T_144 = mux(_decodeList_T_137, UInt<3>("h4"), _decodeList_T_143) @[Lookup.scala 34:39]
    node _decodeList_T_145 = mux(_decodeList_T_135, UInt<3>("h4"), _decodeList_T_144) @[Lookup.scala 34:39]
    node _decodeList_T_146 = mux(_decodeList_T_133, UInt<3>("h4"), _decodeList_T_145) @[Lookup.scala 34:39]
    node _decodeList_T_147 = mux(_decodeList_T_131, UInt<3>("h4"), _decodeList_T_146) @[Lookup.scala 34:39]
    node _decodeList_T_148 = mux(_decodeList_T_129, UInt<3>("h4"), _decodeList_T_147) @[Lookup.scala 34:39]
    node _decodeList_T_149 = mux(_decodeList_T_127, UInt<3>("h5"), _decodeList_T_148) @[Lookup.scala 34:39]
    node _decodeList_T_150 = mux(_decodeList_T_125, UInt<3>("h5"), _decodeList_T_149) @[Lookup.scala 34:39]
    node _decodeList_T_151 = mux(_decodeList_T_123, UInt<3>("h5"), _decodeList_T_150) @[Lookup.scala 34:39]
    node _decodeList_T_152 = mux(_decodeList_T_121, UInt<3>("h5"), _decodeList_T_151) @[Lookup.scala 34:39]
    node _decodeList_T_153 = mux(_decodeList_T_119, UInt<3>("h5"), _decodeList_T_152) @[Lookup.scala 34:39]
    node _decodeList_T_154 = mux(_decodeList_T_117, UInt<3>("h5"), _decodeList_T_153) @[Lookup.scala 34:39]
    node _decodeList_T_155 = mux(_decodeList_T_115, UInt<3>("h5"), _decodeList_T_154) @[Lookup.scala 34:39]
    node _decodeList_T_156 = mux(_decodeList_T_113, UInt<3>("h5"), _decodeList_T_155) @[Lookup.scala 34:39]
    node _decodeList_T_157 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_156) @[Lookup.scala 34:39]
    node _decodeList_T_158 = mux(_decodeList_T_109, UInt<4>("hf"), _decodeList_T_157) @[Lookup.scala 34:39]
    node _decodeList_T_159 = mux(_decodeList_T_107, UInt<4>("hf"), _decodeList_T_158) @[Lookup.scala 34:39]
    node _decodeList_T_160 = mux(_decodeList_T_105, UInt<3>("h4"), _decodeList_T_159) @[Lookup.scala 34:39]
    node _decodeList_T_161 = mux(_decodeList_T_103, UInt<3>("h4"), _decodeList_T_160) @[Lookup.scala 34:39]
    node _decodeList_T_162 = mux(_decodeList_T_101, UInt<3>("h4"), _decodeList_T_161) @[Lookup.scala 34:39]
    node _decodeList_T_163 = mux(_decodeList_T_99, UInt<2>("h2"), _decodeList_T_162) @[Lookup.scala 34:39]
    node _decodeList_T_164 = mux(_decodeList_T_97, UInt<3>("h4"), _decodeList_T_163) @[Lookup.scala 34:39]
    node _decodeList_T_165 = mux(_decodeList_T_95, UInt<3>("h4"), _decodeList_T_164) @[Lookup.scala 34:39]
    node _decodeList_T_166 = mux(_decodeList_T_93, UInt<3>("h4"), _decodeList_T_165) @[Lookup.scala 34:39]
    node _decodeList_T_167 = mux(_decodeList_T_91, UInt<3>("h5"), _decodeList_T_166) @[Lookup.scala 34:39]
    node _decodeList_T_168 = mux(_decodeList_T_89, UInt<3>("h5"), _decodeList_T_167) @[Lookup.scala 34:39]
    node _decodeList_T_169 = mux(_decodeList_T_87, UInt<3>("h5"), _decodeList_T_168) @[Lookup.scala 34:39]
    node _decodeList_T_170 = mux(_decodeList_T_85, UInt<3>("h5"), _decodeList_T_169) @[Lookup.scala 34:39]
    node _decodeList_T_171 = mux(_decodeList_T_83, UInt<3>("h5"), _decodeList_T_170) @[Lookup.scala 34:39]
    node _decodeList_T_172 = mux(_decodeList_T_81, UInt<3>("h5"), _decodeList_T_171) @[Lookup.scala 34:39]
    node _decodeList_T_173 = mux(_decodeList_T_79, UInt<3>("h5"), _decodeList_T_172) @[Lookup.scala 34:39]
    node _decodeList_T_174 = mux(_decodeList_T_77, UInt<3>("h5"), _decodeList_T_173) @[Lookup.scala 34:39]
    node _decodeList_T_175 = mux(_decodeList_T_75, UInt<3>("h4"), _decodeList_T_174) @[Lookup.scala 34:39]
    node _decodeList_T_176 = mux(_decodeList_T_73, UInt<2>("h2"), _decodeList_T_175) @[Lookup.scala 34:39]
    node _decodeList_T_177 = mux(_decodeList_T_71, UInt<2>("h2"), _decodeList_T_176) @[Lookup.scala 34:39]
    node _decodeList_T_178 = mux(_decodeList_T_69, UInt<2>("h2"), _decodeList_T_177) @[Lookup.scala 34:39]
    node _decodeList_T_179 = mux(_decodeList_T_67, UInt<3>("h4"), _decodeList_T_178) @[Lookup.scala 34:39]
    node _decodeList_T_180 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_179) @[Lookup.scala 34:39]
    node _decodeList_T_181 = mux(_decodeList_T_63, UInt<3>("h4"), _decodeList_T_180) @[Lookup.scala 34:39]
    node _decodeList_T_182 = mux(_decodeList_T_61, UInt<3>("h4"), _decodeList_T_181) @[Lookup.scala 34:39]
    node _decodeList_T_183 = mux(_decodeList_T_59, UInt<3>("h4"), _decodeList_T_182) @[Lookup.scala 34:39]
    node _decodeList_T_184 = mux(_decodeList_T_57, UInt<1>("h1"), _decodeList_T_183) @[Lookup.scala 34:39]
    node _decodeList_T_185 = mux(_decodeList_T_55, UInt<1>("h1"), _decodeList_T_184) @[Lookup.scala 34:39]
    node _decodeList_T_186 = mux(_decodeList_T_53, UInt<1>("h1"), _decodeList_T_185) @[Lookup.scala 34:39]
    node _decodeList_T_187 = mux(_decodeList_T_51, UInt<1>("h1"), _decodeList_T_186) @[Lookup.scala 34:39]
    node _decodeList_T_188 = mux(_decodeList_T_49, UInt<1>("h1"), _decodeList_T_187) @[Lookup.scala 34:39]
    node _decodeList_T_189 = mux(_decodeList_T_47, UInt<1>("h1"), _decodeList_T_188) @[Lookup.scala 34:39]
    node _decodeList_T_190 = mux(_decodeList_T_45, UInt<3>("h4"), _decodeList_T_189) @[Lookup.scala 34:39]
    node _decodeList_T_191 = mux(_decodeList_T_43, UInt<3>("h7"), _decodeList_T_190) @[Lookup.scala 34:39]
    node _decodeList_T_192 = mux(_decodeList_T_41, UInt<3>("h6"), _decodeList_T_191) @[Lookup.scala 34:39]
    node _decodeList_T_193 = mux(_decodeList_T_39, UInt<3>("h6"), _decodeList_T_192) @[Lookup.scala 34:39]
    node _decodeList_T_194 = mux(_decodeList_T_37, UInt<3>("h5"), _decodeList_T_193) @[Lookup.scala 34:39]
    node _decodeList_T_195 = mux(_decodeList_T_35, UInt<3>("h5"), _decodeList_T_194) @[Lookup.scala 34:39]
    node _decodeList_T_196 = mux(_decodeList_T_33, UInt<3>("h5"), _decodeList_T_195) @[Lookup.scala 34:39]
    node _decodeList_T_197 = mux(_decodeList_T_31, UInt<3>("h5"), _decodeList_T_196) @[Lookup.scala 34:39]
    node _decodeList_T_198 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_197) @[Lookup.scala 34:39]
    node _decodeList_T_199 = mux(_decodeList_T_27, UInt<3>("h5"), _decodeList_T_198) @[Lookup.scala 34:39]
    node _decodeList_T_200 = mux(_decodeList_T_25, UInt<3>("h5"), _decodeList_T_199) @[Lookup.scala 34:39]
    node _decodeList_T_201 = mux(_decodeList_T_23, UInt<3>("h5"), _decodeList_T_200) @[Lookup.scala 34:39]
    node _decodeList_T_202 = mux(_decodeList_T_21, UInt<3>("h5"), _decodeList_T_201) @[Lookup.scala 34:39]
    node _decodeList_T_203 = mux(_decodeList_T_19, UInt<3>("h5"), _decodeList_T_202) @[Lookup.scala 34:39]
    node _decodeList_T_204 = mux(_decodeList_T_17, UInt<3>("h4"), _decodeList_T_203) @[Lookup.scala 34:39]
    node _decodeList_T_205 = mux(_decodeList_T_15, UInt<3>("h4"), _decodeList_T_204) @[Lookup.scala 34:39]
    node _decodeList_T_206 = mux(_decodeList_T_13, UInt<3>("h4"), _decodeList_T_205) @[Lookup.scala 34:39]
    node _decodeList_T_207 = mux(_decodeList_T_11, UInt<3>("h4"), _decodeList_T_206) @[Lookup.scala 34:39]
    node _decodeList_T_208 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_207) @[Lookup.scala 34:39]
    node _decodeList_T_209 = mux(_decodeList_T_7, UInt<3>("h4"), _decodeList_T_208) @[Lookup.scala 34:39]
    node _decodeList_T_210 = mux(_decodeList_T_5, UInt<3>("h4"), _decodeList_T_209) @[Lookup.scala 34:39]
    node _decodeList_T_211 = mux(_decodeList_T_3, UInt<3>("h4"), _decodeList_T_210) @[Lookup.scala 34:39]
    node decodeList_0 = mux(_decodeList_T_1, UInt<3>("h4"), _decodeList_T_211) @[Lookup.scala 34:39]
    node _decodeList_T_212 = mux(_decodeList_T_141, UInt<3>("h4"), UInt<2>("h3")) @[Lookup.scala 34:39]
    node _decodeList_T_213 = mux(_decodeList_T_139, UInt<2>("h3"), _decodeList_T_212) @[Lookup.scala 34:39]
    node _decodeList_T_214 = mux(_decodeList_T_137, UInt<2>("h3"), _decodeList_T_213) @[Lookup.scala 34:39]
    node _decodeList_T_215 = mux(_decodeList_T_135, UInt<2>("h3"), _decodeList_T_214) @[Lookup.scala 34:39]
    node _decodeList_T_216 = mux(_decodeList_T_133, UInt<2>("h3"), _decodeList_T_215) @[Lookup.scala 34:39]
    node _decodeList_T_217 = mux(_decodeList_T_131, UInt<2>("h3"), _decodeList_T_216) @[Lookup.scala 34:39]
    node _decodeList_T_218 = mux(_decodeList_T_129, UInt<2>("h3"), _decodeList_T_217) @[Lookup.scala 34:39]
    node _decodeList_T_219 = mux(_decodeList_T_127, UInt<1>("h1"), _decodeList_T_218) @[Lookup.scala 34:39]
    node _decodeList_T_220 = mux(_decodeList_T_125, UInt<1>("h1"), _decodeList_T_219) @[Lookup.scala 34:39]
    node _decodeList_T_221 = mux(_decodeList_T_123, UInt<1>("h1"), _decodeList_T_220) @[Lookup.scala 34:39]
    node _decodeList_T_222 = mux(_decodeList_T_121, UInt<1>("h1"), _decodeList_T_221) @[Lookup.scala 34:39]
    node _decodeList_T_223 = mux(_decodeList_T_119, UInt<1>("h1"), _decodeList_T_222) @[Lookup.scala 34:39]
    node _decodeList_T_224 = mux(_decodeList_T_117, UInt<1>("h1"), _decodeList_T_223) @[Lookup.scala 34:39]
    node _decodeList_T_225 = mux(_decodeList_T_115, UInt<1>("h1"), _decodeList_T_224) @[Lookup.scala 34:39]
    node _decodeList_T_226 = mux(_decodeList_T_113, UInt<1>("h1"), _decodeList_T_225) @[Lookup.scala 34:39]
    node _decodeList_T_227 = mux(_decodeList_T_111, UInt<1>("h1"), _decodeList_T_226) @[Lookup.scala 34:39]
    node _decodeList_T_228 = mux(_decodeList_T_109, UInt<1>("h1"), _decodeList_T_227) @[Lookup.scala 34:39]
    node _decodeList_T_229 = mux(_decodeList_T_107, UInt<1>("h1"), _decodeList_T_228) @[Lookup.scala 34:39]
    node _decodeList_T_230 = mux(_decodeList_T_105, UInt<1>("h1"), _decodeList_T_229) @[Lookup.scala 34:39]
    node _decodeList_T_231 = mux(_decodeList_T_103, UInt<1>("h1"), _decodeList_T_230) @[Lookup.scala 34:39]
    node _decodeList_T_232 = mux(_decodeList_T_101, UInt<1>("h0"), _decodeList_T_231) @[Lookup.scala 34:39]
    node _decodeList_T_233 = mux(_decodeList_T_99, UInt<3>("h4"), _decodeList_T_232) @[Lookup.scala 34:39]
    node _decodeList_T_234 = mux(_decodeList_T_97, UInt<2>("h3"), _decodeList_T_233) @[Lookup.scala 34:39]
    node _decodeList_T_235 = mux(_decodeList_T_95, UInt<2>("h3"), _decodeList_T_234) @[Lookup.scala 34:39]
    node _decodeList_T_236 = mux(_decodeList_T_93, UInt<2>("h3"), _decodeList_T_235) @[Lookup.scala 34:39]
    node _decodeList_T_237 = mux(_decodeList_T_91, UInt<2>("h2"), _decodeList_T_236) @[Lookup.scala 34:39]
    node _decodeList_T_238 = mux(_decodeList_T_89, UInt<2>("h2"), _decodeList_T_237) @[Lookup.scala 34:39]
    node _decodeList_T_239 = mux(_decodeList_T_87, UInt<2>("h2"), _decodeList_T_238) @[Lookup.scala 34:39]
    node _decodeList_T_240 = mux(_decodeList_T_85, UInt<2>("h2"), _decodeList_T_239) @[Lookup.scala 34:39]
    node _decodeList_T_241 = mux(_decodeList_T_83, UInt<2>("h2"), _decodeList_T_240) @[Lookup.scala 34:39]
    node _decodeList_T_242 = mux(_decodeList_T_81, UInt<2>("h2"), _decodeList_T_241) @[Lookup.scala 34:39]
    node _decodeList_T_243 = mux(_decodeList_T_79, UInt<2>("h2"), _decodeList_T_242) @[Lookup.scala 34:39]
    node _decodeList_T_244 = mux(_decodeList_T_77, UInt<2>("h2"), _decodeList_T_243) @[Lookup.scala 34:39]
    node _decodeList_T_245 = mux(_decodeList_T_75, UInt<2>("h3"), _decodeList_T_244) @[Lookup.scala 34:39]
    node _decodeList_T_246 = mux(_decodeList_T_73, UInt<1>("h1"), _decodeList_T_245) @[Lookup.scala 34:39]
    node _decodeList_T_247 = mux(_decodeList_T_71, UInt<1>("h1"), _decodeList_T_246) @[Lookup.scala 34:39]
    node _decodeList_T_248 = mux(_decodeList_T_69, UInt<1>("h1"), _decodeList_T_247) @[Lookup.scala 34:39]
    node _decodeList_T_249 = mux(_decodeList_T_67, UInt<1>("h1"), _decodeList_T_248) @[Lookup.scala 34:39]
    node _decodeList_T_250 = mux(_decodeList_T_65, UInt<1>("h1"), _decodeList_T_249) @[Lookup.scala 34:39]
    node _decodeList_T_251 = mux(_decodeList_T_63, UInt<1>("h1"), _decodeList_T_250) @[Lookup.scala 34:39]
    node _decodeList_T_252 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_251) @[Lookup.scala 34:39]
    node _decodeList_T_253 = mux(_decodeList_T_59, UInt<1>("h1"), _decodeList_T_252) @[Lookup.scala 34:39]
    node _decodeList_T_254 = mux(_decodeList_T_57, UInt<1>("h0"), _decodeList_T_253) @[Lookup.scala 34:39]
    node _decodeList_T_255 = mux(_decodeList_T_55, UInt<1>("h0"), _decodeList_T_254) @[Lookup.scala 34:39]
    node _decodeList_T_256 = mux(_decodeList_T_53, UInt<1>("h0"), _decodeList_T_255) @[Lookup.scala 34:39]
    node _decodeList_T_257 = mux(_decodeList_T_51, UInt<1>("h0"), _decodeList_T_256) @[Lookup.scala 34:39]
    node _decodeList_T_258 = mux(_decodeList_T_49, UInt<1>("h0"), _decodeList_T_257) @[Lookup.scala 34:39]
    node _decodeList_T_259 = mux(_decodeList_T_47, UInt<1>("h0"), _decodeList_T_258) @[Lookup.scala 34:39]
    node _decodeList_T_260 = mux(_decodeList_T_45, UInt<1>("h0"), _decodeList_T_259) @[Lookup.scala 34:39]
    node _decodeList_T_261 = mux(_decodeList_T_43, UInt<1>("h0"), _decodeList_T_260) @[Lookup.scala 34:39]
    node _decodeList_T_262 = mux(_decodeList_T_41, UInt<1>("h0"), _decodeList_T_261) @[Lookup.scala 34:39]
    node _decodeList_T_263 = mux(_decodeList_T_39, UInt<1>("h0"), _decodeList_T_262) @[Lookup.scala 34:39]
    node _decodeList_T_264 = mux(_decodeList_T_37, UInt<1>("h0"), _decodeList_T_263) @[Lookup.scala 34:39]
    node _decodeList_T_265 = mux(_decodeList_T_35, UInt<1>("h0"), _decodeList_T_264) @[Lookup.scala 34:39]
    node _decodeList_T_266 = mux(_decodeList_T_33, UInt<1>("h0"), _decodeList_T_265) @[Lookup.scala 34:39]
    node _decodeList_T_267 = mux(_decodeList_T_31, UInt<1>("h0"), _decodeList_T_266) @[Lookup.scala 34:39]
    node _decodeList_T_268 = mux(_decodeList_T_29, UInt<1>("h0"), _decodeList_T_267) @[Lookup.scala 34:39]
    node _decodeList_T_269 = mux(_decodeList_T_27, UInt<1>("h0"), _decodeList_T_268) @[Lookup.scala 34:39]
    node _decodeList_T_270 = mux(_decodeList_T_25, UInt<1>("h0"), _decodeList_T_269) @[Lookup.scala 34:39]
    node _decodeList_T_271 = mux(_decodeList_T_23, UInt<1>("h0"), _decodeList_T_270) @[Lookup.scala 34:39]
    node _decodeList_T_272 = mux(_decodeList_T_21, UInt<1>("h0"), _decodeList_T_271) @[Lookup.scala 34:39]
    node _decodeList_T_273 = mux(_decodeList_T_19, UInt<1>("h0"), _decodeList_T_272) @[Lookup.scala 34:39]
    node _decodeList_T_274 = mux(_decodeList_T_17, UInt<1>("h0"), _decodeList_T_273) @[Lookup.scala 34:39]
    node _decodeList_T_275 = mux(_decodeList_T_15, UInt<1>("h0"), _decodeList_T_274) @[Lookup.scala 34:39]
    node _decodeList_T_276 = mux(_decodeList_T_13, UInt<1>("h0"), _decodeList_T_275) @[Lookup.scala 34:39]
    node _decodeList_T_277 = mux(_decodeList_T_11, UInt<1>("h0"), _decodeList_T_276) @[Lookup.scala 34:39]
    node _decodeList_T_278 = mux(_decodeList_T_9, UInt<1>("h0"), _decodeList_T_277) @[Lookup.scala 34:39]
    node _decodeList_T_279 = mux(_decodeList_T_7, UInt<1>("h0"), _decodeList_T_278) @[Lookup.scala 34:39]
    node _decodeList_T_280 = mux(_decodeList_T_5, UInt<1>("h0"), _decodeList_T_279) @[Lookup.scala 34:39]
    node _decodeList_T_281 = mux(_decodeList_T_3, UInt<1>("h0"), _decodeList_T_280) @[Lookup.scala 34:39]
    node decodeList_1 = mux(_decodeList_T_1, UInt<1>("h0"), _decodeList_T_281) @[Lookup.scala 34:39]
    node _decodeList_T_282 = mux(_decodeList_T_141, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _decodeList_T_283 = mux(_decodeList_T_139, UInt<3>("h7"), _decodeList_T_282) @[Lookup.scala 34:39]
    node _decodeList_T_284 = mux(_decodeList_T_137, UInt<3>("h6"), _decodeList_T_283) @[Lookup.scala 34:39]
    node _decodeList_T_285 = mux(_decodeList_T_135, UInt<3>("h5"), _decodeList_T_284) @[Lookup.scala 34:39]
    node _decodeList_T_286 = mux(_decodeList_T_133, UInt<2>("h3"), _decodeList_T_285) @[Lookup.scala 34:39]
    node _decodeList_T_287 = mux(_decodeList_T_131, UInt<2>("h2"), _decodeList_T_286) @[Lookup.scala 34:39]
    node _decodeList_T_288 = mux(_decodeList_T_129, UInt<1>("h1"), _decodeList_T_287) @[Lookup.scala 34:39]
    node _decodeList_T_289 = mux(_decodeList_T_127, UInt<6>("h32"), _decodeList_T_288) @[Lookup.scala 34:39]
    node _decodeList_T_290 = mux(_decodeList_T_125, UInt<6>("h31"), _decodeList_T_289) @[Lookup.scala 34:39]
    node _decodeList_T_291 = mux(_decodeList_T_123, UInt<6>("h30"), _decodeList_T_290) @[Lookup.scala 34:39]
    node _decodeList_T_292 = mux(_decodeList_T_121, UInt<6>("h37"), _decodeList_T_291) @[Lookup.scala 34:39]
    node _decodeList_T_293 = mux(_decodeList_T_119, UInt<6>("h26"), _decodeList_T_292) @[Lookup.scala 34:39]
    node _decodeList_T_294 = mux(_decodeList_T_117, UInt<6>("h25"), _decodeList_T_293) @[Lookup.scala 34:39]
    node _decodeList_T_295 = mux(_decodeList_T_115, UInt<6>("h24"), _decodeList_T_294) @[Lookup.scala 34:39]
    node _decodeList_T_296 = mux(_decodeList_T_113, UInt<7>("h63"), _decodeList_T_295) @[Lookup.scala 34:39]
    node _decodeList_T_297 = mux(_decodeList_T_111, UInt<6>("h22"), _decodeList_T_296) @[Lookup.scala 34:39]
    node _decodeList_T_298 = mux(_decodeList_T_109, UInt<6>("h21"), _decodeList_T_297) @[Lookup.scala 34:39]
    node _decodeList_T_299 = mux(_decodeList_T_107, UInt<6>("h21"), _decodeList_T_298) @[Lookup.scala 34:39]
    node _decodeList_T_300 = mux(_decodeList_T_105, UInt<6>("h20"), _decodeList_T_299) @[Lookup.scala 34:39]
    node _decodeList_T_301 = mux(_decodeList_T_103, UInt<6>("h20"), _decodeList_T_300) @[Lookup.scala 34:39]
    node _decodeList_T_302 = mux(_decodeList_T_101, UInt<7>("h40"), _decodeList_T_301) @[Lookup.scala 34:39]
    node _decodeList_T_303 = mux(_decodeList_T_99, UInt<1>("h0"), _decodeList_T_302) @[Lookup.scala 34:39]
    node _decodeList_T_304 = mux(_decodeList_T_97, UInt<1>("h0"), _decodeList_T_303) @[Lookup.scala 34:39]
    node _decodeList_T_305 = mux(_decodeList_T_95, UInt<1>("h0"), _decodeList_T_304) @[Lookup.scala 34:39]
    node _decodeList_T_306 = mux(_decodeList_T_93, UInt<1>("h0"), _decodeList_T_305) @[Lookup.scala 34:39]
    node _decodeList_T_307 = mux(_decodeList_T_91, UInt<3>("h7"), _decodeList_T_306) @[Lookup.scala 34:39]
    node _decodeList_T_308 = mux(_decodeList_T_89, UInt<3>("h6"), _decodeList_T_307) @[Lookup.scala 34:39]
    node _decodeList_T_309 = mux(_decodeList_T_87, UInt<3>("h5"), _decodeList_T_308) @[Lookup.scala 34:39]
    node _decodeList_T_310 = mux(_decodeList_T_85, UInt<3>("h4"), _decodeList_T_309) @[Lookup.scala 34:39]
    node _decodeList_T_311 = mux(_decodeList_T_83, UInt<2>("h3"), _decodeList_T_310) @[Lookup.scala 34:39]
    node _decodeList_T_312 = mux(_decodeList_T_81, UInt<2>("h2"), _decodeList_T_311) @[Lookup.scala 34:39]
    node _decodeList_T_313 = mux(_decodeList_T_79, UInt<1>("h1"), _decodeList_T_312) @[Lookup.scala 34:39]
    node _decodeList_T_314 = mux(_decodeList_T_77, UInt<1>("h0"), _decodeList_T_313) @[Lookup.scala 34:39]
    node _decodeList_T_315 = mux(_decodeList_T_75, UInt<2>("h2"), _decodeList_T_314) @[Lookup.scala 34:39]
    node _decodeList_T_316 = mux(_decodeList_T_73, UInt<4>("ha"), _decodeList_T_315) @[Lookup.scala 34:39]
    node _decodeList_T_317 = mux(_decodeList_T_71, UInt<4>("h9"), _decodeList_T_316) @[Lookup.scala 34:39]
    node _decodeList_T_318 = mux(_decodeList_T_69, UInt<4>("h8"), _decodeList_T_317) @[Lookup.scala 34:39]
    node _decodeList_T_319 = mux(_decodeList_T_67, UInt<3>("h5"), _decodeList_T_318) @[Lookup.scala 34:39]
    node _decodeList_T_320 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_319) @[Lookup.scala 34:39]
    node _decodeList_T_321 = mux(_decodeList_T_63, UInt<2>("h2"), _decodeList_T_320) @[Lookup.scala 34:39]
    node _decodeList_T_322 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_321) @[Lookup.scala 34:39]
    node _decodeList_T_323 = mux(_decodeList_T_59, UInt<1>("h0"), _decodeList_T_322) @[Lookup.scala 34:39]
    node _decodeList_T_324 = mux(_decodeList_T_57, UInt<5>("h17"), _decodeList_T_323) @[Lookup.scala 34:39]
    node _decodeList_T_325 = mux(_decodeList_T_55, UInt<5>("h16"), _decodeList_T_324) @[Lookup.scala 34:39]
    node _decodeList_T_326 = mux(_decodeList_T_53, UInt<5>("h15"), _decodeList_T_325) @[Lookup.scala 34:39]
    node _decodeList_T_327 = mux(_decodeList_T_51, UInt<5>("h14"), _decodeList_T_326) @[Lookup.scala 34:39]
    node _decodeList_T_328 = mux(_decodeList_T_49, UInt<5>("h11"), _decodeList_T_327) @[Lookup.scala 34:39]
    node _decodeList_T_329 = mux(_decodeList_T_47, UInt<5>("h10"), _decodeList_T_328) @[Lookup.scala 34:39]
    node _decodeList_T_330 = mux(_decodeList_T_45, UInt<7>("h5a"), _decodeList_T_329) @[Lookup.scala 34:39]
    node _decodeList_T_331 = mux(_decodeList_T_43, UInt<7>("h58"), _decodeList_T_330) @[Lookup.scala 34:39]
    node _decodeList_T_332 = mux(_decodeList_T_41, UInt<7>("h40"), _decodeList_T_331) @[Lookup.scala 34:39]
    node _decodeList_T_333 = mux(_decodeList_T_39, UInt<7>("h40"), _decodeList_T_332) @[Lookup.scala 34:39]
    node _decodeList_T_334 = mux(_decodeList_T_37, UInt<4>("hd"), _decodeList_T_333) @[Lookup.scala 34:39]
    node _decodeList_T_335 = mux(_decodeList_T_35, UInt<4>("hb"), _decodeList_T_334) @[Lookup.scala 34:39]
    node _decodeList_T_336 = mux(_decodeList_T_33, UInt<3>("h7"), _decodeList_T_335) @[Lookup.scala 34:39]
    node _decodeList_T_337 = mux(_decodeList_T_31, UInt<3>("h6"), _decodeList_T_336) @[Lookup.scala 34:39]
    node _decodeList_T_338 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_337) @[Lookup.scala 34:39]
    node _decodeList_T_339 = mux(_decodeList_T_27, UInt<3>("h4"), _decodeList_T_338) @[Lookup.scala 34:39]
    node _decodeList_T_340 = mux(_decodeList_T_25, UInt<2>("h3"), _decodeList_T_339) @[Lookup.scala 34:39]
    node _decodeList_T_341 = mux(_decodeList_T_23, UInt<2>("h2"), _decodeList_T_340) @[Lookup.scala 34:39]
    node _decodeList_T_342 = mux(_decodeList_T_21, UInt<1>("h1"), _decodeList_T_341) @[Lookup.scala 34:39]
    node _decodeList_T_343 = mux(_decodeList_T_19, UInt<7>("h40"), _decodeList_T_342) @[Lookup.scala 34:39]
    node _decodeList_T_344 = mux(_decodeList_T_17, UInt<4>("hd"), _decodeList_T_343) @[Lookup.scala 34:39]
    node _decodeList_T_345 = mux(_decodeList_T_15, UInt<3>("h7"), _decodeList_T_344) @[Lookup.scala 34:39]
    node _decodeList_T_346 = mux(_decodeList_T_13, UInt<3>("h6"), _decodeList_T_345) @[Lookup.scala 34:39]
    node _decodeList_T_347 = mux(_decodeList_T_11, UInt<3>("h5"), _decodeList_T_346) @[Lookup.scala 34:39]
    node _decodeList_T_348 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_347) @[Lookup.scala 34:39]
    node _decodeList_T_349 = mux(_decodeList_T_7, UInt<2>("h3"), _decodeList_T_348) @[Lookup.scala 34:39]
    node _decodeList_T_350 = mux(_decodeList_T_5, UInt<2>("h2"), _decodeList_T_349) @[Lookup.scala 34:39]
    node _decodeList_T_351 = mux(_decodeList_T_3, UInt<1>("h1"), _decodeList_T_350) @[Lookup.scala 34:39]
    node decodeList_2 = mux(_decodeList_T_1, UInt<7>("h40"), _decodeList_T_351) @[Lookup.scala 34:39]
    node _T = or(hasIntr, io.in.bits_wky.exceptionVec[12]) @[IDU.scala 38:84]
    node _T_1 = or(_T, io.out.bits_wky.cf.exceptionVec[1]) @[IDU.scala 38:127]
    node instrType = mux(_T_1, UInt<1>("h0"), decodeList_0) @[IDU.scala 38:75]
    node _T_2 = or(hasIntr, io.in.bits_wky.exceptionVec[12]) @[IDU.scala 38:84]
    node _T_3 = or(_T_2, io.out.bits_wky.cf.exceptionVec[1]) @[IDU.scala 38:127]
    node fuType = mux(_T_3, UInt<2>("h3"), decodeList_1) @[IDU.scala 38:75]
    node _T_4 = or(hasIntr, io.in.bits_wky.exceptionVec[12]) @[IDU.scala 38:84]
    node _T_5 = or(_T_4, io.out.bits_wky.cf.exceptionVec[1]) @[IDU.scala 38:127]
    node fuOpType = mux(_T_5, UInt<1>("h0"), decodeList_2) @[IDU.scala 38:75]
    node _T_6 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<1>("h0"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>("h4000"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<15>("h6000"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<16>("hc000"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<16>("he000"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.in.bits_wky.instr, UInt<16>("hef83")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<1>("h1"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<1>("h1"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<14>("h2001"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>("h4001"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(io.in.bits_wky.instr, UInt<16>("hef83")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>("h6101"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>("h6001"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(io.in.bits_wky.instr, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<16>("h8001"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(io.in.bits_wky.instr, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<16>("h8401"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(io.in.bits_wky.instr, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<16>("h8801"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<16>("h8c01"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<16>("h8c21"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<16>("h8c41"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<16>("h8c61"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<16>("h9c01"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<16>("h9c21"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<16>("ha001"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_49 = eq(UInt<16>("hc001"), _T_48) @[Lookup.scala 31:38]
    node _T_50 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_51 = eq(UInt<16>("he001"), _T_50) @[Lookup.scala 31:38]
    node _T_52 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_53 = eq(UInt<2>("h2"), _T_52) @[Lookup.scala 31:38]
    node _T_54 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>("h4002"), _T_54) @[Lookup.scala 31:38]
    node _T_56 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>("h6002"), _T_56) @[Lookup.scala 31:38]
    node _T_58 = and(io.in.bits_wky.instr, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _T_59 = eq(UInt<16>("h8002"), _T_58) @[Lookup.scala 31:38]
    node _T_60 = and(io.in.bits_wky.instr, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _T_61 = eq(UInt<16>("h8002"), _T_60) @[Lookup.scala 31:38]
    node _T_62 = and(io.in.bits_wky.instr, UInt<16>("hffff")) @[Lookup.scala 31:38]
    node _T_63 = eq(UInt<16>("h9002"), _T_62) @[Lookup.scala 31:38]
    node _T_64 = and(io.in.bits_wky.instr, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _T_65 = eq(UInt<16>("h9002"), _T_64) @[Lookup.scala 31:38]
    node _T_66 = and(io.in.bits_wky.instr, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _T_67 = eq(UInt<16>("h9002"), _T_66) @[Lookup.scala 31:38]
    node _T_68 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_69 = eq(UInt<16>("hc002"), _T_68) @[Lookup.scala 31:38]
    node _T_70 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_71 = eq(UInt<16>("he002"), _T_70) @[Lookup.scala 31:38]
    node _T_72 = mux(_T_71, UInt<2>("h3"), UInt<5>("h10")) @[Lookup.scala 34:39]
    node _T_73 = mux(_T_69, UInt<2>("h2"), _T_72) @[Lookup.scala 34:39]
    node _T_74 = mux(_T_67, UInt<5>("h10"), _T_73) @[Lookup.scala 34:39]
    node _T_75 = mux(_T_65, UInt<5>("h10"), _T_74) @[Lookup.scala 34:39]
    node _T_76 = mux(_T_63, UInt<4>("hf"), _T_75) @[Lookup.scala 34:39]
    node _T_77 = mux(_T_61, UInt<5>("h10"), _T_76) @[Lookup.scala 34:39]
    node _T_78 = mux(_T_59, UInt<5>("h10"), _T_77) @[Lookup.scala 34:39]
    node _T_79 = mux(_T_57, UInt<1>("h1"), _T_78) @[Lookup.scala 34:39]
    node _T_80 = mux(_T_55, UInt<1>("h0"), _T_79) @[Lookup.scala 34:39]
    node _T_81 = mux(_T_53, UInt<4>("ha"), _T_80) @[Lookup.scala 34:39]
    node _T_82 = mux(_T_51, UInt<4>("h9"), _T_81) @[Lookup.scala 34:39]
    node _T_83 = mux(_T_49, UInt<4>("h9"), _T_82) @[Lookup.scala 34:39]
    node _T_84 = mux(_T_47, UInt<4>("h8"), _T_83) @[Lookup.scala 34:39]
    node _T_85 = mux(_T_45, UInt<5>("h10"), _T_84) @[Lookup.scala 34:39]
    node _T_86 = mux(_T_43, UInt<5>("h10"), _T_85) @[Lookup.scala 34:39]
    node _T_87 = mux(_T_41, UInt<5>("h10"), _T_86) @[Lookup.scala 34:39]
    node _T_88 = mux(_T_39, UInt<5>("h10"), _T_87) @[Lookup.scala 34:39]
    node _T_89 = mux(_T_37, UInt<5>("h10"), _T_88) @[Lookup.scala 34:39]
    node _T_90 = mux(_T_35, UInt<5>("h10"), _T_89) @[Lookup.scala 34:39]
    node _T_91 = mux(_T_33, UInt<4>("ha"), _T_90) @[Lookup.scala 34:39]
    node _T_92 = mux(_T_31, UInt<4>("ha"), _T_91) @[Lookup.scala 34:39]
    node _T_93 = mux(_T_29, UInt<4>("ha"), _T_92) @[Lookup.scala 34:39]
    node _T_94 = mux(_T_27, UInt<4>("hb"), _T_93) @[Lookup.scala 34:39]
    node _T_95 = mux(_T_25, UInt<4>("hd"), _T_94) @[Lookup.scala 34:39]
    node _T_96 = mux(_T_23, UInt<4>("ha"), _T_95) @[Lookup.scala 34:39]
    node _T_97 = mux(_T_21, UInt<4>("hc"), _T_96) @[Lookup.scala 34:39]
    node _T_98 = mux(_T_19, UInt<4>("hc"), _T_97) @[Lookup.scala 34:39]
    node _T_99 = mux(_T_17, UInt<5>("h10"), _T_98) @[Lookup.scala 34:39]
    node _T_100 = mux(_T_15, UInt<3>("h5"), _T_99) @[Lookup.scala 34:39]
    node _T_101 = mux(_T_13, UInt<3>("h4"), _T_100) @[Lookup.scala 34:39]
    node _T_102 = mux(_T_11, UInt<3>("h7"), _T_101) @[Lookup.scala 34:39]
    node _T_103 = mux(_T_9, UInt<3>("h6"), _T_102) @[Lookup.scala 34:39]
    node rvcImmType = mux(_T_7, UInt<4>("he"), _T_103) @[Lookup.scala 34:39]
    node _T_104 = mux(_T_71, UInt<4>("h9"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_105 = mux(_T_69, UInt<4>("h9"), _T_104) @[Lookup.scala 34:39]
    node _T_106 = mux(_T_67, UInt<2>("h2"), _T_105) @[Lookup.scala 34:39]
    node _T_107 = mux(_T_65, UInt<3>("h4"), _T_106) @[Lookup.scala 34:39]
    node _T_108 = mux(_T_63, UInt<1>("h0"), _T_107) @[Lookup.scala 34:39]
    node _T_109 = mux(_T_61, UInt<3>("h5"), _T_108) @[Lookup.scala 34:39]
    node _T_110 = mux(_T_59, UInt<3>("h4"), _T_109) @[Lookup.scala 34:39]
    node _T_111 = mux(_T_57, UInt<4>("h9"), _T_110) @[Lookup.scala 34:39]
    node _T_112 = mux(_T_55, UInt<4>("h9"), _T_111) @[Lookup.scala 34:39]
    node _T_113 = mux(_T_53, UInt<2>("h2"), _T_112) @[Lookup.scala 34:39]
    node _T_114 = mux(_T_51, UInt<3>("h6"), _T_113) @[Lookup.scala 34:39]
    node _T_115 = mux(_T_49, UInt<3>("h6"), _T_114) @[Lookup.scala 34:39]
    node _T_116 = mux(_T_47, UInt<1>("h0"), _T_115) @[Lookup.scala 34:39]
    node _T_117 = mux(_T_45, UInt<3>("h6"), _T_116) @[Lookup.scala 34:39]
    node _T_118 = mux(_T_43, UInt<3>("h6"), _T_117) @[Lookup.scala 34:39]
    node _T_119 = mux(_T_41, UInt<3>("h6"), _T_118) @[Lookup.scala 34:39]
    node _T_120 = mux(_T_39, UInt<3>("h6"), _T_119) @[Lookup.scala 34:39]
    node _T_121 = mux(_T_37, UInt<3>("h6"), _T_120) @[Lookup.scala 34:39]
    node _T_122 = mux(_T_35, UInt<3>("h6"), _T_121) @[Lookup.scala 34:39]
    node _T_123 = mux(_T_33, UInt<3>("h6"), _T_122) @[Lookup.scala 34:39]
    node _T_124 = mux(_T_31, UInt<3>("h6"), _T_123) @[Lookup.scala 34:39]
    node _T_125 = mux(_T_29, UInt<3>("h6"), _T_124) @[Lookup.scala 34:39]
    node _T_126 = mux(_T_27, UInt<1>("h0"), _T_125) @[Lookup.scala 34:39]
    node _T_127 = mux(_T_25, UInt<4>("h9"), _T_126) @[Lookup.scala 34:39]
    node _T_128 = mux(_T_23, UInt<1>("h0"), _T_127) @[Lookup.scala 34:39]
    node _T_129 = mux(_T_21, UInt<2>("h2"), _T_128) @[Lookup.scala 34:39]
    node _T_130 = mux(_T_19, UInt<2>("h2"), _T_129) @[Lookup.scala 34:39]
    node _T_131 = mux(_T_17, UInt<1>("h0"), _T_130) @[Lookup.scala 34:39]
    node _T_132 = mux(_T_15, UInt<3>("h6"), _T_131) @[Lookup.scala 34:39]
    node _T_133 = mux(_T_13, UInt<3>("h6"), _T_132) @[Lookup.scala 34:39]
    node _T_134 = mux(_T_11, UInt<3>("h6"), _T_133) @[Lookup.scala 34:39]
    node _T_135 = mux(_T_9, UInt<3>("h6"), _T_134) @[Lookup.scala 34:39]
    node rvcSrc1Type = mux(_T_7, UInt<4>("h9"), _T_135) @[Lookup.scala 34:39]
    node _T_136 = mux(_T_71, UInt<3>("h5"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_137 = mux(_T_69, UInt<3>("h5"), _T_136) @[Lookup.scala 34:39]
    node _T_138 = mux(_T_67, UInt<3>("h5"), _T_137) @[Lookup.scala 34:39]
    node _T_139 = mux(_T_65, UInt<1>("h0"), _T_138) @[Lookup.scala 34:39]
    node _T_140 = mux(_T_63, UInt<1>("h0"), _T_139) @[Lookup.scala 34:39]
    node _T_141 = mux(_T_61, UInt<1>("h0"), _T_140) @[Lookup.scala 34:39]
    node _T_142 = mux(_T_59, UInt<1>("h0"), _T_141) @[Lookup.scala 34:39]
    node _T_143 = mux(_T_57, UInt<1>("h0"), _T_142) @[Lookup.scala 34:39]
    node _T_144 = mux(_T_55, UInt<1>("h0"), _T_143) @[Lookup.scala 34:39]
    node _T_145 = mux(_T_53, UInt<1>("h0"), _T_144) @[Lookup.scala 34:39]
    node _T_146 = mux(_T_51, UInt<1>("h0"), _T_145) @[Lookup.scala 34:39]
    node _T_147 = mux(_T_49, UInt<1>("h0"), _T_146) @[Lookup.scala 34:39]
    node _T_148 = mux(_T_47, UInt<1>("h0"), _T_147) @[Lookup.scala 34:39]
    node _T_149 = mux(_T_45, UInt<3>("h7"), _T_148) @[Lookup.scala 34:39]
    node _T_150 = mux(_T_43, UInt<3>("h7"), _T_149) @[Lookup.scala 34:39]
    node _T_151 = mux(_T_41, UInt<3>("h7"), _T_150) @[Lookup.scala 34:39]
    node _T_152 = mux(_T_39, UInt<3>("h7"), _T_151) @[Lookup.scala 34:39]
    node _T_153 = mux(_T_37, UInt<3>("h7"), _T_152) @[Lookup.scala 34:39]
    node _T_154 = mux(_T_35, UInt<3>("h7"), _T_153) @[Lookup.scala 34:39]
    node _T_155 = mux(_T_33, UInt<1>("h0"), _T_154) @[Lookup.scala 34:39]
    node _T_156 = mux(_T_31, UInt<1>("h0"), _T_155) @[Lookup.scala 34:39]
    node _T_157 = mux(_T_29, UInt<1>("h0"), _T_156) @[Lookup.scala 34:39]
    node _T_158 = mux(_T_27, UInt<1>("h0"), _T_157) @[Lookup.scala 34:39]
    node _T_159 = mux(_T_25, UInt<1>("h0"), _T_158) @[Lookup.scala 34:39]
    node _T_160 = mux(_T_23, UInt<1>("h0"), _T_159) @[Lookup.scala 34:39]
    node _T_161 = mux(_T_21, UInt<1>("h0"), _T_160) @[Lookup.scala 34:39]
    node _T_162 = mux(_T_19, UInt<1>("h0"), _T_161) @[Lookup.scala 34:39]
    node _T_163 = mux(_T_17, UInt<1>("h0"), _T_162) @[Lookup.scala 34:39]
    node _T_164 = mux(_T_15, UInt<3>("h7"), _T_163) @[Lookup.scala 34:39]
    node _T_165 = mux(_T_13, UInt<3>("h7"), _T_164) @[Lookup.scala 34:39]
    node _T_166 = mux(_T_11, UInt<1>("h0"), _T_165) @[Lookup.scala 34:39]
    node _T_167 = mux(_T_9, UInt<1>("h0"), _T_166) @[Lookup.scala 34:39]
    node rvcSrc2Type = mux(_T_7, UInt<1>("h0"), _T_167) @[Lookup.scala 34:39]
    node _T_168 = mux(_T_71, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_169 = mux(_T_69, UInt<1>("h0"), _T_168) @[Lookup.scala 34:39]
    node _T_170 = mux(_T_67, UInt<2>("h2"), _T_169) @[Lookup.scala 34:39]
    node _T_171 = mux(_T_65, UInt<4>("h8"), _T_170) @[Lookup.scala 34:39]
    node _T_172 = mux(_T_63, UInt<1>("h0"), _T_171) @[Lookup.scala 34:39]
    node _T_173 = mux(_T_61, UInt<2>("h2"), _T_172) @[Lookup.scala 34:39]
    node _T_174 = mux(_T_59, UInt<1>("h0"), _T_173) @[Lookup.scala 34:39]
    node _T_175 = mux(_T_57, UInt<2>("h2"), _T_174) @[Lookup.scala 34:39]
    node _T_176 = mux(_T_55, UInt<2>("h2"), _T_175) @[Lookup.scala 34:39]
    node _T_177 = mux(_T_53, UInt<2>("h2"), _T_176) @[Lookup.scala 34:39]
    node _T_178 = mux(_T_51, UInt<1>("h0"), _T_177) @[Lookup.scala 34:39]
    node _T_179 = mux(_T_49, UInt<1>("h0"), _T_178) @[Lookup.scala 34:39]
    node _T_180 = mux(_T_47, UInt<1>("h0"), _T_179) @[Lookup.scala 34:39]
    node _T_181 = mux(_T_45, UInt<3>("h6"), _T_180) @[Lookup.scala 34:39]
    node _T_182 = mux(_T_43, UInt<3>("h6"), _T_181) @[Lookup.scala 34:39]
    node _T_183 = mux(_T_41, UInt<3>("h6"), _T_182) @[Lookup.scala 34:39]
    node _T_184 = mux(_T_39, UInt<3>("h6"), _T_183) @[Lookup.scala 34:39]
    node _T_185 = mux(_T_37, UInt<3>("h6"), _T_184) @[Lookup.scala 34:39]
    node _T_186 = mux(_T_35, UInt<3>("h6"), _T_185) @[Lookup.scala 34:39]
    node _T_187 = mux(_T_33, UInt<3>("h6"), _T_186) @[Lookup.scala 34:39]
    node _T_188 = mux(_T_31, UInt<3>("h6"), _T_187) @[Lookup.scala 34:39]
    node _T_189 = mux(_T_29, UInt<3>("h6"), _T_188) @[Lookup.scala 34:39]
    node _T_190 = mux(_T_27, UInt<2>("h2"), _T_189) @[Lookup.scala 34:39]
    node _T_191 = mux(_T_25, UInt<4>("h9"), _T_190) @[Lookup.scala 34:39]
    node _T_192 = mux(_T_23, UInt<2>("h2"), _T_191) @[Lookup.scala 34:39]
    node _T_193 = mux(_T_21, UInt<2>("h2"), _T_192) @[Lookup.scala 34:39]
    node _T_194 = mux(_T_19, UInt<2>("h2"), _T_193) @[Lookup.scala 34:39]
    node _T_195 = mux(_T_17, UInt<1>("h0"), _T_194) @[Lookup.scala 34:39]
    node _T_196 = mux(_T_15, UInt<1>("h0"), _T_195) @[Lookup.scala 34:39]
    node _T_197 = mux(_T_13, UInt<1>("h0"), _T_196) @[Lookup.scala 34:39]
    node _T_198 = mux(_T_11, UInt<3>("h7"), _T_197) @[Lookup.scala 34:39]
    node _T_199 = mux(_T_9, UInt<3>("h7"), _T_198) @[Lookup.scala 34:39]
    node rvcDestType = mux(_T_7, UInt<3>("h7"), _T_199) @[Lookup.scala 34:39]
    io.out.bits_wky.data.imm is invalid @[IDU.scala 44:15]
    io.out.bits_wky.data.src2 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.data.src1 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isBlocked is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.noSpecExec is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isSrc2Forward is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isSrc1Forward is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isNutCoreTrap is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfDest is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfWen is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfSrc2 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfSrc1 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.fuOpType is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.fuType is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.src2Type is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.src1Type is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.isBranch is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.runahead_checkpoint_id is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.crossPageIPFFix is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.isRVC is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.brIdx is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[0] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[1] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[2] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[3] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[4] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[5] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[6] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[7] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[8] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[9] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[10] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[11] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[0] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[1] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[2] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[3] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[4] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[5] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[6] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[7] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[8] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[9] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[10] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[11] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[12] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[13] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[14] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[15] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.redirect.valid is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.redirect.rtype is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.redirect.target is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.pnpc is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.pc is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.instr is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.fuType <= fuType @[IDU.scala 46:27]
    io.out.bits_wky.ctrl.fuOpType <= fuOpType @[IDU.scala 47:29]
    node _src1Type_T = eq(UInt<3>("h4"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_1 = eq(UInt<3>("h5"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_2 = eq(UInt<2>("h2"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_3 = eq(UInt<4>("hf"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_4 = eq(UInt<1>("h1"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_5 = eq(UInt<3>("h6"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_6 = eq(UInt<3>("h7"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_7 = eq(UInt<1>("h0"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_8 = mux(_src1Type_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_9 = mux(_src1Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_10 = mux(_src1Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_11 = mux(_src1Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_12 = mux(_src1Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_13 = mux(_src1Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_14 = mux(_src1Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_15 = mux(_src1Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_16 = or(_src1Type_T_8, _src1Type_T_9) @[Mux.scala 27:73]
    node _src1Type_T_17 = or(_src1Type_T_16, _src1Type_T_10) @[Mux.scala 27:73]
    node _src1Type_T_18 = or(_src1Type_T_17, _src1Type_T_11) @[Mux.scala 27:73]
    node _src1Type_T_19 = or(_src1Type_T_18, _src1Type_T_12) @[Mux.scala 27:73]
    node _src1Type_T_20 = or(_src1Type_T_19, _src1Type_T_13) @[Mux.scala 27:73]
    node _src1Type_T_21 = or(_src1Type_T_20, _src1Type_T_14) @[Mux.scala 27:73]
    node _src1Type_T_22 = or(_src1Type_T_21, _src1Type_T_15) @[Mux.scala 27:73]
    wire src1Type : UInt<1> @[Mux.scala 27:73]
    src1Type <= _src1Type_T_22 @[Mux.scala 27:73]
    node _src2Type_T = eq(UInt<3>("h4"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_1 = eq(UInt<3>("h5"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_2 = eq(UInt<2>("h2"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_3 = eq(UInt<4>("hf"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_4 = eq(UInt<1>("h1"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_5 = eq(UInt<3>("h6"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_6 = eq(UInt<3>("h7"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_7 = eq(UInt<1>("h0"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_8 = mux(_src2Type_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_9 = mux(_src2Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_10 = mux(_src2Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_11 = mux(_src2Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_12 = mux(_src2Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_13 = mux(_src2Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_14 = mux(_src2Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_15 = mux(_src2Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_16 = or(_src2Type_T_8, _src2Type_T_9) @[Mux.scala 27:73]
    node _src2Type_T_17 = or(_src2Type_T_16, _src2Type_T_10) @[Mux.scala 27:73]
    node _src2Type_T_18 = or(_src2Type_T_17, _src2Type_T_11) @[Mux.scala 27:73]
    node _src2Type_T_19 = or(_src2Type_T_18, _src2Type_T_12) @[Mux.scala 27:73]
    node _src2Type_T_20 = or(_src2Type_T_19, _src2Type_T_13) @[Mux.scala 27:73]
    node _src2Type_T_21 = or(_src2Type_T_20, _src2Type_T_14) @[Mux.scala 27:73]
    node _src2Type_T_22 = or(_src2Type_T_21, _src2Type_T_15) @[Mux.scala 27:73]
    wire src2Type : UInt<1> @[Mux.scala 27:73]
    src2Type <= _src2Type_T_22 @[Mux.scala 27:73]
    node rs = bits(io.in.bits_wky.instr, 19, 15) @[IDU.scala 62:28]
    node rt = bits(io.in.bits_wky.instr, 24, 20) @[IDU.scala 62:43]
    node rd = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 62:58]
    node rs1 = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 64:24]
    node rs2 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 65:24]
    node _rs1p_T = bits(io.in.bits_wky.instr, 9, 7) @[IDU.scala 66:35]
    node _rs1p_T_1 = eq(UInt<1>("h0"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_2 = eq(UInt<1>("h1"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_3 = eq(UInt<2>("h2"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_4 = eq(UInt<2>("h3"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_5 = eq(UInt<3>("h4"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_6 = eq(UInt<3>("h5"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_7 = eq(UInt<3>("h6"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_8 = eq(UInt<3>("h7"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_9 = mux(_rs1p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_10 = mux(_rs1p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_11 = mux(_rs1p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_12 = mux(_rs1p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_13 = mux(_rs1p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_14 = mux(_rs1p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_15 = mux(_rs1p_T_7, UInt<4>("he"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_16 = mux(_rs1p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_17 = or(_rs1p_T_9, _rs1p_T_10) @[Mux.scala 27:73]
    node _rs1p_T_18 = or(_rs1p_T_17, _rs1p_T_11) @[Mux.scala 27:73]
    node _rs1p_T_19 = or(_rs1p_T_18, _rs1p_T_12) @[Mux.scala 27:73]
    node _rs1p_T_20 = or(_rs1p_T_19, _rs1p_T_13) @[Mux.scala 27:73]
    node _rs1p_T_21 = or(_rs1p_T_20, _rs1p_T_14) @[Mux.scala 27:73]
    node _rs1p_T_22 = or(_rs1p_T_21, _rs1p_T_15) @[Mux.scala 27:73]
    node _rs1p_T_23 = or(_rs1p_T_22, _rs1p_T_16) @[Mux.scala 27:73]
    wire rs1p : UInt<4> @[Mux.scala 27:73]
    rs1p <= _rs1p_T_23 @[Mux.scala 27:73]
    node _rs2p_T = bits(io.in.bits_wky.instr, 4, 2) @[IDU.scala 67:35]
    node _rs2p_T_1 = eq(UInt<1>("h0"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_2 = eq(UInt<1>("h1"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_3 = eq(UInt<2>("h2"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_4 = eq(UInt<2>("h3"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_5 = eq(UInt<3>("h4"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_6 = eq(UInt<3>("h5"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_7 = eq(UInt<3>("h6"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_8 = eq(UInt<3>("h7"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_9 = mux(_rs2p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_10 = mux(_rs2p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_11 = mux(_rs2p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_12 = mux(_rs2p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_13 = mux(_rs2p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_14 = mux(_rs2p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_15 = mux(_rs2p_T_7, UInt<4>("he"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_16 = mux(_rs2p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_17 = or(_rs2p_T_9, _rs2p_T_10) @[Mux.scala 27:73]
    node _rs2p_T_18 = or(_rs2p_T_17, _rs2p_T_11) @[Mux.scala 27:73]
    node _rs2p_T_19 = or(_rs2p_T_18, _rs2p_T_12) @[Mux.scala 27:73]
    node _rs2p_T_20 = or(_rs2p_T_19, _rs2p_T_13) @[Mux.scala 27:73]
    node _rs2p_T_21 = or(_rs2p_T_20, _rs2p_T_14) @[Mux.scala 27:73]
    node _rs2p_T_22 = or(_rs2p_T_21, _rs2p_T_15) @[Mux.scala 27:73]
    node _rs2p_T_23 = or(_rs2p_T_22, _rs2p_T_16) @[Mux.scala 27:73]
    wire rs2p : UInt<4> @[Mux.scala 27:73]
    rs2p <= _rs2p_T_23 @[Mux.scala 27:73]
    node _rvc_shamt_T = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 68:28]
    node _rvc_shamt_T_1 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 68:38]
    node rvc_shamt = cat(_rvc_shamt_T, _rvc_shamt_T_1) @[Cat.scala 33:92]
    node _rvc_src1_T = eq(UInt<1>("h0"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_1 = eq(UInt<2>("h3"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_2 = eq(UInt<1>("h1"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_3 = eq(UInt<2>("h2"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_4 = eq(UInt<3>("h4"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_5 = eq(UInt<3>("h5"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_6 = eq(UInt<3>("h6"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_7 = eq(UInt<3>("h7"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_8 = eq(UInt<4>("h8"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_9 = eq(UInt<4>("h9"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_10 = mux(_rvc_src1_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_11 = mux(_rvc_src1_T_1, rs, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_12 = mux(_rvc_src1_T_2, rt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_13 = mux(_rvc_src1_T_3, rd, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_14 = mux(_rvc_src1_T_4, rs1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_15 = mux(_rvc_src1_T_5, rs2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_16 = mux(_rvc_src1_T_6, rs1p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_17 = mux(_rvc_src1_T_7, rs2p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_18 = mux(_rvc_src1_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_19 = mux(_rvc_src1_T_9, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_20 = or(_rvc_src1_T_10, _rvc_src1_T_11) @[Mux.scala 27:73]
    node _rvc_src1_T_21 = or(_rvc_src1_T_20, _rvc_src1_T_12) @[Mux.scala 27:73]
    node _rvc_src1_T_22 = or(_rvc_src1_T_21, _rvc_src1_T_13) @[Mux.scala 27:73]
    node _rvc_src1_T_23 = or(_rvc_src1_T_22, _rvc_src1_T_14) @[Mux.scala 27:73]
    node _rvc_src1_T_24 = or(_rvc_src1_T_23, _rvc_src1_T_15) @[Mux.scala 27:73]
    node _rvc_src1_T_25 = or(_rvc_src1_T_24, _rvc_src1_T_16) @[Mux.scala 27:73]
    node _rvc_src1_T_26 = or(_rvc_src1_T_25, _rvc_src1_T_17) @[Mux.scala 27:73]
    node _rvc_src1_T_27 = or(_rvc_src1_T_26, _rvc_src1_T_18) @[Mux.scala 27:73]
    node _rvc_src1_T_28 = or(_rvc_src1_T_27, _rvc_src1_T_19) @[Mux.scala 27:73]
    wire rvc_src1 : UInt<5> @[Mux.scala 27:73]
    rvc_src1 <= _rvc_src1_T_28 @[Mux.scala 27:73]
    node _rvc_src2_T = eq(UInt<1>("h0"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_1 = eq(UInt<2>("h3"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_2 = eq(UInt<1>("h1"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_3 = eq(UInt<2>("h2"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_4 = eq(UInt<3>("h4"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_5 = eq(UInt<3>("h5"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_6 = eq(UInt<3>("h6"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_7 = eq(UInt<3>("h7"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_8 = eq(UInt<4>("h8"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_9 = eq(UInt<4>("h9"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_10 = mux(_rvc_src2_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_11 = mux(_rvc_src2_T_1, rs, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_12 = mux(_rvc_src2_T_2, rt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_13 = mux(_rvc_src2_T_3, rd, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_14 = mux(_rvc_src2_T_4, rs1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_15 = mux(_rvc_src2_T_5, rs2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_16 = mux(_rvc_src2_T_6, rs1p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_17 = mux(_rvc_src2_T_7, rs2p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_18 = mux(_rvc_src2_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_19 = mux(_rvc_src2_T_9, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_20 = or(_rvc_src2_T_10, _rvc_src2_T_11) @[Mux.scala 27:73]
    node _rvc_src2_T_21 = or(_rvc_src2_T_20, _rvc_src2_T_12) @[Mux.scala 27:73]
    node _rvc_src2_T_22 = or(_rvc_src2_T_21, _rvc_src2_T_13) @[Mux.scala 27:73]
    node _rvc_src2_T_23 = or(_rvc_src2_T_22, _rvc_src2_T_14) @[Mux.scala 27:73]
    node _rvc_src2_T_24 = or(_rvc_src2_T_23, _rvc_src2_T_15) @[Mux.scala 27:73]
    node _rvc_src2_T_25 = or(_rvc_src2_T_24, _rvc_src2_T_16) @[Mux.scala 27:73]
    node _rvc_src2_T_26 = or(_rvc_src2_T_25, _rvc_src2_T_17) @[Mux.scala 27:73]
    node _rvc_src2_T_27 = or(_rvc_src2_T_26, _rvc_src2_T_18) @[Mux.scala 27:73]
    node _rvc_src2_T_28 = or(_rvc_src2_T_27, _rvc_src2_T_19) @[Mux.scala 27:73]
    wire rvc_src2 : UInt<5> @[Mux.scala 27:73]
    rvc_src2 <= _rvc_src2_T_28 @[Mux.scala 27:73]
    node _rvc_dest_T = eq(UInt<1>("h0"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_1 = eq(UInt<2>("h3"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_2 = eq(UInt<1>("h1"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_3 = eq(UInt<2>("h2"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_4 = eq(UInt<3>("h4"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_5 = eq(UInt<3>("h5"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_6 = eq(UInt<3>("h6"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_7 = eq(UInt<3>("h7"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_8 = eq(UInt<4>("h8"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_9 = eq(UInt<4>("h9"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_10 = mux(_rvc_dest_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_11 = mux(_rvc_dest_T_1, rs, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_12 = mux(_rvc_dest_T_2, rt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_13 = mux(_rvc_dest_T_3, rd, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_14 = mux(_rvc_dest_T_4, rs1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_15 = mux(_rvc_dest_T_5, rs2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_16 = mux(_rvc_dest_T_6, rs1p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_17 = mux(_rvc_dest_T_7, rs2p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_18 = mux(_rvc_dest_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_19 = mux(_rvc_dest_T_9, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_20 = or(_rvc_dest_T_10, _rvc_dest_T_11) @[Mux.scala 27:73]
    node _rvc_dest_T_21 = or(_rvc_dest_T_20, _rvc_dest_T_12) @[Mux.scala 27:73]
    node _rvc_dest_T_22 = or(_rvc_dest_T_21, _rvc_dest_T_13) @[Mux.scala 27:73]
    node _rvc_dest_T_23 = or(_rvc_dest_T_22, _rvc_dest_T_14) @[Mux.scala 27:73]
    node _rvc_dest_T_24 = or(_rvc_dest_T_23, _rvc_dest_T_15) @[Mux.scala 27:73]
    node _rvc_dest_T_25 = or(_rvc_dest_T_24, _rvc_dest_T_16) @[Mux.scala 27:73]
    node _rvc_dest_T_26 = or(_rvc_dest_T_25, _rvc_dest_T_17) @[Mux.scala 27:73]
    node _rvc_dest_T_27 = or(_rvc_dest_T_26, _rvc_dest_T_18) @[Mux.scala 27:73]
    node _rvc_dest_T_28 = or(_rvc_dest_T_27, _rvc_dest_T_19) @[Mux.scala 27:73]
    wire rvc_dest : UInt<5> @[Mux.scala 27:73]
    rvc_dest <= _rvc_dest_T_28 @[Mux.scala 27:73]
    node rfSrc1 = mux(UInt<1>("h0"), rvc_src1, rs) @[IDU.scala 89:19]
    node rfSrc2 = mux(UInt<1>("h0"), rvc_src2, rt) @[IDU.scala 90:19]
    node rfDest = mux(UInt<1>("h0"), rvc_dest, rd) @[IDU.scala 91:19]
    node _io_out_bits_ctrl_rfSrc1_T = eq(src1Type, UInt<1>("h1")) @[IDU.scala 94:43]
    node _io_out_bits_ctrl_rfSrc1_T_1 = mux(_io_out_bits_ctrl_rfSrc1_T, UInt<1>("h0"), rfSrc1) @[IDU.scala 94:33]
    io.out.bits_wky.ctrl.rfSrc1 <= _io_out_bits_ctrl_rfSrc1_T_1 @[IDU.scala 94:27]
    node _io_out_bits_ctrl_rfSrc2_T = eq(src2Type, UInt<1>("h0")) @[IDU.scala 95:43]
    node _io_out_bits_ctrl_rfSrc2_T_1 = mux(_io_out_bits_ctrl_rfSrc2_T, rfSrc2, UInt<1>("h0")) @[IDU.scala 95:33]
    io.out.bits_wky.ctrl.rfSrc2 <= _io_out_bits_ctrl_rfSrc2_T_1 @[IDU.scala 95:27]
    node _io_out_bits_ctrl_rfWen_T = bits(instrType, 2, 2) @[Decode.scala 33:50]
    io.out.bits_wky.ctrl.rfWen <= _io_out_bits_ctrl_rfWen_T @[IDU.scala 96:27]
    node _io_out_bits_ctrl_rfDest_T = bits(instrType, 2, 2) @[Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T_1 = mux(_io_out_bits_ctrl_rfDest_T, rfDest, UInt<1>("h0")) @[IDU.scala 97:33]
    io.out.bits_wky.ctrl.rfDest <= _io_out_bits_ctrl_rfDest_T_1 @[IDU.scala 97:27]
    io.out.bits_wky.data.imm is invalid @[IDU.scala 99:20]
    io.out.bits_wky.data.src2 is invalid @[IDU.scala 99:20]
    io.out.bits_wky.data.src1 is invalid @[IDU.scala 99:20]
    node _imm_T = bits(io.in.bits_wky.instr, 31, 20) @[IDU.scala 101:29]
    node imm_signBit = bits(_imm_T, 11, 11) @[BitUtils.scala 39:20]
    node _imm_T_1 = bits(imm_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_2 = mux(_imm_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_3 = cat(_imm_T_2, _imm_T) @[Cat.scala 33:92]
    node _imm_T_4 = bits(io.in.bits_wky.instr, 31, 25) @[IDU.scala 102:33]
    node _imm_T_5 = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 102:48]
    node _imm_T_6 = cat(_imm_T_4, _imm_T_5) @[Cat.scala 33:92]
    node imm_signBit_1 = bits(_imm_T_6, 11, 11) @[BitUtils.scala 39:20]
    node _imm_T_7 = bits(imm_signBit_1, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_8 = mux(_imm_T_7, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_9 = cat(_imm_T_8, _imm_T_6) @[Cat.scala 33:92]
    node _imm_T_10 = bits(io.in.bits_wky.instr, 31, 25) @[IDU.scala 103:33]
    node _imm_T_11 = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 103:48]
    node _imm_T_12 = cat(_imm_T_10, _imm_T_11) @[Cat.scala 33:92]
    node imm_signBit_2 = bits(_imm_T_12, 11, 11) @[BitUtils.scala 39:20]
    node _imm_T_13 = bits(imm_signBit_2, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_14 = mux(_imm_T_13, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_15 = cat(_imm_T_14, _imm_T_12) @[Cat.scala 33:92]
    node _imm_T_16 = bits(io.in.bits_wky.instr, 31, 31) @[IDU.scala 104:33]
    node _imm_T_17 = bits(io.in.bits_wky.instr, 7, 7) @[IDU.scala 104:44]
    node _imm_T_18 = bits(io.in.bits_wky.instr, 30, 25) @[IDU.scala 104:54]
    node _imm_T_19 = bits(io.in.bits_wky.instr, 11, 8) @[IDU.scala 104:69]
    node imm_lo = cat(_imm_T_19, UInt<1>("h0")) @[Cat.scala 33:92]
    node imm_hi_hi = cat(_imm_T_16, _imm_T_17) @[Cat.scala 33:92]
    node imm_hi = cat(imm_hi_hi, _imm_T_18) @[Cat.scala 33:92]
    node _imm_T_20 = cat(imm_hi, imm_lo) @[Cat.scala 33:92]
    node imm_signBit_3 = bits(_imm_T_20, 12, 12) @[BitUtils.scala 39:20]
    node _imm_T_21 = bits(imm_signBit_3, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_22 = mux(_imm_T_21, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_23 = cat(_imm_T_22, _imm_T_20) @[Cat.scala 33:92]
    node _imm_T_24 = bits(io.in.bits_wky.instr, 31, 12) @[IDU.scala 105:33]
    node _imm_T_25 = cat(_imm_T_24, UInt<12>("h0")) @[Cat.scala 33:92]
    node imm_signBit_4 = bits(_imm_T_25, 31, 31) @[BitUtils.scala 39:20]
    node _imm_T_26 = bits(_imm_T_25, 31, 0) @[BitUtils.scala 40:23]
    node _imm_T_27 = bits(io.in.bits_wky.instr, 31, 31) @[IDU.scala 106:33]
    node _imm_T_28 = bits(io.in.bits_wky.instr, 19, 12) @[IDU.scala 106:44]
    node _imm_T_29 = bits(io.in.bits_wky.instr, 20, 20) @[IDU.scala 106:59]
    node _imm_T_30 = bits(io.in.bits_wky.instr, 30, 21) @[IDU.scala 106:70]
    node imm_lo_1 = cat(_imm_T_30, UInt<1>("h0")) @[Cat.scala 33:92]
    node imm_hi_hi_1 = cat(_imm_T_27, _imm_T_28) @[Cat.scala 33:92]
    node imm_hi_1 = cat(imm_hi_hi_1, _imm_T_29) @[Cat.scala 33:92]
    node _imm_T_31 = cat(imm_hi_1, imm_lo_1) @[Cat.scala 33:92]
    node imm_signBit_5 = bits(_imm_T_31, 20, 20) @[BitUtils.scala 39:20]
    node _imm_T_32 = bits(imm_signBit_5, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_33 = mux(_imm_T_32, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_34 = cat(_imm_T_33, _imm_T_31) @[Cat.scala 33:92]
    node _imm_T_35 = eq(UInt<3>("h4"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_36 = eq(UInt<2>("h2"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_37 = eq(UInt<4>("hf"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_38 = eq(UInt<1>("h1"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_39 = eq(UInt<3>("h6"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_40 = eq(UInt<3>("h7"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_41 = mux(_imm_T_35, _imm_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_42 = mux(_imm_T_36, _imm_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_43 = mux(_imm_T_37, _imm_T_15, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_44 = mux(_imm_T_38, _imm_T_23, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_45 = mux(_imm_T_39, _imm_T_26, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_46 = mux(_imm_T_40, _imm_T_34, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_47 = or(_imm_T_41, _imm_T_42) @[Mux.scala 27:73]
    node _imm_T_48 = or(_imm_T_47, _imm_T_43) @[Mux.scala 27:73]
    node _imm_T_49 = or(_imm_T_48, _imm_T_44) @[Mux.scala 27:73]
    node _imm_T_50 = or(_imm_T_49, _imm_T_45) @[Mux.scala 27:73]
    node _imm_T_51 = or(_imm_T_50, _imm_T_46) @[Mux.scala 27:73]
    wire imm : UInt<32> @[Mux.scala 27:73]
    imm <= _imm_T_51 @[Mux.scala 27:73]
    node _immrvc_T = bits(io.in.bits_wky.instr, 3, 2) @[IDU.scala 111:43]
    node _immrvc_T_1 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 111:55]
    node _immrvc_T_2 = bits(io.in.bits_wky.instr, 6, 4) @[IDU.scala 111:66]
    node immrvc_lo = cat(_immrvc_T_2, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi = cat(_immrvc_T, _immrvc_T_1) @[Cat.scala 33:92]
    node _immrvc_T_3 = cat(immrvc_hi, immrvc_lo) @[Cat.scala 33:92]
    node _immrvc_T_4 = cat(UInt<24>("h0"), _immrvc_T_3) @[Cat.scala 33:92]
    node _immrvc_T_5 = bits(io.in.bits_wky.instr, 4, 2) @[IDU.scala 112:43]
    node _immrvc_T_6 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 112:55]
    node _immrvc_T_7 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 112:66]
    node immrvc_lo_1 = cat(_immrvc_T_7, UInt<3>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_1 = cat(_immrvc_T_5, _immrvc_T_6) @[Cat.scala 33:92]
    node _immrvc_T_8 = cat(immrvc_hi_1, immrvc_lo_1) @[Cat.scala 33:92]
    node _immrvc_T_9 = cat(UInt<23>("h0"), _immrvc_T_8) @[Cat.scala 33:92]
    node _immrvc_T_10 = bits(io.in.bits_wky.instr, 8, 7) @[IDU.scala 113:43]
    node _immrvc_T_11 = bits(io.in.bits_wky.instr, 12, 9) @[IDU.scala 113:55]
    node immrvc_hi_2 = cat(_immrvc_T_10, _immrvc_T_11) @[Cat.scala 33:92]
    node _immrvc_T_12 = cat(immrvc_hi_2, UInt<2>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_13 = cat(UInt<24>("h0"), _immrvc_T_12) @[Cat.scala 33:92]
    node _immrvc_T_14 = bits(io.in.bits_wky.instr, 9, 7) @[IDU.scala 114:43]
    node _immrvc_T_15 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 114:55]
    node immrvc_hi_3 = cat(_immrvc_T_14, _immrvc_T_15) @[Cat.scala 33:92]
    node _immrvc_T_16 = cat(immrvc_hi_3, UInt<3>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_17 = cat(UInt<23>("h0"), _immrvc_T_16) @[Cat.scala 33:92]
    node _immrvc_T_18 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 115:43]
    node _immrvc_T_19 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 115:53]
    node _immrvc_T_20 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 115:67]
    node immrvc_lo_2 = cat(_immrvc_T_20, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_4 = cat(_immrvc_T_18, _immrvc_T_19) @[Cat.scala 33:92]
    node _immrvc_T_21 = cat(immrvc_hi_4, immrvc_lo_2) @[Cat.scala 33:92]
    node _immrvc_T_22 = cat(UInt<25>("h0"), _immrvc_T_21) @[Cat.scala 33:92]
    node _immrvc_T_23 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 116:43]
    node _immrvc_T_24 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 116:55]
    node immrvc_hi_5 = cat(_immrvc_T_23, _immrvc_T_24) @[Cat.scala 33:92]
    node _immrvc_T_25 = cat(immrvc_hi_5, UInt<3>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_26 = cat(UInt<24>("h0"), _immrvc_T_25) @[Cat.scala 33:92]
    node _immrvc_T_27 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 117:43]
    node _immrvc_T_28 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 117:53]
    node _immrvc_T_29 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 117:67]
    node immrvc_lo_3 = cat(_immrvc_T_29, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_6 = cat(_immrvc_T_27, _immrvc_T_28) @[Cat.scala 33:92]
    node _immrvc_T_30 = cat(immrvc_hi_6, immrvc_lo_3) @[Cat.scala 33:92]
    node _immrvc_T_31 = cat(UInt<25>("h0"), _immrvc_T_30) @[Cat.scala 33:92]
    node _immrvc_T_32 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 118:43]
    node _immrvc_T_33 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 118:55]
    node immrvc_hi_7 = cat(_immrvc_T_32, _immrvc_T_33) @[Cat.scala 33:92]
    node _immrvc_T_34 = cat(immrvc_hi_7, UInt<3>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_35 = cat(UInt<24>("h0"), _immrvc_T_34) @[Cat.scala 33:92]
    node _immrvc_T_36 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 119:43]
    node _immrvc_T_37 = bits(io.in.bits_wky.instr, 8, 8) @[IDU.scala 119:54]
    node _immrvc_T_38 = bits(io.in.bits_wky.instr, 10, 9) @[IDU.scala 119:64]
    node _immrvc_T_39 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 119:77]
    node _immrvc_T_40 = bits(io.in.bits_wky.instr, 7, 7) @[IDU.scala 119:87]
    node _immrvc_T_41 = bits(io.in.bits_wky.instr, 2, 2) @[IDU.scala 119:97]
    node _immrvc_T_42 = bits(io.in.bits_wky.instr, 11, 11) @[IDU.scala 119:107]
    node _immrvc_T_43 = bits(io.in.bits_wky.instr, 5, 3) @[IDU.scala 119:118]
    node immrvc_lo_lo = cat(_immrvc_T_43, UInt<1>("h0")) @[Cat.scala 33:92]
    node immrvc_lo_hi = cat(_immrvc_T_41, _immrvc_T_42) @[Cat.scala 33:92]
    node immrvc_lo_4 = cat(immrvc_lo_hi, immrvc_lo_lo) @[Cat.scala 33:92]
    node immrvc_hi_lo = cat(_immrvc_T_39, _immrvc_T_40) @[Cat.scala 33:92]
    node immrvc_hi_hi_hi = cat(_immrvc_T_36, _immrvc_T_37) @[Cat.scala 33:92]
    node immrvc_hi_hi = cat(immrvc_hi_hi_hi, _immrvc_T_38) @[Cat.scala 33:92]
    node immrvc_hi_8 = cat(immrvc_hi_hi, immrvc_hi_lo) @[Cat.scala 33:92]
    node _immrvc_T_44 = cat(immrvc_hi_8, immrvc_lo_4) @[Cat.scala 33:92]
    node immrvc_signBit = bits(_immrvc_T_44, 11, 11) @[BitUtils.scala 39:20]
    node _immrvc_T_45 = bits(immrvc_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_46 = mux(_immrvc_T_45, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_47 = cat(_immrvc_T_46, _immrvc_T_44) @[Cat.scala 33:92]
    node _immrvc_T_48 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 120:43]
    node _immrvc_T_49 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 120:54]
    node _immrvc_T_50 = bits(io.in.bits_wky.instr, 2, 2) @[IDU.scala 120:66]
    node _immrvc_T_51 = bits(io.in.bits_wky.instr, 11, 10) @[IDU.scala 120:76]
    node _immrvc_T_52 = bits(io.in.bits_wky.instr, 4, 3) @[IDU.scala 120:90]
    node immrvc_lo_hi_1 = cat(_immrvc_T_51, _immrvc_T_52) @[Cat.scala 33:92]
    node immrvc_lo_5 = cat(immrvc_lo_hi_1, UInt<1>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_hi_1 = cat(_immrvc_T_48, _immrvc_T_49) @[Cat.scala 33:92]
    node immrvc_hi_9 = cat(immrvc_hi_hi_1, _immrvc_T_50) @[Cat.scala 33:92]
    node _immrvc_T_53 = cat(immrvc_hi_9, immrvc_lo_5) @[Cat.scala 33:92]
    node immrvc_signBit_1 = bits(_immrvc_T_53, 8, 8) @[BitUtils.scala 39:20]
    node _immrvc_T_54 = bits(immrvc_signBit_1, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_55 = mux(_immrvc_T_54, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_56 = cat(_immrvc_T_55, _immrvc_T_53) @[Cat.scala 33:92]
    node _immrvc_T_57 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 121:43]
    node _immrvc_T_58 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 121:54]
    node _immrvc_T_59 = cat(_immrvc_T_57, _immrvc_T_58) @[Cat.scala 33:92]
    node immrvc_signBit_2 = bits(_immrvc_T_59, 5, 5) @[BitUtils.scala 39:20]
    node _immrvc_T_60 = bits(immrvc_signBit_2, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_61 = mux(_immrvc_T_60, UInt<26>("h3ffffff"), UInt<26>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_62 = cat(_immrvc_T_61, _immrvc_T_59) @[Cat.scala 33:92]
    node _immrvc_T_63 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 122:43]
    node _immrvc_T_64 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 122:54]
    node immrvc_hi_10 = cat(_immrvc_T_63, _immrvc_T_64) @[Cat.scala 33:92]
    node _immrvc_T_65 = cat(immrvc_hi_10, UInt<12>("h0")) @[Cat.scala 33:92]
    node immrvc_signBit_3 = bits(_immrvc_T_65, 17, 17) @[BitUtils.scala 39:20]
    node _immrvc_T_66 = bits(immrvc_signBit_3, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_67 = mux(_immrvc_T_66, UInt<14>("h3fff"), UInt<14>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_68 = cat(_immrvc_T_67, _immrvc_T_65) @[Cat.scala 33:92]
    node _immrvc_T_69 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 123:43]
    node _immrvc_T_70 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 123:54]
    node _immrvc_T_71 = cat(_immrvc_T_69, _immrvc_T_70) @[Cat.scala 33:92]
    node immrvc_signBit_4 = bits(_immrvc_T_71, 5, 5) @[BitUtils.scala 39:20]
    node _immrvc_T_72 = bits(immrvc_signBit_4, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_73 = mux(_immrvc_T_72, UInt<26>("h3ffffff"), UInt<26>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_74 = cat(_immrvc_T_73, _immrvc_T_71) @[Cat.scala 33:92]
    node _immrvc_T_75 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 124:45]
    node _immrvc_T_76 = bits(io.in.bits_wky.instr, 4, 3) @[IDU.scala 124:56]
    node _immrvc_T_77 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 124:68]
    node _immrvc_T_78 = bits(io.in.bits_wky.instr, 2, 2) @[IDU.scala 124:78]
    node _immrvc_T_79 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 124:88]
    node immrvc_lo_hi_2 = cat(_immrvc_T_78, _immrvc_T_79) @[Cat.scala 33:92]
    node immrvc_lo_6 = cat(immrvc_lo_hi_2, UInt<4>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_hi_2 = cat(_immrvc_T_75, _immrvc_T_76) @[Cat.scala 33:92]
    node immrvc_hi_11 = cat(immrvc_hi_hi_2, _immrvc_T_77) @[Cat.scala 33:92]
    node _immrvc_T_80 = cat(immrvc_hi_11, immrvc_lo_6) @[Cat.scala 33:92]
    node immrvc_signBit_5 = bits(_immrvc_T_80, 9, 9) @[BitUtils.scala 39:20]
    node _immrvc_T_81 = bits(immrvc_signBit_5, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_82 = mux(_immrvc_T_81, UInt<22>("h3fffff"), UInt<22>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_83 = cat(_immrvc_T_82, _immrvc_T_80) @[Cat.scala 33:92]
    node _immrvc_T_84 = bits(io.in.bits_wky.instr, 10, 7) @[IDU.scala 125:44]
    node _immrvc_T_85 = bits(io.in.bits_wky.instr, 12, 11) @[IDU.scala 125:57]
    node _immrvc_T_86 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 125:71]
    node _immrvc_T_87 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 125:81]
    node immrvc_lo_7 = cat(_immrvc_T_87, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_hi_3 = cat(_immrvc_T_84, _immrvc_T_85) @[Cat.scala 33:92]
    node immrvc_hi_12 = cat(immrvc_hi_hi_3, _immrvc_T_86) @[Cat.scala 33:92]
    node _immrvc_T_88 = cat(immrvc_hi_12, immrvc_lo_7) @[Cat.scala 33:92]
    node _immrvc_T_89 = cat(UInt<22>("h0"), _immrvc_T_88) @[Cat.scala 33:92]
    node _immrvc_T_90 = eq(UInt<5>("h10"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_91 = eq(UInt<1>("h0"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_92 = eq(UInt<1>("h1"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_93 = eq(UInt<2>("h2"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_94 = eq(UInt<2>("h3"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_95 = eq(UInt<3>("h4"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_96 = eq(UInt<3>("h5"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_97 = eq(UInt<3>("h6"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_98 = eq(UInt<3>("h7"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_99 = eq(UInt<4>("h8"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_100 = eq(UInt<4>("h9"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_101 = eq(UInt<4>("ha"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_102 = eq(UInt<4>("hb"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_103 = eq(UInt<4>("hc"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_104 = eq(UInt<4>("hd"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_105 = eq(UInt<4>("he"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_106 = eq(UInt<4>("hf"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_107 = mux(_immrvc_T_90, UInt<32>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_108 = mux(_immrvc_T_91, _immrvc_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_109 = mux(_immrvc_T_92, _immrvc_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_110 = mux(_immrvc_T_93, _immrvc_T_13, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_111 = mux(_immrvc_T_94, _immrvc_T_17, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_112 = mux(_immrvc_T_95, _immrvc_T_22, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_113 = mux(_immrvc_T_96, _immrvc_T_26, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_114 = mux(_immrvc_T_97, _immrvc_T_31, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_115 = mux(_immrvc_T_98, _immrvc_T_35, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_116 = mux(_immrvc_T_99, _immrvc_T_47, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_117 = mux(_immrvc_T_100, _immrvc_T_56, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_118 = mux(_immrvc_T_101, _immrvc_T_62, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_119 = mux(_immrvc_T_102, _immrvc_T_68, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_120 = mux(_immrvc_T_103, _immrvc_T_74, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_121 = mux(_immrvc_T_104, _immrvc_T_83, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_122 = mux(_immrvc_T_105, _immrvc_T_89, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_123 = mux(_immrvc_T_106, UInt<32>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_124 = or(_immrvc_T_107, _immrvc_T_108) @[Mux.scala 27:73]
    node _immrvc_T_125 = or(_immrvc_T_124, _immrvc_T_109) @[Mux.scala 27:73]
    node _immrvc_T_126 = or(_immrvc_T_125, _immrvc_T_110) @[Mux.scala 27:73]
    node _immrvc_T_127 = or(_immrvc_T_126, _immrvc_T_111) @[Mux.scala 27:73]
    node _immrvc_T_128 = or(_immrvc_T_127, _immrvc_T_112) @[Mux.scala 27:73]
    node _immrvc_T_129 = or(_immrvc_T_128, _immrvc_T_113) @[Mux.scala 27:73]
    node _immrvc_T_130 = or(_immrvc_T_129, _immrvc_T_114) @[Mux.scala 27:73]
    node _immrvc_T_131 = or(_immrvc_T_130, _immrvc_T_115) @[Mux.scala 27:73]
    node _immrvc_T_132 = or(_immrvc_T_131, _immrvc_T_116) @[Mux.scala 27:73]
    node _immrvc_T_133 = or(_immrvc_T_132, _immrvc_T_117) @[Mux.scala 27:73]
    node _immrvc_T_134 = or(_immrvc_T_133, _immrvc_T_118) @[Mux.scala 27:73]
    node _immrvc_T_135 = or(_immrvc_T_134, _immrvc_T_119) @[Mux.scala 27:73]
    node _immrvc_T_136 = or(_immrvc_T_135, _immrvc_T_120) @[Mux.scala 27:73]
    node _immrvc_T_137 = or(_immrvc_T_136, _immrvc_T_121) @[Mux.scala 27:73]
    node _immrvc_T_138 = or(_immrvc_T_137, _immrvc_T_122) @[Mux.scala 27:73]
    node _immrvc_T_139 = or(_immrvc_T_138, _immrvc_T_123) @[Mux.scala 27:73]
    wire immrvc : UInt<32> @[Mux.scala 27:73]
    immrvc <= _immrvc_T_139 @[Mux.scala 27:73]
    node _io_out_bits_data_imm_T = mux(UInt<1>("h0"), immrvc, imm) @[IDU.scala 130:31]
    io.out.bits_wky.data.imm <= _io_out_bits_data_imm_T @[IDU.scala 130:25]
    node _T_200 = eq(fuType, UInt<1>("h0")) @[IDU.scala 132:16]
    when _T_200 : @[IDU.scala 132:32]
    {
      node _T_201 = eq(rfDest, UInt<1>("h1")) @[IDU.scala 133:34]
      node _T_202 = eq(rfDest, UInt<3>("h5")) @[IDU.scala 133:49]
      node _T_203 = or(_T_201, _T_202) @[IDU.scala 133:42]
      node _T_204 = eq(fuOpType, UInt<7>("h58")) @[IDU.scala 134:38]
      node _T_205 = and(_T_203, _T_204) @[IDU.scala 134:26]
      when _T_205 : @[IDU.scala 134:57]
      {
        io.out.bits_wky.ctrl.fuOpType <= UInt<7>("h5c") @[IDU.scala 134:85]
      }
      node _T_206 = eq(fuOpType, UInt<7>("h5a")) @[IDU.scala 135:20]
      when _T_206 : @[IDU.scala 135:40]
      {
        node _T_207 = eq(rfSrc1, UInt<1>("h1")) @[IDU.scala 133:34]
        node _T_208 = eq(rfSrc1, UInt<3>("h5")) @[IDU.scala 133:49]
        node _T_209 = or(_T_207, _T_208) @[IDU.scala 133:42]
        when _T_209 : @[IDU.scala 136:29]
        {
          io.out.bits_wky.ctrl.fuOpType <= UInt<7>("h5e") @[IDU.scala 136:57]
        }
        node _T_210 = eq(rfDest, UInt<1>("h1")) @[IDU.scala 133:34]
        node _T_211 = eq(rfDest, UInt<3>("h5")) @[IDU.scala 133:49]
        node _T_212 = or(_T_210, _T_211) @[IDU.scala 133:42]
        when _T_212 : @[IDU.scala 137:29]
        {
          io.out.bits_wky.ctrl.fuOpType <= UInt<7>("h5c") @[IDU.scala 137:57]
    }
    }
    }
    node _io_out_bits_ctrl_src1Type_T = bits(io.in.bits_wky.instr, 6, 0) @[IDU.scala 141:41]
    node _io_out_bits_ctrl_src1Type_T_1 = eq(_io_out_bits_ctrl_src1Type_T, UInt<6>("h37")) @[IDU.scala 141:47]
    node _io_out_bits_ctrl_src1Type_T_2 = mux(_io_out_bits_ctrl_src1Type_T_1, UInt<1>("h0"), src1Type) @[IDU.scala 141:35]
    io.out.bits_wky.ctrl.src1Type <= _io_out_bits_ctrl_src1Type_T_2 @[IDU.scala 141:29]
    io.out.bits_wky.ctrl.src2Type <= src2Type @[IDU.scala 142:29]
    node _io_out_bits_ctrl_isNutCoreTrap_T = bits(io.in.bits_wky.instr, 31, 0) @[IDU.scala 152:43]
    node _io_out_bits_ctrl_isNutCoreTrap_T_1 = and(_io_out_bits_ctrl_isNutCoreTrap_T, UInt<15>("h707f")) @[IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_2 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_1) @[IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_3 = and(_io_out_bits_ctrl_isNutCoreTrap_T_2, io.in.valid) @[IDU.scala 152:72]
    io.out.bits_wky.ctrl.isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_3 @[IDU.scala 152:34]
    node _io_out_bits_ctrl_noSpecExec_T = eq(io.out.bits_wky.ctrl.fuType, UInt<2>("h3")) @[IDU.scala 153:78]
    io.out.bits_wky.ctrl.noSpecExec <= _io_out_bits_ctrl_noSpecExec_T @[IDU.scala 153:31]
    node _io_out_bits_ctrl_isBlocked_T = eq(io.out.bits_wky.ctrl.fuType, UInt<1>("h1")) @[IDU.scala 156:29]
    node _io_out_bits_ctrl_isBlocked_T_1 = bits(io.out.bits_wky.ctrl.fuOpType, 5, 5) @[LSU.scala 54:38]
    node _io_out_bits_ctrl_isBlocked_T_2 = and(_io_out_bits_ctrl_isBlocked_T, _io_out_bits_ctrl_isBlocked_T_1) @[IDU.scala 156:44]
    node _io_out_bits_ctrl_isBlocked_T_3 = eq(io.out.bits_wky.ctrl.fuType, UInt<3>("h4")) @[IDU.scala 157:48]
    node _io_out_bits_ctrl_isBlocked_T_4 = or(_io_out_bits_ctrl_isBlocked_T_2, _io_out_bits_ctrl_isBlocked_T_3) @[IDU.scala 156:91]
    io.out.bits_wky.ctrl.isBlocked <= _io_out_bits_ctrl_isBlocked_T_4 @[IDU.scala 154:30]
    io.out.valid <= io.in.valid @[IDU.scala 161:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>("h0")) @[IDU.scala 162:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _io_in_ready_T_2 = eq(hasIntr, UInt<1>("h0")) @[IDU.scala 162:49]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[IDU.scala 162:46]
    node _io_in_ready_T_4 = or(_io_in_ready_T, _io_in_ready_T_3) @[IDU.scala 162:31]
    io.in.ready <= _io_in_ready_T_4 @[IDU.scala 162:15]
    io.out.bits_wky.cf <= io.in.bits_wky @[IDU.scala 163:18]
    node _T_213 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_214 = and(_T_213, enableDisplay) @[Debug.scala 55:16]
    when _T_214 : @[Debug.scala 55:31]
    {
      node _T_215 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_216 = eq(_T_215, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_216 : @[Debug.scala 56:24]
      {
      }
      node _T_217 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_218 = eq(_T_217, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_218 : @[Debug.scala 57:13]
      {
    }
    }
    wire intrVec : UInt<12> @[IDU.scala 169:25]
    intrVec <= UInt<12>("h0") @[IDU.scala 169:25]
    node _T_219 = bits(intrVec, 0, 0) @[IDU.scala 171:38]
    node _T_220 = bits(intrVec, 1, 1) @[IDU.scala 171:38]
    node _T_221 = bits(intrVec, 2, 2) @[IDU.scala 171:38]
    node _T_222 = bits(intrVec, 3, 3) @[IDU.scala 171:38]
    node _T_223 = bits(intrVec, 4, 4) @[IDU.scala 171:38]
    node _T_224 = bits(intrVec, 5, 5) @[IDU.scala 171:38]
    node _T_225 = bits(intrVec, 6, 6) @[IDU.scala 171:38]
    node _T_226 = bits(intrVec, 7, 7) @[IDU.scala 171:38]
    node _T_227 = bits(intrVec, 8, 8) @[IDU.scala 171:38]
    node _T_228 = bits(intrVec, 9, 9) @[IDU.scala 171:38]
    node _T_229 = bits(intrVec, 10, 10) @[IDU.scala 171:38]
    node _T_230 = bits(intrVec, 11, 11) @[IDU.scala 171:38]
    io.out.bits_wky.cf.intrVec[0] <= _T_219 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[1] <= _T_220 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[2] <= _T_221 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[3] <= _T_222 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[4] <= _T_223 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[5] <= _T_224 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[6] <= _T_225 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[7] <= _T_226 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[8] <= _T_227 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[9] <= _T_228 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[10] <= _T_229 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[11] <= _T_230 @[IDU.scala 171:68]
    node _hasIntr_T = orr(intrVec) @[IDU.scala 172:22]
    hasIntr <= _hasIntr_T @[IDU.scala 172:11]
    wire vmEnable : UInt<1> @[IDU.scala 174:26]
    vmEnable <= UInt<1>("h0") @[IDU.scala 174:26]
    io.out.bits_wky.cf.exceptionVec[0] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[1] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[2] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[3] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[4] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[5] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[6] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[7] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[8] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[9] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[10] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[11] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[12] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[13] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[14] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[15] <= UInt<1>("h0") @[IDU.scala 177:37]
    node _io_out_bits_cf_exceptionVec_2_T = eq(instrType, UInt<1>("h0")) @[IDU.scala 178:59]
    node _io_out_bits_cf_exceptionVec_2_T_1 = eq(hasIntr, UInt<1>("h0")) @[IDU.scala 178:73]
    node _io_out_bits_cf_exceptionVec_2_T_2 = and(_io_out_bits_cf_exceptionVec_2_T, _io_out_bits_cf_exceptionVec_2_T_1) @[IDU.scala 178:70]
    node _io_out_bits_cf_exceptionVec_2_T_3 = and(_io_out_bits_cf_exceptionVec_2_T_2, io.in.valid) @[IDU.scala 178:83]
    io.out.bits_wky.cf.exceptionVec[2] <= _io_out_bits_cf_exceptionVec_2_T_3 @[IDU.scala 178:45]
    io.out.bits_wky.cf.exceptionVec[12] <= io.in.bits_wky.exceptionVec[12] @[IDU.scala 179:47]
    node _T_231 = eq(instrType, UInt<1>("h0")) @[IDU.scala 183:21]
    node _T_232 = eq(hasIntr, UInt<1>("h0")) @[IDU.scala 183:35]
    node _T_233 = and(_T_231, _T_232) @[IDU.scala 183:32]
    node _T_234 = and(_T_233, io.in.valid) @[IDU.scala 183:45]
    node _T_235 = eq(_T_234, UInt<1>("h0")) @[IDU.scala 183:8]
    node _T_236 = eq(io.in.bits_wky.exceptionVec[12], UInt<1>("h0")) @[IDU.scala 183:66]
    node _T_237 = and(_T_235, _T_236) @[IDU.scala 183:62]
    io.out.bits_wky.cf.exceptionVec[1] <= UInt<1>("h0") @[IDU.scala 192:51]
    node _io_out_bits_ctrl_isNutCoreTrap_T_4 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[IDU.scala 195:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_5 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_4) @[IDU.scala 195:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_6 = and(_io_out_bits_ctrl_isNutCoreTrap_T_5, io.in.valid) @[IDU.scala 195:66]
    io.out.bits_wky.ctrl.isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_6 @[IDU.scala 195:34]
    node _io_isWFI_T = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[IDU.scala 196:22]
    node _io_isWFI_T_1 = eq(UInt<29>("h10500073"), _io_isWFI_T) @[IDU.scala 196:22]
    node _io_isWFI_T_2 = and(_io_isWFI_T_1, io.in.valid) @[IDU.scala 196:43]
    io.isWFI <= _io_isWFI_T_2 @[IDU.scala 196:12]
    node _io_isBranch_T = eq(UInt<7>("h58"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_1 = eq(UInt<7>("h5a"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_2 = eq(UInt<5>("h10"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_3 = eq(UInt<5>("h11"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_4 = eq(UInt<5>("h14"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_5 = eq(UInt<5>("h15"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_6 = eq(UInt<5>("h16"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_7 = eq(UInt<5>("h17"), fuOpType) @[IDU.scala 197:69]
    wire _io_isBranch_WIRE : UInt<1>[8] @[IDU.scala 197:25]
    _io_isBranch_WIRE[0] <= _io_isBranch_T @[IDU.scala 197:25]
    _io_isBranch_WIRE[1] <= _io_isBranch_T_1 @[IDU.scala 197:25]
    _io_isBranch_WIRE[2] <= _io_isBranch_T_2 @[IDU.scala 197:25]
    _io_isBranch_WIRE[3] <= _io_isBranch_T_3 @[IDU.scala 197:25]
    _io_isBranch_WIRE[4] <= _io_isBranch_T_4 @[IDU.scala 197:25]
    _io_isBranch_WIRE[5] <= _io_isBranch_T_5 @[IDU.scala 197:25]
    _io_isBranch_WIRE[6] <= _io_isBranch_T_6 @[IDU.scala 197:25]
    _io_isBranch_WIRE[7] <= _io_isBranch_T_7 @[IDU.scala 197:25]
    node io_isBranch_lo_lo = cat(_io_isBranch_WIRE[1], _io_isBranch_WIRE[0]) @[IDU.scala 197:84]
    node io_isBranch_lo_hi = cat(_io_isBranch_WIRE[3], _io_isBranch_WIRE[2]) @[IDU.scala 197:84]
    node io_isBranch_lo = cat(io_isBranch_lo_hi, io_isBranch_lo_lo) @[IDU.scala 197:84]
    node io_isBranch_hi_lo = cat(_io_isBranch_WIRE[5], _io_isBranch_WIRE[4]) @[IDU.scala 197:84]
    node io_isBranch_hi_hi = cat(_io_isBranch_WIRE[7], _io_isBranch_WIRE[6]) @[IDU.scala 197:84]
    node io_isBranch_hi = cat(io_isBranch_hi_hi, io_isBranch_hi_lo) @[IDU.scala 197:84]
    node _io_isBranch_T_8 = cat(io_isBranch_hi, io_isBranch_lo) @[IDU.scala 197:84]
    node _io_isBranch_T_9 = orr(_io_isBranch_T_8) @[IDU.scala 197:91]
    node _io_isBranch_T_10 = eq(fuType, UInt<1>("h0")) @[IDU.scala 197:105]
    node _io_isBranch_T_11 = and(_io_isBranch_T_9, _io_isBranch_T_10) @[IDU.scala 197:95]
    io.isBranch <= _io_isBranch_T_11 @[IDU.scala 197:15]

  module Decoder_1 :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}, isWFI : UInt<1>, isBranch : UInt<1>}

    wire hasIntr : UInt<1> @[IDU.scala 34:21]
    node _decodeList_T = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_1 = eq(UInt<5>("h13"), _decodeList_T) @[Lookup.scala 31:38]
    node _decodeList_T_2 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_3 = eq(UInt<13>("h1013"), _decodeList_T_2) @[Lookup.scala 31:38]
    node _decodeList_T_4 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_5 = eq(UInt<14>("h2013"), _decodeList_T_4) @[Lookup.scala 31:38]
    node _decodeList_T_6 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_7 = eq(UInt<14>("h3013"), _decodeList_T_6) @[Lookup.scala 31:38]
    node _decodeList_T_8 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_9 = eq(UInt<15>("h4013"), _decodeList_T_8) @[Lookup.scala 31:38]
    node _decodeList_T_10 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_11 = eq(UInt<15>("h5013"), _decodeList_T_10) @[Lookup.scala 31:38]
    node _decodeList_T_12 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_13 = eq(UInt<15>("h6013"), _decodeList_T_12) @[Lookup.scala 31:38]
    node _decodeList_T_14 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_15 = eq(UInt<15>("h7013"), _decodeList_T_14) @[Lookup.scala 31:38]
    node _decodeList_T_16 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_17 = eq(UInt<31>("h40005013"), _decodeList_T_16) @[Lookup.scala 31:38]
    node _decodeList_T_18 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_19 = eq(UInt<6>("h33"), _decodeList_T_18) @[Lookup.scala 31:38]
    node _decodeList_T_20 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_21 = eq(UInt<13>("h1033"), _decodeList_T_20) @[Lookup.scala 31:38]
    node _decodeList_T_22 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_23 = eq(UInt<14>("h2033"), _decodeList_T_22) @[Lookup.scala 31:38]
    node _decodeList_T_24 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_25 = eq(UInt<14>("h3033"), _decodeList_T_24) @[Lookup.scala 31:38]
    node _decodeList_T_26 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_27 = eq(UInt<15>("h4033"), _decodeList_T_26) @[Lookup.scala 31:38]
    node _decodeList_T_28 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_29 = eq(UInt<15>("h5033"), _decodeList_T_28) @[Lookup.scala 31:38]
    node _decodeList_T_30 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_31 = eq(UInt<15>("h6033"), _decodeList_T_30) @[Lookup.scala 31:38]
    node _decodeList_T_32 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_33 = eq(UInt<15>("h7033"), _decodeList_T_32) @[Lookup.scala 31:38]
    node _decodeList_T_34 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_35 = eq(UInt<31>("h40000033"), _decodeList_T_34) @[Lookup.scala 31:38]
    node _decodeList_T_36 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_37 = eq(UInt<31>("h40005033"), _decodeList_T_36) @[Lookup.scala 31:38]
    node _decodeList_T_38 = and(io.in.bits_wky.instr, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _decodeList_T_39 = eq(UInt<5>("h17"), _decodeList_T_38) @[Lookup.scala 31:38]
    node _decodeList_T_40 = and(io.in.bits_wky.instr, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _decodeList_T_41 = eq(UInt<6>("h37"), _decodeList_T_40) @[Lookup.scala 31:38]
    node _decodeList_T_42 = and(io.in.bits_wky.instr, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _decodeList_T_43 = eq(UInt<7>("h6f"), _decodeList_T_42) @[Lookup.scala 31:38]
    node _decodeList_T_44 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_45 = eq(UInt<7>("h67"), _decodeList_T_44) @[Lookup.scala 31:38]
    node _decodeList_T_46 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_47 = eq(UInt<7>("h63"), _decodeList_T_46) @[Lookup.scala 31:38]
    node _decodeList_T_48 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_49 = eq(UInt<13>("h1063"), _decodeList_T_48) @[Lookup.scala 31:38]
    node _decodeList_T_50 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_51 = eq(UInt<15>("h4063"), _decodeList_T_50) @[Lookup.scala 31:38]
    node _decodeList_T_52 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_53 = eq(UInt<15>("h5063"), _decodeList_T_52) @[Lookup.scala 31:38]
    node _decodeList_T_54 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_55 = eq(UInt<15>("h6063"), _decodeList_T_54) @[Lookup.scala 31:38]
    node _decodeList_T_56 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_57 = eq(UInt<15>("h7063"), _decodeList_T_56) @[Lookup.scala 31:38]
    node _decodeList_T_58 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_59 = eq(UInt<2>("h3"), _decodeList_T_58) @[Lookup.scala 31:38]
    node _decodeList_T_60 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_61 = eq(UInt<13>("h1003"), _decodeList_T_60) @[Lookup.scala 31:38]
    node _decodeList_T_62 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_63 = eq(UInt<14>("h2003"), _decodeList_T_62) @[Lookup.scala 31:38]
    node _decodeList_T_64 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_65 = eq(UInt<15>("h4003"), _decodeList_T_64) @[Lookup.scala 31:38]
    node _decodeList_T_66 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_67 = eq(UInt<15>("h5003"), _decodeList_T_66) @[Lookup.scala 31:38]
    node _decodeList_T_68 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_69 = eq(UInt<6>("h23"), _decodeList_T_68) @[Lookup.scala 31:38]
    node _decodeList_T_70 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_71 = eq(UInt<13>("h1023"), _decodeList_T_70) @[Lookup.scala 31:38]
    node _decodeList_T_72 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_73 = eq(UInt<14>("h2023"), _decodeList_T_72) @[Lookup.scala 31:38]
    node _decodeList_T_74 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_75 = eq(UInt<7>("h6b"), _decodeList_T_74) @[Lookup.scala 31:38]
    node _decodeList_T_76 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_77 = eq(UInt<26>("h2000033"), _decodeList_T_76) @[Lookup.scala 31:38]
    node _decodeList_T_78 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_79 = eq(UInt<26>("h2001033"), _decodeList_T_78) @[Lookup.scala 31:38]
    node _decodeList_T_80 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_81 = eq(UInt<26>("h2002033"), _decodeList_T_80) @[Lookup.scala 31:38]
    node _decodeList_T_82 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_83 = eq(UInt<26>("h2003033"), _decodeList_T_82) @[Lookup.scala 31:38]
    node _decodeList_T_84 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_85 = eq(UInt<26>("h2004033"), _decodeList_T_84) @[Lookup.scala 31:38]
    node _decodeList_T_86 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_87 = eq(UInt<26>("h2005033"), _decodeList_T_86) @[Lookup.scala 31:38]
    node _decodeList_T_88 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_89 = eq(UInt<26>("h2006033"), _decodeList_T_88) @[Lookup.scala 31:38]
    node _decodeList_T_90 = and(io.in.bits_wky.instr, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _decodeList_T_91 = eq(UInt<26>("h2007033"), _decodeList_T_90) @[Lookup.scala 31:38]
    node _decodeList_T_92 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_93 = eq(UInt<7>("h73"), _decodeList_T_92) @[Lookup.scala 31:38]
    node _decodeList_T_94 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_95 = eq(UInt<21>("h100073"), _decodeList_T_94) @[Lookup.scala 31:38]
    node _decodeList_T_96 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_97 = eq(UInt<30>("h30200073"), _decodeList_T_96) @[Lookup.scala 31:38]
    node _decodeList_T_98 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_99 = eq(UInt<4>("hf"), _decodeList_T_98) @[Lookup.scala 31:38]
    node _decodeList_T_100 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_101 = eq(UInt<29>("h10500073"), _decodeList_T_100) @[Lookup.scala 31:38]
    node _decodeList_T_102 = and(io.in.bits_wky.instr, UInt<32>("hf9f0707f")) @[Lookup.scala 31:38]
    node _decodeList_T_103 = eq(UInt<29>("h1000302f"), _decodeList_T_102) @[Lookup.scala 31:38]
    node _decodeList_T_104 = and(io.in.bits_wky.instr, UInt<32>("hf9f0707f")) @[Lookup.scala 31:38]
    node _decodeList_T_105 = eq(UInt<29>("h1000202f"), _decodeList_T_104) @[Lookup.scala 31:38]
    node _decodeList_T_106 = and(io.in.bits_wky.instr, UInt<32>("hf800707f")) @[Lookup.scala 31:38]
    node _decodeList_T_107 = eq(UInt<29>("h1800302f"), _decodeList_T_106) @[Lookup.scala 31:38]
    node _decodeList_T_108 = and(io.in.bits_wky.instr, UInt<32>("hf800707f")) @[Lookup.scala 31:38]
    node _decodeList_T_109 = eq(UInt<29>("h1800202f"), _decodeList_T_108) @[Lookup.scala 31:38]
    node _decodeList_T_110 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_111 = eq(UInt<28>("h800202f"), _decodeList_T_110) @[Lookup.scala 31:38]
    node _decodeList_T_112 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_113 = eq(UInt<14>("h202f"), _decodeList_T_112) @[Lookup.scala 31:38]
    node _decodeList_T_114 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_115 = eq(UInt<30>("h2000202f"), _decodeList_T_114) @[Lookup.scala 31:38]
    node _decodeList_T_116 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_117 = eq(UInt<31>("h6000202f"), _decodeList_T_116) @[Lookup.scala 31:38]
    node _decodeList_T_118 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_119 = eq(UInt<31>("h4000202f"), _decodeList_T_118) @[Lookup.scala 31:38]
    node _decodeList_T_120 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_121 = eq(UInt<32>("h8000202f"), _decodeList_T_120) @[Lookup.scala 31:38]
    node _decodeList_T_122 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_123 = eq(UInt<32>("ha000202f"), _decodeList_T_122) @[Lookup.scala 31:38]
    node _decodeList_T_124 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_125 = eq(UInt<32>("hc000202f"), _decodeList_T_124) @[Lookup.scala 31:38]
    node _decodeList_T_126 = and(io.in.bits_wky.instr, UInt<32>("hf800607f")) @[Lookup.scala 31:38]
    node _decodeList_T_127 = eq(UInt<32>("he000202f"), _decodeList_T_126) @[Lookup.scala 31:38]
    node _decodeList_T_128 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_129 = eq(UInt<13>("h1073"), _decodeList_T_128) @[Lookup.scala 31:38]
    node _decodeList_T_130 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_131 = eq(UInt<14>("h2073"), _decodeList_T_130) @[Lookup.scala 31:38]
    node _decodeList_T_132 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_133 = eq(UInt<14>("h3073"), _decodeList_T_132) @[Lookup.scala 31:38]
    node _decodeList_T_134 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_135 = eq(UInt<15>("h5073"), _decodeList_T_134) @[Lookup.scala 31:38]
    node _decodeList_T_136 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_137 = eq(UInt<15>("h6073"), _decodeList_T_136) @[Lookup.scala 31:38]
    node _decodeList_T_138 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _decodeList_T_139 = eq(UInt<15>("h7073"), _decodeList_T_138) @[Lookup.scala 31:38]
    node _decodeList_T_140 = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _decodeList_T_141 = eq(UInt<13>("h100f"), _decodeList_T_140) @[Lookup.scala 31:38]
    node _decodeList_T_142 = mux(_decodeList_T_141, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _decodeList_T_143 = mux(_decodeList_T_139, UInt<3>("h4"), _decodeList_T_142) @[Lookup.scala 34:39]
    node _decodeList_T_144 = mux(_decodeList_T_137, UInt<3>("h4"), _decodeList_T_143) @[Lookup.scala 34:39]
    node _decodeList_T_145 = mux(_decodeList_T_135, UInt<3>("h4"), _decodeList_T_144) @[Lookup.scala 34:39]
    node _decodeList_T_146 = mux(_decodeList_T_133, UInt<3>("h4"), _decodeList_T_145) @[Lookup.scala 34:39]
    node _decodeList_T_147 = mux(_decodeList_T_131, UInt<3>("h4"), _decodeList_T_146) @[Lookup.scala 34:39]
    node _decodeList_T_148 = mux(_decodeList_T_129, UInt<3>("h4"), _decodeList_T_147) @[Lookup.scala 34:39]
    node _decodeList_T_149 = mux(_decodeList_T_127, UInt<3>("h5"), _decodeList_T_148) @[Lookup.scala 34:39]
    node _decodeList_T_150 = mux(_decodeList_T_125, UInt<3>("h5"), _decodeList_T_149) @[Lookup.scala 34:39]
    node _decodeList_T_151 = mux(_decodeList_T_123, UInt<3>("h5"), _decodeList_T_150) @[Lookup.scala 34:39]
    node _decodeList_T_152 = mux(_decodeList_T_121, UInt<3>("h5"), _decodeList_T_151) @[Lookup.scala 34:39]
    node _decodeList_T_153 = mux(_decodeList_T_119, UInt<3>("h5"), _decodeList_T_152) @[Lookup.scala 34:39]
    node _decodeList_T_154 = mux(_decodeList_T_117, UInt<3>("h5"), _decodeList_T_153) @[Lookup.scala 34:39]
    node _decodeList_T_155 = mux(_decodeList_T_115, UInt<3>("h5"), _decodeList_T_154) @[Lookup.scala 34:39]
    node _decodeList_T_156 = mux(_decodeList_T_113, UInt<3>("h5"), _decodeList_T_155) @[Lookup.scala 34:39]
    node _decodeList_T_157 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_156) @[Lookup.scala 34:39]
    node _decodeList_T_158 = mux(_decodeList_T_109, UInt<4>("hf"), _decodeList_T_157) @[Lookup.scala 34:39]
    node _decodeList_T_159 = mux(_decodeList_T_107, UInt<4>("hf"), _decodeList_T_158) @[Lookup.scala 34:39]
    node _decodeList_T_160 = mux(_decodeList_T_105, UInt<3>("h4"), _decodeList_T_159) @[Lookup.scala 34:39]
    node _decodeList_T_161 = mux(_decodeList_T_103, UInt<3>("h4"), _decodeList_T_160) @[Lookup.scala 34:39]
    node _decodeList_T_162 = mux(_decodeList_T_101, UInt<3>("h4"), _decodeList_T_161) @[Lookup.scala 34:39]
    node _decodeList_T_163 = mux(_decodeList_T_99, UInt<2>("h2"), _decodeList_T_162) @[Lookup.scala 34:39]
    node _decodeList_T_164 = mux(_decodeList_T_97, UInt<3>("h4"), _decodeList_T_163) @[Lookup.scala 34:39]
    node _decodeList_T_165 = mux(_decodeList_T_95, UInt<3>("h4"), _decodeList_T_164) @[Lookup.scala 34:39]
    node _decodeList_T_166 = mux(_decodeList_T_93, UInt<3>("h4"), _decodeList_T_165) @[Lookup.scala 34:39]
    node _decodeList_T_167 = mux(_decodeList_T_91, UInt<3>("h5"), _decodeList_T_166) @[Lookup.scala 34:39]
    node _decodeList_T_168 = mux(_decodeList_T_89, UInt<3>("h5"), _decodeList_T_167) @[Lookup.scala 34:39]
    node _decodeList_T_169 = mux(_decodeList_T_87, UInt<3>("h5"), _decodeList_T_168) @[Lookup.scala 34:39]
    node _decodeList_T_170 = mux(_decodeList_T_85, UInt<3>("h5"), _decodeList_T_169) @[Lookup.scala 34:39]
    node _decodeList_T_171 = mux(_decodeList_T_83, UInt<3>("h5"), _decodeList_T_170) @[Lookup.scala 34:39]
    node _decodeList_T_172 = mux(_decodeList_T_81, UInt<3>("h5"), _decodeList_T_171) @[Lookup.scala 34:39]
    node _decodeList_T_173 = mux(_decodeList_T_79, UInt<3>("h5"), _decodeList_T_172) @[Lookup.scala 34:39]
    node _decodeList_T_174 = mux(_decodeList_T_77, UInt<3>("h5"), _decodeList_T_173) @[Lookup.scala 34:39]
    node _decodeList_T_175 = mux(_decodeList_T_75, UInt<3>("h4"), _decodeList_T_174) @[Lookup.scala 34:39]
    node _decodeList_T_176 = mux(_decodeList_T_73, UInt<2>("h2"), _decodeList_T_175) @[Lookup.scala 34:39]
    node _decodeList_T_177 = mux(_decodeList_T_71, UInt<2>("h2"), _decodeList_T_176) @[Lookup.scala 34:39]
    node _decodeList_T_178 = mux(_decodeList_T_69, UInt<2>("h2"), _decodeList_T_177) @[Lookup.scala 34:39]
    node _decodeList_T_179 = mux(_decodeList_T_67, UInt<3>("h4"), _decodeList_T_178) @[Lookup.scala 34:39]
    node _decodeList_T_180 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_179) @[Lookup.scala 34:39]
    node _decodeList_T_181 = mux(_decodeList_T_63, UInt<3>("h4"), _decodeList_T_180) @[Lookup.scala 34:39]
    node _decodeList_T_182 = mux(_decodeList_T_61, UInt<3>("h4"), _decodeList_T_181) @[Lookup.scala 34:39]
    node _decodeList_T_183 = mux(_decodeList_T_59, UInt<3>("h4"), _decodeList_T_182) @[Lookup.scala 34:39]
    node _decodeList_T_184 = mux(_decodeList_T_57, UInt<1>("h1"), _decodeList_T_183) @[Lookup.scala 34:39]
    node _decodeList_T_185 = mux(_decodeList_T_55, UInt<1>("h1"), _decodeList_T_184) @[Lookup.scala 34:39]
    node _decodeList_T_186 = mux(_decodeList_T_53, UInt<1>("h1"), _decodeList_T_185) @[Lookup.scala 34:39]
    node _decodeList_T_187 = mux(_decodeList_T_51, UInt<1>("h1"), _decodeList_T_186) @[Lookup.scala 34:39]
    node _decodeList_T_188 = mux(_decodeList_T_49, UInt<1>("h1"), _decodeList_T_187) @[Lookup.scala 34:39]
    node _decodeList_T_189 = mux(_decodeList_T_47, UInt<1>("h1"), _decodeList_T_188) @[Lookup.scala 34:39]
    node _decodeList_T_190 = mux(_decodeList_T_45, UInt<3>("h4"), _decodeList_T_189) @[Lookup.scala 34:39]
    node _decodeList_T_191 = mux(_decodeList_T_43, UInt<3>("h7"), _decodeList_T_190) @[Lookup.scala 34:39]
    node _decodeList_T_192 = mux(_decodeList_T_41, UInt<3>("h6"), _decodeList_T_191) @[Lookup.scala 34:39]
    node _decodeList_T_193 = mux(_decodeList_T_39, UInt<3>("h6"), _decodeList_T_192) @[Lookup.scala 34:39]
    node _decodeList_T_194 = mux(_decodeList_T_37, UInt<3>("h5"), _decodeList_T_193) @[Lookup.scala 34:39]
    node _decodeList_T_195 = mux(_decodeList_T_35, UInt<3>("h5"), _decodeList_T_194) @[Lookup.scala 34:39]
    node _decodeList_T_196 = mux(_decodeList_T_33, UInt<3>("h5"), _decodeList_T_195) @[Lookup.scala 34:39]
    node _decodeList_T_197 = mux(_decodeList_T_31, UInt<3>("h5"), _decodeList_T_196) @[Lookup.scala 34:39]
    node _decodeList_T_198 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_197) @[Lookup.scala 34:39]
    node _decodeList_T_199 = mux(_decodeList_T_27, UInt<3>("h5"), _decodeList_T_198) @[Lookup.scala 34:39]
    node _decodeList_T_200 = mux(_decodeList_T_25, UInt<3>("h5"), _decodeList_T_199) @[Lookup.scala 34:39]
    node _decodeList_T_201 = mux(_decodeList_T_23, UInt<3>("h5"), _decodeList_T_200) @[Lookup.scala 34:39]
    node _decodeList_T_202 = mux(_decodeList_T_21, UInt<3>("h5"), _decodeList_T_201) @[Lookup.scala 34:39]
    node _decodeList_T_203 = mux(_decodeList_T_19, UInt<3>("h5"), _decodeList_T_202) @[Lookup.scala 34:39]
    node _decodeList_T_204 = mux(_decodeList_T_17, UInt<3>("h4"), _decodeList_T_203) @[Lookup.scala 34:39]
    node _decodeList_T_205 = mux(_decodeList_T_15, UInt<3>("h4"), _decodeList_T_204) @[Lookup.scala 34:39]
    node _decodeList_T_206 = mux(_decodeList_T_13, UInt<3>("h4"), _decodeList_T_205) @[Lookup.scala 34:39]
    node _decodeList_T_207 = mux(_decodeList_T_11, UInt<3>("h4"), _decodeList_T_206) @[Lookup.scala 34:39]
    node _decodeList_T_208 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_207) @[Lookup.scala 34:39]
    node _decodeList_T_209 = mux(_decodeList_T_7, UInt<3>("h4"), _decodeList_T_208) @[Lookup.scala 34:39]
    node _decodeList_T_210 = mux(_decodeList_T_5, UInt<3>("h4"), _decodeList_T_209) @[Lookup.scala 34:39]
    node _decodeList_T_211 = mux(_decodeList_T_3, UInt<3>("h4"), _decodeList_T_210) @[Lookup.scala 34:39]
    node decodeList_0 = mux(_decodeList_T_1, UInt<3>("h4"), _decodeList_T_211) @[Lookup.scala 34:39]
    node _decodeList_T_212 = mux(_decodeList_T_141, UInt<3>("h4"), UInt<2>("h3")) @[Lookup.scala 34:39]
    node _decodeList_T_213 = mux(_decodeList_T_139, UInt<2>("h3"), _decodeList_T_212) @[Lookup.scala 34:39]
    node _decodeList_T_214 = mux(_decodeList_T_137, UInt<2>("h3"), _decodeList_T_213) @[Lookup.scala 34:39]
    node _decodeList_T_215 = mux(_decodeList_T_135, UInt<2>("h3"), _decodeList_T_214) @[Lookup.scala 34:39]
    node _decodeList_T_216 = mux(_decodeList_T_133, UInt<2>("h3"), _decodeList_T_215) @[Lookup.scala 34:39]
    node _decodeList_T_217 = mux(_decodeList_T_131, UInt<2>("h3"), _decodeList_T_216) @[Lookup.scala 34:39]
    node _decodeList_T_218 = mux(_decodeList_T_129, UInt<2>("h3"), _decodeList_T_217) @[Lookup.scala 34:39]
    node _decodeList_T_219 = mux(_decodeList_T_127, UInt<1>("h1"), _decodeList_T_218) @[Lookup.scala 34:39]
    node _decodeList_T_220 = mux(_decodeList_T_125, UInt<1>("h1"), _decodeList_T_219) @[Lookup.scala 34:39]
    node _decodeList_T_221 = mux(_decodeList_T_123, UInt<1>("h1"), _decodeList_T_220) @[Lookup.scala 34:39]
    node _decodeList_T_222 = mux(_decodeList_T_121, UInt<1>("h1"), _decodeList_T_221) @[Lookup.scala 34:39]
    node _decodeList_T_223 = mux(_decodeList_T_119, UInt<1>("h1"), _decodeList_T_222) @[Lookup.scala 34:39]
    node _decodeList_T_224 = mux(_decodeList_T_117, UInt<1>("h1"), _decodeList_T_223) @[Lookup.scala 34:39]
    node _decodeList_T_225 = mux(_decodeList_T_115, UInt<1>("h1"), _decodeList_T_224) @[Lookup.scala 34:39]
    node _decodeList_T_226 = mux(_decodeList_T_113, UInt<1>("h1"), _decodeList_T_225) @[Lookup.scala 34:39]
    node _decodeList_T_227 = mux(_decodeList_T_111, UInt<1>("h1"), _decodeList_T_226) @[Lookup.scala 34:39]
    node _decodeList_T_228 = mux(_decodeList_T_109, UInt<1>("h1"), _decodeList_T_227) @[Lookup.scala 34:39]
    node _decodeList_T_229 = mux(_decodeList_T_107, UInt<1>("h1"), _decodeList_T_228) @[Lookup.scala 34:39]
    node _decodeList_T_230 = mux(_decodeList_T_105, UInt<1>("h1"), _decodeList_T_229) @[Lookup.scala 34:39]
    node _decodeList_T_231 = mux(_decodeList_T_103, UInt<1>("h1"), _decodeList_T_230) @[Lookup.scala 34:39]
    node _decodeList_T_232 = mux(_decodeList_T_101, UInt<1>("h0"), _decodeList_T_231) @[Lookup.scala 34:39]
    node _decodeList_T_233 = mux(_decodeList_T_99, UInt<3>("h4"), _decodeList_T_232) @[Lookup.scala 34:39]
    node _decodeList_T_234 = mux(_decodeList_T_97, UInt<2>("h3"), _decodeList_T_233) @[Lookup.scala 34:39]
    node _decodeList_T_235 = mux(_decodeList_T_95, UInt<2>("h3"), _decodeList_T_234) @[Lookup.scala 34:39]
    node _decodeList_T_236 = mux(_decodeList_T_93, UInt<2>("h3"), _decodeList_T_235) @[Lookup.scala 34:39]
    node _decodeList_T_237 = mux(_decodeList_T_91, UInt<2>("h2"), _decodeList_T_236) @[Lookup.scala 34:39]
    node _decodeList_T_238 = mux(_decodeList_T_89, UInt<2>("h2"), _decodeList_T_237) @[Lookup.scala 34:39]
    node _decodeList_T_239 = mux(_decodeList_T_87, UInt<2>("h2"), _decodeList_T_238) @[Lookup.scala 34:39]
    node _decodeList_T_240 = mux(_decodeList_T_85, UInt<2>("h2"), _decodeList_T_239) @[Lookup.scala 34:39]
    node _decodeList_T_241 = mux(_decodeList_T_83, UInt<2>("h2"), _decodeList_T_240) @[Lookup.scala 34:39]
    node _decodeList_T_242 = mux(_decodeList_T_81, UInt<2>("h2"), _decodeList_T_241) @[Lookup.scala 34:39]
    node _decodeList_T_243 = mux(_decodeList_T_79, UInt<2>("h2"), _decodeList_T_242) @[Lookup.scala 34:39]
    node _decodeList_T_244 = mux(_decodeList_T_77, UInt<2>("h2"), _decodeList_T_243) @[Lookup.scala 34:39]
    node _decodeList_T_245 = mux(_decodeList_T_75, UInt<2>("h3"), _decodeList_T_244) @[Lookup.scala 34:39]
    node _decodeList_T_246 = mux(_decodeList_T_73, UInt<1>("h1"), _decodeList_T_245) @[Lookup.scala 34:39]
    node _decodeList_T_247 = mux(_decodeList_T_71, UInt<1>("h1"), _decodeList_T_246) @[Lookup.scala 34:39]
    node _decodeList_T_248 = mux(_decodeList_T_69, UInt<1>("h1"), _decodeList_T_247) @[Lookup.scala 34:39]
    node _decodeList_T_249 = mux(_decodeList_T_67, UInt<1>("h1"), _decodeList_T_248) @[Lookup.scala 34:39]
    node _decodeList_T_250 = mux(_decodeList_T_65, UInt<1>("h1"), _decodeList_T_249) @[Lookup.scala 34:39]
    node _decodeList_T_251 = mux(_decodeList_T_63, UInt<1>("h1"), _decodeList_T_250) @[Lookup.scala 34:39]
    node _decodeList_T_252 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_251) @[Lookup.scala 34:39]
    node _decodeList_T_253 = mux(_decodeList_T_59, UInt<1>("h1"), _decodeList_T_252) @[Lookup.scala 34:39]
    node _decodeList_T_254 = mux(_decodeList_T_57, UInt<1>("h0"), _decodeList_T_253) @[Lookup.scala 34:39]
    node _decodeList_T_255 = mux(_decodeList_T_55, UInt<1>("h0"), _decodeList_T_254) @[Lookup.scala 34:39]
    node _decodeList_T_256 = mux(_decodeList_T_53, UInt<1>("h0"), _decodeList_T_255) @[Lookup.scala 34:39]
    node _decodeList_T_257 = mux(_decodeList_T_51, UInt<1>("h0"), _decodeList_T_256) @[Lookup.scala 34:39]
    node _decodeList_T_258 = mux(_decodeList_T_49, UInt<1>("h0"), _decodeList_T_257) @[Lookup.scala 34:39]
    node _decodeList_T_259 = mux(_decodeList_T_47, UInt<1>("h0"), _decodeList_T_258) @[Lookup.scala 34:39]
    node _decodeList_T_260 = mux(_decodeList_T_45, UInt<1>("h0"), _decodeList_T_259) @[Lookup.scala 34:39]
    node _decodeList_T_261 = mux(_decodeList_T_43, UInt<1>("h0"), _decodeList_T_260) @[Lookup.scala 34:39]
    node _decodeList_T_262 = mux(_decodeList_T_41, UInt<1>("h0"), _decodeList_T_261) @[Lookup.scala 34:39]
    node _decodeList_T_263 = mux(_decodeList_T_39, UInt<1>("h0"), _decodeList_T_262) @[Lookup.scala 34:39]
    node _decodeList_T_264 = mux(_decodeList_T_37, UInt<1>("h0"), _decodeList_T_263) @[Lookup.scala 34:39]
    node _decodeList_T_265 = mux(_decodeList_T_35, UInt<1>("h0"), _decodeList_T_264) @[Lookup.scala 34:39]
    node _decodeList_T_266 = mux(_decodeList_T_33, UInt<1>("h0"), _decodeList_T_265) @[Lookup.scala 34:39]
    node _decodeList_T_267 = mux(_decodeList_T_31, UInt<1>("h0"), _decodeList_T_266) @[Lookup.scala 34:39]
    node _decodeList_T_268 = mux(_decodeList_T_29, UInt<1>("h0"), _decodeList_T_267) @[Lookup.scala 34:39]
    node _decodeList_T_269 = mux(_decodeList_T_27, UInt<1>("h0"), _decodeList_T_268) @[Lookup.scala 34:39]
    node _decodeList_T_270 = mux(_decodeList_T_25, UInt<1>("h0"), _decodeList_T_269) @[Lookup.scala 34:39]
    node _decodeList_T_271 = mux(_decodeList_T_23, UInt<1>("h0"), _decodeList_T_270) @[Lookup.scala 34:39]
    node _decodeList_T_272 = mux(_decodeList_T_21, UInt<1>("h0"), _decodeList_T_271) @[Lookup.scala 34:39]
    node _decodeList_T_273 = mux(_decodeList_T_19, UInt<1>("h0"), _decodeList_T_272) @[Lookup.scala 34:39]
    node _decodeList_T_274 = mux(_decodeList_T_17, UInt<1>("h0"), _decodeList_T_273) @[Lookup.scala 34:39]
    node _decodeList_T_275 = mux(_decodeList_T_15, UInt<1>("h0"), _decodeList_T_274) @[Lookup.scala 34:39]
    node _decodeList_T_276 = mux(_decodeList_T_13, UInt<1>("h0"), _decodeList_T_275) @[Lookup.scala 34:39]
    node _decodeList_T_277 = mux(_decodeList_T_11, UInt<1>("h0"), _decodeList_T_276) @[Lookup.scala 34:39]
    node _decodeList_T_278 = mux(_decodeList_T_9, UInt<1>("h0"), _decodeList_T_277) @[Lookup.scala 34:39]
    node _decodeList_T_279 = mux(_decodeList_T_7, UInt<1>("h0"), _decodeList_T_278) @[Lookup.scala 34:39]
    node _decodeList_T_280 = mux(_decodeList_T_5, UInt<1>("h0"), _decodeList_T_279) @[Lookup.scala 34:39]
    node _decodeList_T_281 = mux(_decodeList_T_3, UInt<1>("h0"), _decodeList_T_280) @[Lookup.scala 34:39]
    node decodeList_1 = mux(_decodeList_T_1, UInt<1>("h0"), _decodeList_T_281) @[Lookup.scala 34:39]
    node _decodeList_T_282 = mux(_decodeList_T_141, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _decodeList_T_283 = mux(_decodeList_T_139, UInt<3>("h7"), _decodeList_T_282) @[Lookup.scala 34:39]
    node _decodeList_T_284 = mux(_decodeList_T_137, UInt<3>("h6"), _decodeList_T_283) @[Lookup.scala 34:39]
    node _decodeList_T_285 = mux(_decodeList_T_135, UInt<3>("h5"), _decodeList_T_284) @[Lookup.scala 34:39]
    node _decodeList_T_286 = mux(_decodeList_T_133, UInt<2>("h3"), _decodeList_T_285) @[Lookup.scala 34:39]
    node _decodeList_T_287 = mux(_decodeList_T_131, UInt<2>("h2"), _decodeList_T_286) @[Lookup.scala 34:39]
    node _decodeList_T_288 = mux(_decodeList_T_129, UInt<1>("h1"), _decodeList_T_287) @[Lookup.scala 34:39]
    node _decodeList_T_289 = mux(_decodeList_T_127, UInt<6>("h32"), _decodeList_T_288) @[Lookup.scala 34:39]
    node _decodeList_T_290 = mux(_decodeList_T_125, UInt<6>("h31"), _decodeList_T_289) @[Lookup.scala 34:39]
    node _decodeList_T_291 = mux(_decodeList_T_123, UInt<6>("h30"), _decodeList_T_290) @[Lookup.scala 34:39]
    node _decodeList_T_292 = mux(_decodeList_T_121, UInt<6>("h37"), _decodeList_T_291) @[Lookup.scala 34:39]
    node _decodeList_T_293 = mux(_decodeList_T_119, UInt<6>("h26"), _decodeList_T_292) @[Lookup.scala 34:39]
    node _decodeList_T_294 = mux(_decodeList_T_117, UInt<6>("h25"), _decodeList_T_293) @[Lookup.scala 34:39]
    node _decodeList_T_295 = mux(_decodeList_T_115, UInt<6>("h24"), _decodeList_T_294) @[Lookup.scala 34:39]
    node _decodeList_T_296 = mux(_decodeList_T_113, UInt<7>("h63"), _decodeList_T_295) @[Lookup.scala 34:39]
    node _decodeList_T_297 = mux(_decodeList_T_111, UInt<6>("h22"), _decodeList_T_296) @[Lookup.scala 34:39]
    node _decodeList_T_298 = mux(_decodeList_T_109, UInt<6>("h21"), _decodeList_T_297) @[Lookup.scala 34:39]
    node _decodeList_T_299 = mux(_decodeList_T_107, UInt<6>("h21"), _decodeList_T_298) @[Lookup.scala 34:39]
    node _decodeList_T_300 = mux(_decodeList_T_105, UInt<6>("h20"), _decodeList_T_299) @[Lookup.scala 34:39]
    node _decodeList_T_301 = mux(_decodeList_T_103, UInt<6>("h20"), _decodeList_T_300) @[Lookup.scala 34:39]
    node _decodeList_T_302 = mux(_decodeList_T_101, UInt<7>("h40"), _decodeList_T_301) @[Lookup.scala 34:39]
    node _decodeList_T_303 = mux(_decodeList_T_99, UInt<1>("h0"), _decodeList_T_302) @[Lookup.scala 34:39]
    node _decodeList_T_304 = mux(_decodeList_T_97, UInt<1>("h0"), _decodeList_T_303) @[Lookup.scala 34:39]
    node _decodeList_T_305 = mux(_decodeList_T_95, UInt<1>("h0"), _decodeList_T_304) @[Lookup.scala 34:39]
    node _decodeList_T_306 = mux(_decodeList_T_93, UInt<1>("h0"), _decodeList_T_305) @[Lookup.scala 34:39]
    node _decodeList_T_307 = mux(_decodeList_T_91, UInt<3>("h7"), _decodeList_T_306) @[Lookup.scala 34:39]
    node _decodeList_T_308 = mux(_decodeList_T_89, UInt<3>("h6"), _decodeList_T_307) @[Lookup.scala 34:39]
    node _decodeList_T_309 = mux(_decodeList_T_87, UInt<3>("h5"), _decodeList_T_308) @[Lookup.scala 34:39]
    node _decodeList_T_310 = mux(_decodeList_T_85, UInt<3>("h4"), _decodeList_T_309) @[Lookup.scala 34:39]
    node _decodeList_T_311 = mux(_decodeList_T_83, UInt<2>("h3"), _decodeList_T_310) @[Lookup.scala 34:39]
    node _decodeList_T_312 = mux(_decodeList_T_81, UInt<2>("h2"), _decodeList_T_311) @[Lookup.scala 34:39]
    node _decodeList_T_313 = mux(_decodeList_T_79, UInt<1>("h1"), _decodeList_T_312) @[Lookup.scala 34:39]
    node _decodeList_T_314 = mux(_decodeList_T_77, UInt<1>("h0"), _decodeList_T_313) @[Lookup.scala 34:39]
    node _decodeList_T_315 = mux(_decodeList_T_75, UInt<2>("h2"), _decodeList_T_314) @[Lookup.scala 34:39]
    node _decodeList_T_316 = mux(_decodeList_T_73, UInt<4>("ha"), _decodeList_T_315) @[Lookup.scala 34:39]
    node _decodeList_T_317 = mux(_decodeList_T_71, UInt<4>("h9"), _decodeList_T_316) @[Lookup.scala 34:39]
    node _decodeList_T_318 = mux(_decodeList_T_69, UInt<4>("h8"), _decodeList_T_317) @[Lookup.scala 34:39]
    node _decodeList_T_319 = mux(_decodeList_T_67, UInt<3>("h5"), _decodeList_T_318) @[Lookup.scala 34:39]
    node _decodeList_T_320 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_319) @[Lookup.scala 34:39]
    node _decodeList_T_321 = mux(_decodeList_T_63, UInt<2>("h2"), _decodeList_T_320) @[Lookup.scala 34:39]
    node _decodeList_T_322 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_321) @[Lookup.scala 34:39]
    node _decodeList_T_323 = mux(_decodeList_T_59, UInt<1>("h0"), _decodeList_T_322) @[Lookup.scala 34:39]
    node _decodeList_T_324 = mux(_decodeList_T_57, UInt<5>("h17"), _decodeList_T_323) @[Lookup.scala 34:39]
    node _decodeList_T_325 = mux(_decodeList_T_55, UInt<5>("h16"), _decodeList_T_324) @[Lookup.scala 34:39]
    node _decodeList_T_326 = mux(_decodeList_T_53, UInt<5>("h15"), _decodeList_T_325) @[Lookup.scala 34:39]
    node _decodeList_T_327 = mux(_decodeList_T_51, UInt<5>("h14"), _decodeList_T_326) @[Lookup.scala 34:39]
    node _decodeList_T_328 = mux(_decodeList_T_49, UInt<5>("h11"), _decodeList_T_327) @[Lookup.scala 34:39]
    node _decodeList_T_329 = mux(_decodeList_T_47, UInt<5>("h10"), _decodeList_T_328) @[Lookup.scala 34:39]
    node _decodeList_T_330 = mux(_decodeList_T_45, UInt<7>("h5a"), _decodeList_T_329) @[Lookup.scala 34:39]
    node _decodeList_T_331 = mux(_decodeList_T_43, UInt<7>("h58"), _decodeList_T_330) @[Lookup.scala 34:39]
    node _decodeList_T_332 = mux(_decodeList_T_41, UInt<7>("h40"), _decodeList_T_331) @[Lookup.scala 34:39]
    node _decodeList_T_333 = mux(_decodeList_T_39, UInt<7>("h40"), _decodeList_T_332) @[Lookup.scala 34:39]
    node _decodeList_T_334 = mux(_decodeList_T_37, UInt<4>("hd"), _decodeList_T_333) @[Lookup.scala 34:39]
    node _decodeList_T_335 = mux(_decodeList_T_35, UInt<4>("hb"), _decodeList_T_334) @[Lookup.scala 34:39]
    node _decodeList_T_336 = mux(_decodeList_T_33, UInt<3>("h7"), _decodeList_T_335) @[Lookup.scala 34:39]
    node _decodeList_T_337 = mux(_decodeList_T_31, UInt<3>("h6"), _decodeList_T_336) @[Lookup.scala 34:39]
    node _decodeList_T_338 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_337) @[Lookup.scala 34:39]
    node _decodeList_T_339 = mux(_decodeList_T_27, UInt<3>("h4"), _decodeList_T_338) @[Lookup.scala 34:39]
    node _decodeList_T_340 = mux(_decodeList_T_25, UInt<2>("h3"), _decodeList_T_339) @[Lookup.scala 34:39]
    node _decodeList_T_341 = mux(_decodeList_T_23, UInt<2>("h2"), _decodeList_T_340) @[Lookup.scala 34:39]
    node _decodeList_T_342 = mux(_decodeList_T_21, UInt<1>("h1"), _decodeList_T_341) @[Lookup.scala 34:39]
    node _decodeList_T_343 = mux(_decodeList_T_19, UInt<7>("h40"), _decodeList_T_342) @[Lookup.scala 34:39]
    node _decodeList_T_344 = mux(_decodeList_T_17, UInt<4>("hd"), _decodeList_T_343) @[Lookup.scala 34:39]
    node _decodeList_T_345 = mux(_decodeList_T_15, UInt<3>("h7"), _decodeList_T_344) @[Lookup.scala 34:39]
    node _decodeList_T_346 = mux(_decodeList_T_13, UInt<3>("h6"), _decodeList_T_345) @[Lookup.scala 34:39]
    node _decodeList_T_347 = mux(_decodeList_T_11, UInt<3>("h5"), _decodeList_T_346) @[Lookup.scala 34:39]
    node _decodeList_T_348 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_347) @[Lookup.scala 34:39]
    node _decodeList_T_349 = mux(_decodeList_T_7, UInt<2>("h3"), _decodeList_T_348) @[Lookup.scala 34:39]
    node _decodeList_T_350 = mux(_decodeList_T_5, UInt<2>("h2"), _decodeList_T_349) @[Lookup.scala 34:39]
    node _decodeList_T_351 = mux(_decodeList_T_3, UInt<1>("h1"), _decodeList_T_350) @[Lookup.scala 34:39]
    node decodeList_2 = mux(_decodeList_T_1, UInt<7>("h40"), _decodeList_T_351) @[Lookup.scala 34:39]
    node _T = or(hasIntr, io.in.bits_wky.exceptionVec[12]) @[IDU.scala 38:84]
    node _T_1 = or(_T, io.out.bits_wky.cf.exceptionVec[1]) @[IDU.scala 38:127]
    node instrType = mux(_T_1, UInt<1>("h0"), decodeList_0) @[IDU.scala 38:75]
    node _T_2 = or(hasIntr, io.in.bits_wky.exceptionVec[12]) @[IDU.scala 38:84]
    node _T_3 = or(_T_2, io.out.bits_wky.cf.exceptionVec[1]) @[IDU.scala 38:127]
    node fuType = mux(_T_3, UInt<2>("h3"), decodeList_1) @[IDU.scala 38:75]
    node _T_4 = or(hasIntr, io.in.bits_wky.exceptionVec[12]) @[IDU.scala 38:84]
    node _T_5 = or(_T_4, io.out.bits_wky.cf.exceptionVec[1]) @[IDU.scala 38:127]
    node fuOpType = mux(_T_5, UInt<1>("h0"), decodeList_2) @[IDU.scala 38:75]
    node _T_6 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<1>("h0"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>("h4000"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<15>("h6000"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<16>("hc000"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<16>("he000"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.in.bits_wky.instr, UInt<16>("hef83")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<1>("h1"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<1>("h1"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<14>("h2001"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>("h4001"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(io.in.bits_wky.instr, UInt<16>("hef83")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>("h6101"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>("h6001"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(io.in.bits_wky.instr, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<16>("h8001"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(io.in.bits_wky.instr, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<16>("h8401"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(io.in.bits_wky.instr, UInt<16>("hec03")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<16>("h8801"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<16>("h8c01"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<16>("h8c21"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<16>("h8c41"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<16>("h8c61"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<16>("h9c01"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(io.in.bits_wky.instr, UInt<16>("hfc63")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<16>("h9c21"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<16>("ha001"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_49 = eq(UInt<16>("hc001"), _T_48) @[Lookup.scala 31:38]
    node _T_50 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_51 = eq(UInt<16>("he001"), _T_50) @[Lookup.scala 31:38]
    node _T_52 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_53 = eq(UInt<2>("h2"), _T_52) @[Lookup.scala 31:38]
    node _T_54 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>("h4002"), _T_54) @[Lookup.scala 31:38]
    node _T_56 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>("h6002"), _T_56) @[Lookup.scala 31:38]
    node _T_58 = and(io.in.bits_wky.instr, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _T_59 = eq(UInt<16>("h8002"), _T_58) @[Lookup.scala 31:38]
    node _T_60 = and(io.in.bits_wky.instr, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _T_61 = eq(UInt<16>("h8002"), _T_60) @[Lookup.scala 31:38]
    node _T_62 = and(io.in.bits_wky.instr, UInt<16>("hffff")) @[Lookup.scala 31:38]
    node _T_63 = eq(UInt<16>("h9002"), _T_62) @[Lookup.scala 31:38]
    node _T_64 = and(io.in.bits_wky.instr, UInt<16>("hf07f")) @[Lookup.scala 31:38]
    node _T_65 = eq(UInt<16>("h9002"), _T_64) @[Lookup.scala 31:38]
    node _T_66 = and(io.in.bits_wky.instr, UInt<16>("hf003")) @[Lookup.scala 31:38]
    node _T_67 = eq(UInt<16>("h9002"), _T_66) @[Lookup.scala 31:38]
    node _T_68 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_69 = eq(UInt<16>("hc002"), _T_68) @[Lookup.scala 31:38]
    node _T_70 = and(io.in.bits_wky.instr, UInt<16>("he003")) @[Lookup.scala 31:38]
    node _T_71 = eq(UInt<16>("he002"), _T_70) @[Lookup.scala 31:38]
    node _T_72 = mux(_T_71, UInt<2>("h3"), UInt<5>("h10")) @[Lookup.scala 34:39]
    node _T_73 = mux(_T_69, UInt<2>("h2"), _T_72) @[Lookup.scala 34:39]
    node _T_74 = mux(_T_67, UInt<5>("h10"), _T_73) @[Lookup.scala 34:39]
    node _T_75 = mux(_T_65, UInt<5>("h10"), _T_74) @[Lookup.scala 34:39]
    node _T_76 = mux(_T_63, UInt<4>("hf"), _T_75) @[Lookup.scala 34:39]
    node _T_77 = mux(_T_61, UInt<5>("h10"), _T_76) @[Lookup.scala 34:39]
    node _T_78 = mux(_T_59, UInt<5>("h10"), _T_77) @[Lookup.scala 34:39]
    node _T_79 = mux(_T_57, UInt<1>("h1"), _T_78) @[Lookup.scala 34:39]
    node _T_80 = mux(_T_55, UInt<1>("h0"), _T_79) @[Lookup.scala 34:39]
    node _T_81 = mux(_T_53, UInt<4>("ha"), _T_80) @[Lookup.scala 34:39]
    node _T_82 = mux(_T_51, UInt<4>("h9"), _T_81) @[Lookup.scala 34:39]
    node _T_83 = mux(_T_49, UInt<4>("h9"), _T_82) @[Lookup.scala 34:39]
    node _T_84 = mux(_T_47, UInt<4>("h8"), _T_83) @[Lookup.scala 34:39]
    node _T_85 = mux(_T_45, UInt<5>("h10"), _T_84) @[Lookup.scala 34:39]
    node _T_86 = mux(_T_43, UInt<5>("h10"), _T_85) @[Lookup.scala 34:39]
    node _T_87 = mux(_T_41, UInt<5>("h10"), _T_86) @[Lookup.scala 34:39]
    node _T_88 = mux(_T_39, UInt<5>("h10"), _T_87) @[Lookup.scala 34:39]
    node _T_89 = mux(_T_37, UInt<5>("h10"), _T_88) @[Lookup.scala 34:39]
    node _T_90 = mux(_T_35, UInt<5>("h10"), _T_89) @[Lookup.scala 34:39]
    node _T_91 = mux(_T_33, UInt<4>("ha"), _T_90) @[Lookup.scala 34:39]
    node _T_92 = mux(_T_31, UInt<4>("ha"), _T_91) @[Lookup.scala 34:39]
    node _T_93 = mux(_T_29, UInt<4>("ha"), _T_92) @[Lookup.scala 34:39]
    node _T_94 = mux(_T_27, UInt<4>("hb"), _T_93) @[Lookup.scala 34:39]
    node _T_95 = mux(_T_25, UInt<4>("hd"), _T_94) @[Lookup.scala 34:39]
    node _T_96 = mux(_T_23, UInt<4>("ha"), _T_95) @[Lookup.scala 34:39]
    node _T_97 = mux(_T_21, UInt<4>("hc"), _T_96) @[Lookup.scala 34:39]
    node _T_98 = mux(_T_19, UInt<4>("hc"), _T_97) @[Lookup.scala 34:39]
    node _T_99 = mux(_T_17, UInt<5>("h10"), _T_98) @[Lookup.scala 34:39]
    node _T_100 = mux(_T_15, UInt<3>("h5"), _T_99) @[Lookup.scala 34:39]
    node _T_101 = mux(_T_13, UInt<3>("h4"), _T_100) @[Lookup.scala 34:39]
    node _T_102 = mux(_T_11, UInt<3>("h7"), _T_101) @[Lookup.scala 34:39]
    node _T_103 = mux(_T_9, UInt<3>("h6"), _T_102) @[Lookup.scala 34:39]
    node rvcImmType = mux(_T_7, UInt<4>("he"), _T_103) @[Lookup.scala 34:39]
    node _T_104 = mux(_T_71, UInt<4>("h9"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_105 = mux(_T_69, UInt<4>("h9"), _T_104) @[Lookup.scala 34:39]
    node _T_106 = mux(_T_67, UInt<2>("h2"), _T_105) @[Lookup.scala 34:39]
    node _T_107 = mux(_T_65, UInt<3>("h4"), _T_106) @[Lookup.scala 34:39]
    node _T_108 = mux(_T_63, UInt<1>("h0"), _T_107) @[Lookup.scala 34:39]
    node _T_109 = mux(_T_61, UInt<3>("h5"), _T_108) @[Lookup.scala 34:39]
    node _T_110 = mux(_T_59, UInt<3>("h4"), _T_109) @[Lookup.scala 34:39]
    node _T_111 = mux(_T_57, UInt<4>("h9"), _T_110) @[Lookup.scala 34:39]
    node _T_112 = mux(_T_55, UInt<4>("h9"), _T_111) @[Lookup.scala 34:39]
    node _T_113 = mux(_T_53, UInt<2>("h2"), _T_112) @[Lookup.scala 34:39]
    node _T_114 = mux(_T_51, UInt<3>("h6"), _T_113) @[Lookup.scala 34:39]
    node _T_115 = mux(_T_49, UInt<3>("h6"), _T_114) @[Lookup.scala 34:39]
    node _T_116 = mux(_T_47, UInt<1>("h0"), _T_115) @[Lookup.scala 34:39]
    node _T_117 = mux(_T_45, UInt<3>("h6"), _T_116) @[Lookup.scala 34:39]
    node _T_118 = mux(_T_43, UInt<3>("h6"), _T_117) @[Lookup.scala 34:39]
    node _T_119 = mux(_T_41, UInt<3>("h6"), _T_118) @[Lookup.scala 34:39]
    node _T_120 = mux(_T_39, UInt<3>("h6"), _T_119) @[Lookup.scala 34:39]
    node _T_121 = mux(_T_37, UInt<3>("h6"), _T_120) @[Lookup.scala 34:39]
    node _T_122 = mux(_T_35, UInt<3>("h6"), _T_121) @[Lookup.scala 34:39]
    node _T_123 = mux(_T_33, UInt<3>("h6"), _T_122) @[Lookup.scala 34:39]
    node _T_124 = mux(_T_31, UInt<3>("h6"), _T_123) @[Lookup.scala 34:39]
    node _T_125 = mux(_T_29, UInt<3>("h6"), _T_124) @[Lookup.scala 34:39]
    node _T_126 = mux(_T_27, UInt<1>("h0"), _T_125) @[Lookup.scala 34:39]
    node _T_127 = mux(_T_25, UInt<4>("h9"), _T_126) @[Lookup.scala 34:39]
    node _T_128 = mux(_T_23, UInt<1>("h0"), _T_127) @[Lookup.scala 34:39]
    node _T_129 = mux(_T_21, UInt<2>("h2"), _T_128) @[Lookup.scala 34:39]
    node _T_130 = mux(_T_19, UInt<2>("h2"), _T_129) @[Lookup.scala 34:39]
    node _T_131 = mux(_T_17, UInt<1>("h0"), _T_130) @[Lookup.scala 34:39]
    node _T_132 = mux(_T_15, UInt<3>("h6"), _T_131) @[Lookup.scala 34:39]
    node _T_133 = mux(_T_13, UInt<3>("h6"), _T_132) @[Lookup.scala 34:39]
    node _T_134 = mux(_T_11, UInt<3>("h6"), _T_133) @[Lookup.scala 34:39]
    node _T_135 = mux(_T_9, UInt<3>("h6"), _T_134) @[Lookup.scala 34:39]
    node rvcSrc1Type = mux(_T_7, UInt<4>("h9"), _T_135) @[Lookup.scala 34:39]
    node _T_136 = mux(_T_71, UInt<3>("h5"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_137 = mux(_T_69, UInt<3>("h5"), _T_136) @[Lookup.scala 34:39]
    node _T_138 = mux(_T_67, UInt<3>("h5"), _T_137) @[Lookup.scala 34:39]
    node _T_139 = mux(_T_65, UInt<1>("h0"), _T_138) @[Lookup.scala 34:39]
    node _T_140 = mux(_T_63, UInt<1>("h0"), _T_139) @[Lookup.scala 34:39]
    node _T_141 = mux(_T_61, UInt<1>("h0"), _T_140) @[Lookup.scala 34:39]
    node _T_142 = mux(_T_59, UInt<1>("h0"), _T_141) @[Lookup.scala 34:39]
    node _T_143 = mux(_T_57, UInt<1>("h0"), _T_142) @[Lookup.scala 34:39]
    node _T_144 = mux(_T_55, UInt<1>("h0"), _T_143) @[Lookup.scala 34:39]
    node _T_145 = mux(_T_53, UInt<1>("h0"), _T_144) @[Lookup.scala 34:39]
    node _T_146 = mux(_T_51, UInt<1>("h0"), _T_145) @[Lookup.scala 34:39]
    node _T_147 = mux(_T_49, UInt<1>("h0"), _T_146) @[Lookup.scala 34:39]
    node _T_148 = mux(_T_47, UInt<1>("h0"), _T_147) @[Lookup.scala 34:39]
    node _T_149 = mux(_T_45, UInt<3>("h7"), _T_148) @[Lookup.scala 34:39]
    node _T_150 = mux(_T_43, UInt<3>("h7"), _T_149) @[Lookup.scala 34:39]
    node _T_151 = mux(_T_41, UInt<3>("h7"), _T_150) @[Lookup.scala 34:39]
    node _T_152 = mux(_T_39, UInt<3>("h7"), _T_151) @[Lookup.scala 34:39]
    node _T_153 = mux(_T_37, UInt<3>("h7"), _T_152) @[Lookup.scala 34:39]
    node _T_154 = mux(_T_35, UInt<3>("h7"), _T_153) @[Lookup.scala 34:39]
    node _T_155 = mux(_T_33, UInt<1>("h0"), _T_154) @[Lookup.scala 34:39]
    node _T_156 = mux(_T_31, UInt<1>("h0"), _T_155) @[Lookup.scala 34:39]
    node _T_157 = mux(_T_29, UInt<1>("h0"), _T_156) @[Lookup.scala 34:39]
    node _T_158 = mux(_T_27, UInt<1>("h0"), _T_157) @[Lookup.scala 34:39]
    node _T_159 = mux(_T_25, UInt<1>("h0"), _T_158) @[Lookup.scala 34:39]
    node _T_160 = mux(_T_23, UInt<1>("h0"), _T_159) @[Lookup.scala 34:39]
    node _T_161 = mux(_T_21, UInt<1>("h0"), _T_160) @[Lookup.scala 34:39]
    node _T_162 = mux(_T_19, UInt<1>("h0"), _T_161) @[Lookup.scala 34:39]
    node _T_163 = mux(_T_17, UInt<1>("h0"), _T_162) @[Lookup.scala 34:39]
    node _T_164 = mux(_T_15, UInt<3>("h7"), _T_163) @[Lookup.scala 34:39]
    node _T_165 = mux(_T_13, UInt<3>("h7"), _T_164) @[Lookup.scala 34:39]
    node _T_166 = mux(_T_11, UInt<1>("h0"), _T_165) @[Lookup.scala 34:39]
    node _T_167 = mux(_T_9, UInt<1>("h0"), _T_166) @[Lookup.scala 34:39]
    node rvcSrc2Type = mux(_T_7, UInt<1>("h0"), _T_167) @[Lookup.scala 34:39]
    node _T_168 = mux(_T_71, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_169 = mux(_T_69, UInt<1>("h0"), _T_168) @[Lookup.scala 34:39]
    node _T_170 = mux(_T_67, UInt<2>("h2"), _T_169) @[Lookup.scala 34:39]
    node _T_171 = mux(_T_65, UInt<4>("h8"), _T_170) @[Lookup.scala 34:39]
    node _T_172 = mux(_T_63, UInt<1>("h0"), _T_171) @[Lookup.scala 34:39]
    node _T_173 = mux(_T_61, UInt<2>("h2"), _T_172) @[Lookup.scala 34:39]
    node _T_174 = mux(_T_59, UInt<1>("h0"), _T_173) @[Lookup.scala 34:39]
    node _T_175 = mux(_T_57, UInt<2>("h2"), _T_174) @[Lookup.scala 34:39]
    node _T_176 = mux(_T_55, UInt<2>("h2"), _T_175) @[Lookup.scala 34:39]
    node _T_177 = mux(_T_53, UInt<2>("h2"), _T_176) @[Lookup.scala 34:39]
    node _T_178 = mux(_T_51, UInt<1>("h0"), _T_177) @[Lookup.scala 34:39]
    node _T_179 = mux(_T_49, UInt<1>("h0"), _T_178) @[Lookup.scala 34:39]
    node _T_180 = mux(_T_47, UInt<1>("h0"), _T_179) @[Lookup.scala 34:39]
    node _T_181 = mux(_T_45, UInt<3>("h6"), _T_180) @[Lookup.scala 34:39]
    node _T_182 = mux(_T_43, UInt<3>("h6"), _T_181) @[Lookup.scala 34:39]
    node _T_183 = mux(_T_41, UInt<3>("h6"), _T_182) @[Lookup.scala 34:39]
    node _T_184 = mux(_T_39, UInt<3>("h6"), _T_183) @[Lookup.scala 34:39]
    node _T_185 = mux(_T_37, UInt<3>("h6"), _T_184) @[Lookup.scala 34:39]
    node _T_186 = mux(_T_35, UInt<3>("h6"), _T_185) @[Lookup.scala 34:39]
    node _T_187 = mux(_T_33, UInt<3>("h6"), _T_186) @[Lookup.scala 34:39]
    node _T_188 = mux(_T_31, UInt<3>("h6"), _T_187) @[Lookup.scala 34:39]
    node _T_189 = mux(_T_29, UInt<3>("h6"), _T_188) @[Lookup.scala 34:39]
    node _T_190 = mux(_T_27, UInt<2>("h2"), _T_189) @[Lookup.scala 34:39]
    node _T_191 = mux(_T_25, UInt<4>("h9"), _T_190) @[Lookup.scala 34:39]
    node _T_192 = mux(_T_23, UInt<2>("h2"), _T_191) @[Lookup.scala 34:39]
    node _T_193 = mux(_T_21, UInt<2>("h2"), _T_192) @[Lookup.scala 34:39]
    node _T_194 = mux(_T_19, UInt<2>("h2"), _T_193) @[Lookup.scala 34:39]
    node _T_195 = mux(_T_17, UInt<1>("h0"), _T_194) @[Lookup.scala 34:39]
    node _T_196 = mux(_T_15, UInt<1>("h0"), _T_195) @[Lookup.scala 34:39]
    node _T_197 = mux(_T_13, UInt<1>("h0"), _T_196) @[Lookup.scala 34:39]
    node _T_198 = mux(_T_11, UInt<3>("h7"), _T_197) @[Lookup.scala 34:39]
    node _T_199 = mux(_T_9, UInt<3>("h7"), _T_198) @[Lookup.scala 34:39]
    node rvcDestType = mux(_T_7, UInt<3>("h7"), _T_199) @[Lookup.scala 34:39]
    io.out.bits_wky.data.imm is invalid @[IDU.scala 44:15]
    io.out.bits_wky.data.src2 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.data.src1 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isBlocked is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.noSpecExec is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isSrc2Forward is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isSrc1Forward is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.isNutCoreTrap is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfDest is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfWen is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfSrc2 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.rfSrc1 is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.fuOpType is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.fuType is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.src2Type is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.src1Type is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.isBranch is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.runahead_checkpoint_id is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.crossPageIPFFix is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.isRVC is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.brIdx is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[0] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[1] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[2] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[3] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[4] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[5] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[6] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[7] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[8] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[9] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[10] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.intrVec[11] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[0] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[1] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[2] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[3] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[4] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[5] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[6] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[7] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[8] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[9] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[10] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[11] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[12] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[13] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[14] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.exceptionVec[15] is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.redirect.valid is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.redirect.rtype is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.redirect.target is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.pnpc is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.pc is invalid @[IDU.scala 44:15]
    io.out.bits_wky.cf.instr is invalid @[IDU.scala 44:15]
    io.out.bits_wky.ctrl.fuType <= fuType @[IDU.scala 46:27]
    io.out.bits_wky.ctrl.fuOpType <= fuOpType @[IDU.scala 47:29]
    node _src1Type_T = eq(UInt<3>("h4"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_1 = eq(UInt<3>("h5"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_2 = eq(UInt<2>("h2"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_3 = eq(UInt<4>("hf"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_4 = eq(UInt<1>("h1"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_5 = eq(UInt<3>("h6"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_6 = eq(UInt<3>("h7"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_7 = eq(UInt<1>("h0"), instrType) @[LookupTree.scala 24:34]
    node _src1Type_T_8 = mux(_src1Type_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_9 = mux(_src1Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_10 = mux(_src1Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_11 = mux(_src1Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_12 = mux(_src1Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_13 = mux(_src1Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_14 = mux(_src1Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_15 = mux(_src1Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src1Type_T_16 = or(_src1Type_T_8, _src1Type_T_9) @[Mux.scala 27:73]
    node _src1Type_T_17 = or(_src1Type_T_16, _src1Type_T_10) @[Mux.scala 27:73]
    node _src1Type_T_18 = or(_src1Type_T_17, _src1Type_T_11) @[Mux.scala 27:73]
    node _src1Type_T_19 = or(_src1Type_T_18, _src1Type_T_12) @[Mux.scala 27:73]
    node _src1Type_T_20 = or(_src1Type_T_19, _src1Type_T_13) @[Mux.scala 27:73]
    node _src1Type_T_21 = or(_src1Type_T_20, _src1Type_T_14) @[Mux.scala 27:73]
    node _src1Type_T_22 = or(_src1Type_T_21, _src1Type_T_15) @[Mux.scala 27:73]
    wire src1Type : UInt<1> @[Mux.scala 27:73]
    src1Type <= _src1Type_T_22 @[Mux.scala 27:73]
    node _src2Type_T = eq(UInt<3>("h4"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_1 = eq(UInt<3>("h5"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_2 = eq(UInt<2>("h2"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_3 = eq(UInt<4>("hf"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_4 = eq(UInt<1>("h1"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_5 = eq(UInt<3>("h6"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_6 = eq(UInt<3>("h7"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_7 = eq(UInt<1>("h0"), instrType) @[LookupTree.scala 24:34]
    node _src2Type_T_8 = mux(_src2Type_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_9 = mux(_src2Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_10 = mux(_src2Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_11 = mux(_src2Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_12 = mux(_src2Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_13 = mux(_src2Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_14 = mux(_src2Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_15 = mux(_src2Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _src2Type_T_16 = or(_src2Type_T_8, _src2Type_T_9) @[Mux.scala 27:73]
    node _src2Type_T_17 = or(_src2Type_T_16, _src2Type_T_10) @[Mux.scala 27:73]
    node _src2Type_T_18 = or(_src2Type_T_17, _src2Type_T_11) @[Mux.scala 27:73]
    node _src2Type_T_19 = or(_src2Type_T_18, _src2Type_T_12) @[Mux.scala 27:73]
    node _src2Type_T_20 = or(_src2Type_T_19, _src2Type_T_13) @[Mux.scala 27:73]
    node _src2Type_T_21 = or(_src2Type_T_20, _src2Type_T_14) @[Mux.scala 27:73]
    node _src2Type_T_22 = or(_src2Type_T_21, _src2Type_T_15) @[Mux.scala 27:73]
    wire src2Type : UInt<1> @[Mux.scala 27:73]
    src2Type <= _src2Type_T_22 @[Mux.scala 27:73]
    node rs = bits(io.in.bits_wky.instr, 19, 15) @[IDU.scala 62:28]
    node rt = bits(io.in.bits_wky.instr, 24, 20) @[IDU.scala 62:43]
    node rd = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 62:58]
    node rs1 = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 64:24]
    node rs2 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 65:24]
    node _rs1p_T = bits(io.in.bits_wky.instr, 9, 7) @[IDU.scala 66:35]
    node _rs1p_T_1 = eq(UInt<1>("h0"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_2 = eq(UInt<1>("h1"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_3 = eq(UInt<2>("h2"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_4 = eq(UInt<2>("h3"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_5 = eq(UInt<3>("h4"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_6 = eq(UInt<3>("h5"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_7 = eq(UInt<3>("h6"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_8 = eq(UInt<3>("h7"), _rs1p_T) @[LookupTree.scala 24:34]
    node _rs1p_T_9 = mux(_rs1p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_10 = mux(_rs1p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_11 = mux(_rs1p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_12 = mux(_rs1p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_13 = mux(_rs1p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_14 = mux(_rs1p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_15 = mux(_rs1p_T_7, UInt<4>("he"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_16 = mux(_rs1p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs1p_T_17 = or(_rs1p_T_9, _rs1p_T_10) @[Mux.scala 27:73]
    node _rs1p_T_18 = or(_rs1p_T_17, _rs1p_T_11) @[Mux.scala 27:73]
    node _rs1p_T_19 = or(_rs1p_T_18, _rs1p_T_12) @[Mux.scala 27:73]
    node _rs1p_T_20 = or(_rs1p_T_19, _rs1p_T_13) @[Mux.scala 27:73]
    node _rs1p_T_21 = or(_rs1p_T_20, _rs1p_T_14) @[Mux.scala 27:73]
    node _rs1p_T_22 = or(_rs1p_T_21, _rs1p_T_15) @[Mux.scala 27:73]
    node _rs1p_T_23 = or(_rs1p_T_22, _rs1p_T_16) @[Mux.scala 27:73]
    wire rs1p : UInt<4> @[Mux.scala 27:73]
    rs1p <= _rs1p_T_23 @[Mux.scala 27:73]
    node _rs2p_T = bits(io.in.bits_wky.instr, 4, 2) @[IDU.scala 67:35]
    node _rs2p_T_1 = eq(UInt<1>("h0"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_2 = eq(UInt<1>("h1"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_3 = eq(UInt<2>("h2"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_4 = eq(UInt<2>("h3"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_5 = eq(UInt<3>("h4"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_6 = eq(UInt<3>("h5"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_7 = eq(UInt<3>("h6"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_8 = eq(UInt<3>("h7"), _rs2p_T) @[LookupTree.scala 24:34]
    node _rs2p_T_9 = mux(_rs2p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_10 = mux(_rs2p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_11 = mux(_rs2p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_12 = mux(_rs2p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_13 = mux(_rs2p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_14 = mux(_rs2p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_15 = mux(_rs2p_T_7, UInt<4>("he"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_16 = mux(_rs2p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rs2p_T_17 = or(_rs2p_T_9, _rs2p_T_10) @[Mux.scala 27:73]
    node _rs2p_T_18 = or(_rs2p_T_17, _rs2p_T_11) @[Mux.scala 27:73]
    node _rs2p_T_19 = or(_rs2p_T_18, _rs2p_T_12) @[Mux.scala 27:73]
    node _rs2p_T_20 = or(_rs2p_T_19, _rs2p_T_13) @[Mux.scala 27:73]
    node _rs2p_T_21 = or(_rs2p_T_20, _rs2p_T_14) @[Mux.scala 27:73]
    node _rs2p_T_22 = or(_rs2p_T_21, _rs2p_T_15) @[Mux.scala 27:73]
    node _rs2p_T_23 = or(_rs2p_T_22, _rs2p_T_16) @[Mux.scala 27:73]
    wire rs2p : UInt<4> @[Mux.scala 27:73]
    rs2p <= _rs2p_T_23 @[Mux.scala 27:73]
    node _rvc_shamt_T = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 68:28]
    node _rvc_shamt_T_1 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 68:38]
    node rvc_shamt = cat(_rvc_shamt_T, _rvc_shamt_T_1) @[Cat.scala 33:92]
    node _rvc_src1_T = eq(UInt<1>("h0"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_1 = eq(UInt<2>("h3"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_2 = eq(UInt<1>("h1"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_3 = eq(UInt<2>("h2"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_4 = eq(UInt<3>("h4"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_5 = eq(UInt<3>("h5"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_6 = eq(UInt<3>("h6"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_7 = eq(UInt<3>("h7"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_8 = eq(UInt<4>("h8"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_9 = eq(UInt<4>("h9"), rvcSrc1Type) @[LookupTree.scala 24:34]
    node _rvc_src1_T_10 = mux(_rvc_src1_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_11 = mux(_rvc_src1_T_1, rs, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_12 = mux(_rvc_src1_T_2, rt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_13 = mux(_rvc_src1_T_3, rd, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_14 = mux(_rvc_src1_T_4, rs1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_15 = mux(_rvc_src1_T_5, rs2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_16 = mux(_rvc_src1_T_6, rs1p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_17 = mux(_rvc_src1_T_7, rs2p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_18 = mux(_rvc_src1_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_19 = mux(_rvc_src1_T_9, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src1_T_20 = or(_rvc_src1_T_10, _rvc_src1_T_11) @[Mux.scala 27:73]
    node _rvc_src1_T_21 = or(_rvc_src1_T_20, _rvc_src1_T_12) @[Mux.scala 27:73]
    node _rvc_src1_T_22 = or(_rvc_src1_T_21, _rvc_src1_T_13) @[Mux.scala 27:73]
    node _rvc_src1_T_23 = or(_rvc_src1_T_22, _rvc_src1_T_14) @[Mux.scala 27:73]
    node _rvc_src1_T_24 = or(_rvc_src1_T_23, _rvc_src1_T_15) @[Mux.scala 27:73]
    node _rvc_src1_T_25 = or(_rvc_src1_T_24, _rvc_src1_T_16) @[Mux.scala 27:73]
    node _rvc_src1_T_26 = or(_rvc_src1_T_25, _rvc_src1_T_17) @[Mux.scala 27:73]
    node _rvc_src1_T_27 = or(_rvc_src1_T_26, _rvc_src1_T_18) @[Mux.scala 27:73]
    node _rvc_src1_T_28 = or(_rvc_src1_T_27, _rvc_src1_T_19) @[Mux.scala 27:73]
    wire rvc_src1 : UInt<5> @[Mux.scala 27:73]
    rvc_src1 <= _rvc_src1_T_28 @[Mux.scala 27:73]
    node _rvc_src2_T = eq(UInt<1>("h0"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_1 = eq(UInt<2>("h3"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_2 = eq(UInt<1>("h1"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_3 = eq(UInt<2>("h2"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_4 = eq(UInt<3>("h4"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_5 = eq(UInt<3>("h5"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_6 = eq(UInt<3>("h6"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_7 = eq(UInt<3>("h7"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_8 = eq(UInt<4>("h8"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_9 = eq(UInt<4>("h9"), rvcSrc2Type) @[LookupTree.scala 24:34]
    node _rvc_src2_T_10 = mux(_rvc_src2_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_11 = mux(_rvc_src2_T_1, rs, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_12 = mux(_rvc_src2_T_2, rt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_13 = mux(_rvc_src2_T_3, rd, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_14 = mux(_rvc_src2_T_4, rs1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_15 = mux(_rvc_src2_T_5, rs2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_16 = mux(_rvc_src2_T_6, rs1p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_17 = mux(_rvc_src2_T_7, rs2p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_18 = mux(_rvc_src2_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_19 = mux(_rvc_src2_T_9, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_src2_T_20 = or(_rvc_src2_T_10, _rvc_src2_T_11) @[Mux.scala 27:73]
    node _rvc_src2_T_21 = or(_rvc_src2_T_20, _rvc_src2_T_12) @[Mux.scala 27:73]
    node _rvc_src2_T_22 = or(_rvc_src2_T_21, _rvc_src2_T_13) @[Mux.scala 27:73]
    node _rvc_src2_T_23 = or(_rvc_src2_T_22, _rvc_src2_T_14) @[Mux.scala 27:73]
    node _rvc_src2_T_24 = or(_rvc_src2_T_23, _rvc_src2_T_15) @[Mux.scala 27:73]
    node _rvc_src2_T_25 = or(_rvc_src2_T_24, _rvc_src2_T_16) @[Mux.scala 27:73]
    node _rvc_src2_T_26 = or(_rvc_src2_T_25, _rvc_src2_T_17) @[Mux.scala 27:73]
    node _rvc_src2_T_27 = or(_rvc_src2_T_26, _rvc_src2_T_18) @[Mux.scala 27:73]
    node _rvc_src2_T_28 = or(_rvc_src2_T_27, _rvc_src2_T_19) @[Mux.scala 27:73]
    wire rvc_src2 : UInt<5> @[Mux.scala 27:73]
    rvc_src2 <= _rvc_src2_T_28 @[Mux.scala 27:73]
    node _rvc_dest_T = eq(UInt<1>("h0"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_1 = eq(UInt<2>("h3"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_2 = eq(UInt<1>("h1"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_3 = eq(UInt<2>("h2"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_4 = eq(UInt<3>("h4"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_5 = eq(UInt<3>("h5"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_6 = eq(UInt<3>("h6"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_7 = eq(UInt<3>("h7"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_8 = eq(UInt<4>("h8"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_9 = eq(UInt<4>("h9"), rvcDestType) @[LookupTree.scala 24:34]
    node _rvc_dest_T_10 = mux(_rvc_dest_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_11 = mux(_rvc_dest_T_1, rs, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_12 = mux(_rvc_dest_T_2, rt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_13 = mux(_rvc_dest_T_3, rd, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_14 = mux(_rvc_dest_T_4, rs1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_15 = mux(_rvc_dest_T_5, rs2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_16 = mux(_rvc_dest_T_6, rs1p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_17 = mux(_rvc_dest_T_7, rs2p, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_18 = mux(_rvc_dest_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_19 = mux(_rvc_dest_T_9, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _rvc_dest_T_20 = or(_rvc_dest_T_10, _rvc_dest_T_11) @[Mux.scala 27:73]
    node _rvc_dest_T_21 = or(_rvc_dest_T_20, _rvc_dest_T_12) @[Mux.scala 27:73]
    node _rvc_dest_T_22 = or(_rvc_dest_T_21, _rvc_dest_T_13) @[Mux.scala 27:73]
    node _rvc_dest_T_23 = or(_rvc_dest_T_22, _rvc_dest_T_14) @[Mux.scala 27:73]
    node _rvc_dest_T_24 = or(_rvc_dest_T_23, _rvc_dest_T_15) @[Mux.scala 27:73]
    node _rvc_dest_T_25 = or(_rvc_dest_T_24, _rvc_dest_T_16) @[Mux.scala 27:73]
    node _rvc_dest_T_26 = or(_rvc_dest_T_25, _rvc_dest_T_17) @[Mux.scala 27:73]
    node _rvc_dest_T_27 = or(_rvc_dest_T_26, _rvc_dest_T_18) @[Mux.scala 27:73]
    node _rvc_dest_T_28 = or(_rvc_dest_T_27, _rvc_dest_T_19) @[Mux.scala 27:73]
    wire rvc_dest : UInt<5> @[Mux.scala 27:73]
    rvc_dest <= _rvc_dest_T_28 @[Mux.scala 27:73]
    node rfSrc1 = mux(UInt<1>("h0"), rvc_src1, rs) @[IDU.scala 89:19]
    node rfSrc2 = mux(UInt<1>("h0"), rvc_src2, rt) @[IDU.scala 90:19]
    node rfDest = mux(UInt<1>("h0"), rvc_dest, rd) @[IDU.scala 91:19]
    node _io_out_bits_ctrl_rfSrc1_T = eq(src1Type, UInt<1>("h1")) @[IDU.scala 94:43]
    node _io_out_bits_ctrl_rfSrc1_T_1 = mux(_io_out_bits_ctrl_rfSrc1_T, UInt<1>("h0"), rfSrc1) @[IDU.scala 94:33]
    io.out.bits_wky.ctrl.rfSrc1 <= _io_out_bits_ctrl_rfSrc1_T_1 @[IDU.scala 94:27]
    node _io_out_bits_ctrl_rfSrc2_T = eq(src2Type, UInt<1>("h0")) @[IDU.scala 95:43]
    node _io_out_bits_ctrl_rfSrc2_T_1 = mux(_io_out_bits_ctrl_rfSrc2_T, rfSrc2, UInt<1>("h0")) @[IDU.scala 95:33]
    io.out.bits_wky.ctrl.rfSrc2 <= _io_out_bits_ctrl_rfSrc2_T_1 @[IDU.scala 95:27]
    node _io_out_bits_ctrl_rfWen_T = bits(instrType, 2, 2) @[Decode.scala 33:50]
    io.out.bits_wky.ctrl.rfWen <= _io_out_bits_ctrl_rfWen_T @[IDU.scala 96:27]
    node _io_out_bits_ctrl_rfDest_T = bits(instrType, 2, 2) @[Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T_1 = mux(_io_out_bits_ctrl_rfDest_T, rfDest, UInt<1>("h0")) @[IDU.scala 97:33]
    io.out.bits_wky.ctrl.rfDest <= _io_out_bits_ctrl_rfDest_T_1 @[IDU.scala 97:27]
    io.out.bits_wky.data.imm is invalid @[IDU.scala 99:20]
    io.out.bits_wky.data.src2 is invalid @[IDU.scala 99:20]
    io.out.bits_wky.data.src1 is invalid @[IDU.scala 99:20]
    node _imm_T = bits(io.in.bits_wky.instr, 31, 20) @[IDU.scala 101:29]
    node imm_signBit = bits(_imm_T, 11, 11) @[BitUtils.scala 39:20]
    node _imm_T_1 = bits(imm_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_2 = mux(_imm_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_3 = cat(_imm_T_2, _imm_T) @[Cat.scala 33:92]
    node _imm_T_4 = bits(io.in.bits_wky.instr, 31, 25) @[IDU.scala 102:33]
    node _imm_T_5 = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 102:48]
    node _imm_T_6 = cat(_imm_T_4, _imm_T_5) @[Cat.scala 33:92]
    node imm_signBit_1 = bits(_imm_T_6, 11, 11) @[BitUtils.scala 39:20]
    node _imm_T_7 = bits(imm_signBit_1, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_8 = mux(_imm_T_7, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_9 = cat(_imm_T_8, _imm_T_6) @[Cat.scala 33:92]
    node _imm_T_10 = bits(io.in.bits_wky.instr, 31, 25) @[IDU.scala 103:33]
    node _imm_T_11 = bits(io.in.bits_wky.instr, 11, 7) @[IDU.scala 103:48]
    node _imm_T_12 = cat(_imm_T_10, _imm_T_11) @[Cat.scala 33:92]
    node imm_signBit_2 = bits(_imm_T_12, 11, 11) @[BitUtils.scala 39:20]
    node _imm_T_13 = bits(imm_signBit_2, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_14 = mux(_imm_T_13, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_15 = cat(_imm_T_14, _imm_T_12) @[Cat.scala 33:92]
    node _imm_T_16 = bits(io.in.bits_wky.instr, 31, 31) @[IDU.scala 104:33]
    node _imm_T_17 = bits(io.in.bits_wky.instr, 7, 7) @[IDU.scala 104:44]
    node _imm_T_18 = bits(io.in.bits_wky.instr, 30, 25) @[IDU.scala 104:54]
    node _imm_T_19 = bits(io.in.bits_wky.instr, 11, 8) @[IDU.scala 104:69]
    node imm_lo = cat(_imm_T_19, UInt<1>("h0")) @[Cat.scala 33:92]
    node imm_hi_hi = cat(_imm_T_16, _imm_T_17) @[Cat.scala 33:92]
    node imm_hi = cat(imm_hi_hi, _imm_T_18) @[Cat.scala 33:92]
    node _imm_T_20 = cat(imm_hi, imm_lo) @[Cat.scala 33:92]
    node imm_signBit_3 = bits(_imm_T_20, 12, 12) @[BitUtils.scala 39:20]
    node _imm_T_21 = bits(imm_signBit_3, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_22 = mux(_imm_T_21, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_23 = cat(_imm_T_22, _imm_T_20) @[Cat.scala 33:92]
    node _imm_T_24 = bits(io.in.bits_wky.instr, 31, 12) @[IDU.scala 105:33]
    node _imm_T_25 = cat(_imm_T_24, UInt<12>("h0")) @[Cat.scala 33:92]
    node imm_signBit_4 = bits(_imm_T_25, 31, 31) @[BitUtils.scala 39:20]
    node _imm_T_26 = bits(_imm_T_25, 31, 0) @[BitUtils.scala 40:23]
    node _imm_T_27 = bits(io.in.bits_wky.instr, 31, 31) @[IDU.scala 106:33]
    node _imm_T_28 = bits(io.in.bits_wky.instr, 19, 12) @[IDU.scala 106:44]
    node _imm_T_29 = bits(io.in.bits_wky.instr, 20, 20) @[IDU.scala 106:59]
    node _imm_T_30 = bits(io.in.bits_wky.instr, 30, 21) @[IDU.scala 106:70]
    node imm_lo_1 = cat(_imm_T_30, UInt<1>("h0")) @[Cat.scala 33:92]
    node imm_hi_hi_1 = cat(_imm_T_27, _imm_T_28) @[Cat.scala 33:92]
    node imm_hi_1 = cat(imm_hi_hi_1, _imm_T_29) @[Cat.scala 33:92]
    node _imm_T_31 = cat(imm_hi_1, imm_lo_1) @[Cat.scala 33:92]
    node imm_signBit_5 = bits(_imm_T_31, 20, 20) @[BitUtils.scala 39:20]
    node _imm_T_32 = bits(imm_signBit_5, 0, 0) @[Bitwise.scala 77:15]
    node _imm_T_33 = mux(_imm_T_32, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 77:12]
    node _imm_T_34 = cat(_imm_T_33, _imm_T_31) @[Cat.scala 33:92]
    node _imm_T_35 = eq(UInt<3>("h4"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_36 = eq(UInt<2>("h2"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_37 = eq(UInt<4>("hf"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_38 = eq(UInt<1>("h1"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_39 = eq(UInt<3>("h6"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_40 = eq(UInt<3>("h7"), instrType) @[LookupTree.scala 24:34]
    node _imm_T_41 = mux(_imm_T_35, _imm_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_42 = mux(_imm_T_36, _imm_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_43 = mux(_imm_T_37, _imm_T_15, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_44 = mux(_imm_T_38, _imm_T_23, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_45 = mux(_imm_T_39, _imm_T_26, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_46 = mux(_imm_T_40, _imm_T_34, UInt<1>("h0")) @[Mux.scala 27:73]
    node _imm_T_47 = or(_imm_T_41, _imm_T_42) @[Mux.scala 27:73]
    node _imm_T_48 = or(_imm_T_47, _imm_T_43) @[Mux.scala 27:73]
    node _imm_T_49 = or(_imm_T_48, _imm_T_44) @[Mux.scala 27:73]
    node _imm_T_50 = or(_imm_T_49, _imm_T_45) @[Mux.scala 27:73]
    node _imm_T_51 = or(_imm_T_50, _imm_T_46) @[Mux.scala 27:73]
    wire imm : UInt<32> @[Mux.scala 27:73]
    imm <= _imm_T_51 @[Mux.scala 27:73]
    node _immrvc_T = bits(io.in.bits_wky.instr, 3, 2) @[IDU.scala 111:43]
    node _immrvc_T_1 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 111:55]
    node _immrvc_T_2 = bits(io.in.bits_wky.instr, 6, 4) @[IDU.scala 111:66]
    node immrvc_lo = cat(_immrvc_T_2, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi = cat(_immrvc_T, _immrvc_T_1) @[Cat.scala 33:92]
    node _immrvc_T_3 = cat(immrvc_hi, immrvc_lo) @[Cat.scala 33:92]
    node _immrvc_T_4 = cat(UInt<24>("h0"), _immrvc_T_3) @[Cat.scala 33:92]
    node _immrvc_T_5 = bits(io.in.bits_wky.instr, 4, 2) @[IDU.scala 112:43]
    node _immrvc_T_6 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 112:55]
    node _immrvc_T_7 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 112:66]
    node immrvc_lo_1 = cat(_immrvc_T_7, UInt<3>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_1 = cat(_immrvc_T_5, _immrvc_T_6) @[Cat.scala 33:92]
    node _immrvc_T_8 = cat(immrvc_hi_1, immrvc_lo_1) @[Cat.scala 33:92]
    node _immrvc_T_9 = cat(UInt<23>("h0"), _immrvc_T_8) @[Cat.scala 33:92]
    node _immrvc_T_10 = bits(io.in.bits_wky.instr, 8, 7) @[IDU.scala 113:43]
    node _immrvc_T_11 = bits(io.in.bits_wky.instr, 12, 9) @[IDU.scala 113:55]
    node immrvc_hi_2 = cat(_immrvc_T_10, _immrvc_T_11) @[Cat.scala 33:92]
    node _immrvc_T_12 = cat(immrvc_hi_2, UInt<2>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_13 = cat(UInt<24>("h0"), _immrvc_T_12) @[Cat.scala 33:92]
    node _immrvc_T_14 = bits(io.in.bits_wky.instr, 9, 7) @[IDU.scala 114:43]
    node _immrvc_T_15 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 114:55]
    node immrvc_hi_3 = cat(_immrvc_T_14, _immrvc_T_15) @[Cat.scala 33:92]
    node _immrvc_T_16 = cat(immrvc_hi_3, UInt<3>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_17 = cat(UInt<23>("h0"), _immrvc_T_16) @[Cat.scala 33:92]
    node _immrvc_T_18 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 115:43]
    node _immrvc_T_19 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 115:53]
    node _immrvc_T_20 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 115:67]
    node immrvc_lo_2 = cat(_immrvc_T_20, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_4 = cat(_immrvc_T_18, _immrvc_T_19) @[Cat.scala 33:92]
    node _immrvc_T_21 = cat(immrvc_hi_4, immrvc_lo_2) @[Cat.scala 33:92]
    node _immrvc_T_22 = cat(UInt<25>("h0"), _immrvc_T_21) @[Cat.scala 33:92]
    node _immrvc_T_23 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 116:43]
    node _immrvc_T_24 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 116:55]
    node immrvc_hi_5 = cat(_immrvc_T_23, _immrvc_T_24) @[Cat.scala 33:92]
    node _immrvc_T_25 = cat(immrvc_hi_5, UInt<3>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_26 = cat(UInt<24>("h0"), _immrvc_T_25) @[Cat.scala 33:92]
    node _immrvc_T_27 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 117:43]
    node _immrvc_T_28 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 117:53]
    node _immrvc_T_29 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 117:67]
    node immrvc_lo_3 = cat(_immrvc_T_29, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_6 = cat(_immrvc_T_27, _immrvc_T_28) @[Cat.scala 33:92]
    node _immrvc_T_30 = cat(immrvc_hi_6, immrvc_lo_3) @[Cat.scala 33:92]
    node _immrvc_T_31 = cat(UInt<25>("h0"), _immrvc_T_30) @[Cat.scala 33:92]
    node _immrvc_T_32 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 118:43]
    node _immrvc_T_33 = bits(io.in.bits_wky.instr, 12, 10) @[IDU.scala 118:55]
    node immrvc_hi_7 = cat(_immrvc_T_32, _immrvc_T_33) @[Cat.scala 33:92]
    node _immrvc_T_34 = cat(immrvc_hi_7, UInt<3>("h0")) @[Cat.scala 33:92]
    node _immrvc_T_35 = cat(UInt<24>("h0"), _immrvc_T_34) @[Cat.scala 33:92]
    node _immrvc_T_36 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 119:43]
    node _immrvc_T_37 = bits(io.in.bits_wky.instr, 8, 8) @[IDU.scala 119:54]
    node _immrvc_T_38 = bits(io.in.bits_wky.instr, 10, 9) @[IDU.scala 119:64]
    node _immrvc_T_39 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 119:77]
    node _immrvc_T_40 = bits(io.in.bits_wky.instr, 7, 7) @[IDU.scala 119:87]
    node _immrvc_T_41 = bits(io.in.bits_wky.instr, 2, 2) @[IDU.scala 119:97]
    node _immrvc_T_42 = bits(io.in.bits_wky.instr, 11, 11) @[IDU.scala 119:107]
    node _immrvc_T_43 = bits(io.in.bits_wky.instr, 5, 3) @[IDU.scala 119:118]
    node immrvc_lo_lo = cat(_immrvc_T_43, UInt<1>("h0")) @[Cat.scala 33:92]
    node immrvc_lo_hi = cat(_immrvc_T_41, _immrvc_T_42) @[Cat.scala 33:92]
    node immrvc_lo_4 = cat(immrvc_lo_hi, immrvc_lo_lo) @[Cat.scala 33:92]
    node immrvc_hi_lo = cat(_immrvc_T_39, _immrvc_T_40) @[Cat.scala 33:92]
    node immrvc_hi_hi_hi = cat(_immrvc_T_36, _immrvc_T_37) @[Cat.scala 33:92]
    node immrvc_hi_hi = cat(immrvc_hi_hi_hi, _immrvc_T_38) @[Cat.scala 33:92]
    node immrvc_hi_8 = cat(immrvc_hi_hi, immrvc_hi_lo) @[Cat.scala 33:92]
    node _immrvc_T_44 = cat(immrvc_hi_8, immrvc_lo_4) @[Cat.scala 33:92]
    node immrvc_signBit = bits(_immrvc_T_44, 11, 11) @[BitUtils.scala 39:20]
    node _immrvc_T_45 = bits(immrvc_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_46 = mux(_immrvc_T_45, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_47 = cat(_immrvc_T_46, _immrvc_T_44) @[Cat.scala 33:92]
    node _immrvc_T_48 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 120:43]
    node _immrvc_T_49 = bits(io.in.bits_wky.instr, 6, 5) @[IDU.scala 120:54]
    node _immrvc_T_50 = bits(io.in.bits_wky.instr, 2, 2) @[IDU.scala 120:66]
    node _immrvc_T_51 = bits(io.in.bits_wky.instr, 11, 10) @[IDU.scala 120:76]
    node _immrvc_T_52 = bits(io.in.bits_wky.instr, 4, 3) @[IDU.scala 120:90]
    node immrvc_lo_hi_1 = cat(_immrvc_T_51, _immrvc_T_52) @[Cat.scala 33:92]
    node immrvc_lo_5 = cat(immrvc_lo_hi_1, UInt<1>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_hi_1 = cat(_immrvc_T_48, _immrvc_T_49) @[Cat.scala 33:92]
    node immrvc_hi_9 = cat(immrvc_hi_hi_1, _immrvc_T_50) @[Cat.scala 33:92]
    node _immrvc_T_53 = cat(immrvc_hi_9, immrvc_lo_5) @[Cat.scala 33:92]
    node immrvc_signBit_1 = bits(_immrvc_T_53, 8, 8) @[BitUtils.scala 39:20]
    node _immrvc_T_54 = bits(immrvc_signBit_1, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_55 = mux(_immrvc_T_54, UInt<23>("h7fffff"), UInt<23>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_56 = cat(_immrvc_T_55, _immrvc_T_53) @[Cat.scala 33:92]
    node _immrvc_T_57 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 121:43]
    node _immrvc_T_58 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 121:54]
    node _immrvc_T_59 = cat(_immrvc_T_57, _immrvc_T_58) @[Cat.scala 33:92]
    node immrvc_signBit_2 = bits(_immrvc_T_59, 5, 5) @[BitUtils.scala 39:20]
    node _immrvc_T_60 = bits(immrvc_signBit_2, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_61 = mux(_immrvc_T_60, UInt<26>("h3ffffff"), UInt<26>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_62 = cat(_immrvc_T_61, _immrvc_T_59) @[Cat.scala 33:92]
    node _immrvc_T_63 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 122:43]
    node _immrvc_T_64 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 122:54]
    node immrvc_hi_10 = cat(_immrvc_T_63, _immrvc_T_64) @[Cat.scala 33:92]
    node _immrvc_T_65 = cat(immrvc_hi_10, UInt<12>("h0")) @[Cat.scala 33:92]
    node immrvc_signBit_3 = bits(_immrvc_T_65, 17, 17) @[BitUtils.scala 39:20]
    node _immrvc_T_66 = bits(immrvc_signBit_3, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_67 = mux(_immrvc_T_66, UInt<14>("h3fff"), UInt<14>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_68 = cat(_immrvc_T_67, _immrvc_T_65) @[Cat.scala 33:92]
    node _immrvc_T_69 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 123:43]
    node _immrvc_T_70 = bits(io.in.bits_wky.instr, 6, 2) @[IDU.scala 123:54]
    node _immrvc_T_71 = cat(_immrvc_T_69, _immrvc_T_70) @[Cat.scala 33:92]
    node immrvc_signBit_4 = bits(_immrvc_T_71, 5, 5) @[BitUtils.scala 39:20]
    node _immrvc_T_72 = bits(immrvc_signBit_4, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_73 = mux(_immrvc_T_72, UInt<26>("h3ffffff"), UInt<26>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_74 = cat(_immrvc_T_73, _immrvc_T_71) @[Cat.scala 33:92]
    node _immrvc_T_75 = bits(io.in.bits_wky.instr, 12, 12) @[IDU.scala 124:45]
    node _immrvc_T_76 = bits(io.in.bits_wky.instr, 4, 3) @[IDU.scala 124:56]
    node _immrvc_T_77 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 124:68]
    node _immrvc_T_78 = bits(io.in.bits_wky.instr, 2, 2) @[IDU.scala 124:78]
    node _immrvc_T_79 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 124:88]
    node immrvc_lo_hi_2 = cat(_immrvc_T_78, _immrvc_T_79) @[Cat.scala 33:92]
    node immrvc_lo_6 = cat(immrvc_lo_hi_2, UInt<4>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_hi_2 = cat(_immrvc_T_75, _immrvc_T_76) @[Cat.scala 33:92]
    node immrvc_hi_11 = cat(immrvc_hi_hi_2, _immrvc_T_77) @[Cat.scala 33:92]
    node _immrvc_T_80 = cat(immrvc_hi_11, immrvc_lo_6) @[Cat.scala 33:92]
    node immrvc_signBit_5 = bits(_immrvc_T_80, 9, 9) @[BitUtils.scala 39:20]
    node _immrvc_T_81 = bits(immrvc_signBit_5, 0, 0) @[Bitwise.scala 77:15]
    node _immrvc_T_82 = mux(_immrvc_T_81, UInt<22>("h3fffff"), UInt<22>("h0")) @[Bitwise.scala 77:12]
    node _immrvc_T_83 = cat(_immrvc_T_82, _immrvc_T_80) @[Cat.scala 33:92]
    node _immrvc_T_84 = bits(io.in.bits_wky.instr, 10, 7) @[IDU.scala 125:44]
    node _immrvc_T_85 = bits(io.in.bits_wky.instr, 12, 11) @[IDU.scala 125:57]
    node _immrvc_T_86 = bits(io.in.bits_wky.instr, 5, 5) @[IDU.scala 125:71]
    node _immrvc_T_87 = bits(io.in.bits_wky.instr, 6, 6) @[IDU.scala 125:81]
    node immrvc_lo_7 = cat(_immrvc_T_87, UInt<2>("h0")) @[Cat.scala 33:92]
    node immrvc_hi_hi_3 = cat(_immrvc_T_84, _immrvc_T_85) @[Cat.scala 33:92]
    node immrvc_hi_12 = cat(immrvc_hi_hi_3, _immrvc_T_86) @[Cat.scala 33:92]
    node _immrvc_T_88 = cat(immrvc_hi_12, immrvc_lo_7) @[Cat.scala 33:92]
    node _immrvc_T_89 = cat(UInt<22>("h0"), _immrvc_T_88) @[Cat.scala 33:92]
    node _immrvc_T_90 = eq(UInt<5>("h10"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_91 = eq(UInt<1>("h0"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_92 = eq(UInt<1>("h1"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_93 = eq(UInt<2>("h2"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_94 = eq(UInt<2>("h3"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_95 = eq(UInt<3>("h4"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_96 = eq(UInt<3>("h5"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_97 = eq(UInt<3>("h6"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_98 = eq(UInt<3>("h7"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_99 = eq(UInt<4>("h8"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_100 = eq(UInt<4>("h9"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_101 = eq(UInt<4>("ha"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_102 = eq(UInt<4>("hb"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_103 = eq(UInt<4>("hc"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_104 = eq(UInt<4>("hd"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_105 = eq(UInt<4>("he"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_106 = eq(UInt<4>("hf"), rvcImmType) @[LookupTree.scala 24:34]
    node _immrvc_T_107 = mux(_immrvc_T_90, UInt<32>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_108 = mux(_immrvc_T_91, _immrvc_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_109 = mux(_immrvc_T_92, _immrvc_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_110 = mux(_immrvc_T_93, _immrvc_T_13, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_111 = mux(_immrvc_T_94, _immrvc_T_17, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_112 = mux(_immrvc_T_95, _immrvc_T_22, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_113 = mux(_immrvc_T_96, _immrvc_T_26, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_114 = mux(_immrvc_T_97, _immrvc_T_31, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_115 = mux(_immrvc_T_98, _immrvc_T_35, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_116 = mux(_immrvc_T_99, _immrvc_T_47, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_117 = mux(_immrvc_T_100, _immrvc_T_56, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_118 = mux(_immrvc_T_101, _immrvc_T_62, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_119 = mux(_immrvc_T_102, _immrvc_T_68, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_120 = mux(_immrvc_T_103, _immrvc_T_74, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_121 = mux(_immrvc_T_104, _immrvc_T_83, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_122 = mux(_immrvc_T_105, _immrvc_T_89, UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_123 = mux(_immrvc_T_106, UInt<32>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _immrvc_T_124 = or(_immrvc_T_107, _immrvc_T_108) @[Mux.scala 27:73]
    node _immrvc_T_125 = or(_immrvc_T_124, _immrvc_T_109) @[Mux.scala 27:73]
    node _immrvc_T_126 = or(_immrvc_T_125, _immrvc_T_110) @[Mux.scala 27:73]
    node _immrvc_T_127 = or(_immrvc_T_126, _immrvc_T_111) @[Mux.scala 27:73]
    node _immrvc_T_128 = or(_immrvc_T_127, _immrvc_T_112) @[Mux.scala 27:73]
    node _immrvc_T_129 = or(_immrvc_T_128, _immrvc_T_113) @[Mux.scala 27:73]
    node _immrvc_T_130 = or(_immrvc_T_129, _immrvc_T_114) @[Mux.scala 27:73]
    node _immrvc_T_131 = or(_immrvc_T_130, _immrvc_T_115) @[Mux.scala 27:73]
    node _immrvc_T_132 = or(_immrvc_T_131, _immrvc_T_116) @[Mux.scala 27:73]
    node _immrvc_T_133 = or(_immrvc_T_132, _immrvc_T_117) @[Mux.scala 27:73]
    node _immrvc_T_134 = or(_immrvc_T_133, _immrvc_T_118) @[Mux.scala 27:73]
    node _immrvc_T_135 = or(_immrvc_T_134, _immrvc_T_119) @[Mux.scala 27:73]
    node _immrvc_T_136 = or(_immrvc_T_135, _immrvc_T_120) @[Mux.scala 27:73]
    node _immrvc_T_137 = or(_immrvc_T_136, _immrvc_T_121) @[Mux.scala 27:73]
    node _immrvc_T_138 = or(_immrvc_T_137, _immrvc_T_122) @[Mux.scala 27:73]
    node _immrvc_T_139 = or(_immrvc_T_138, _immrvc_T_123) @[Mux.scala 27:73]
    wire immrvc : UInt<32> @[Mux.scala 27:73]
    immrvc <= _immrvc_T_139 @[Mux.scala 27:73]
    node _io_out_bits_data_imm_T = mux(UInt<1>("h0"), immrvc, imm) @[IDU.scala 130:31]
    io.out.bits_wky.data.imm <= _io_out_bits_data_imm_T @[IDU.scala 130:25]
    node _T_200 = eq(fuType, UInt<1>("h0")) @[IDU.scala 132:16]
    when _T_200 : @[IDU.scala 132:32]
    {
      node _T_201 = eq(rfDest, UInt<1>("h1")) @[IDU.scala 133:34]
      node _T_202 = eq(rfDest, UInt<3>("h5")) @[IDU.scala 133:49]
      node _T_203 = or(_T_201, _T_202) @[IDU.scala 133:42]
      node _T_204 = eq(fuOpType, UInt<7>("h58")) @[IDU.scala 134:38]
      node _T_205 = and(_T_203, _T_204) @[IDU.scala 134:26]
      when _T_205 : @[IDU.scala 134:57]
      {
        io.out.bits_wky.ctrl.fuOpType <= UInt<7>("h5c") @[IDU.scala 134:85]
      }
      node _T_206 = eq(fuOpType, UInt<7>("h5a")) @[IDU.scala 135:20]
      when _T_206 : @[IDU.scala 135:40]
      {
        node _T_207 = eq(rfSrc1, UInt<1>("h1")) @[IDU.scala 133:34]
        node _T_208 = eq(rfSrc1, UInt<3>("h5")) @[IDU.scala 133:49]
        node _T_209 = or(_T_207, _T_208) @[IDU.scala 133:42]
        when _T_209 : @[IDU.scala 136:29]
        {
          io.out.bits_wky.ctrl.fuOpType <= UInt<7>("h5e") @[IDU.scala 136:57]
        }
        node _T_210 = eq(rfDest, UInt<1>("h1")) @[IDU.scala 133:34]
        node _T_211 = eq(rfDest, UInt<3>("h5")) @[IDU.scala 133:49]
        node _T_212 = or(_T_210, _T_211) @[IDU.scala 133:42]
        when _T_212 : @[IDU.scala 137:29]
        {
          io.out.bits_wky.ctrl.fuOpType <= UInt<7>("h5c") @[IDU.scala 137:57]
    }
    }
    }
    node _io_out_bits_ctrl_src1Type_T = bits(io.in.bits_wky.instr, 6, 0) @[IDU.scala 141:41]
    node _io_out_bits_ctrl_src1Type_T_1 = eq(_io_out_bits_ctrl_src1Type_T, UInt<6>("h37")) @[IDU.scala 141:47]
    node _io_out_bits_ctrl_src1Type_T_2 = mux(_io_out_bits_ctrl_src1Type_T_1, UInt<1>("h0"), src1Type) @[IDU.scala 141:35]
    io.out.bits_wky.ctrl.src1Type <= _io_out_bits_ctrl_src1Type_T_2 @[IDU.scala 141:29]
    io.out.bits_wky.ctrl.src2Type <= src2Type @[IDU.scala 142:29]
    node _io_out_bits_ctrl_isNutCoreTrap_T = bits(io.in.bits_wky.instr, 31, 0) @[IDU.scala 152:43]
    node _io_out_bits_ctrl_isNutCoreTrap_T_1 = and(_io_out_bits_ctrl_isNutCoreTrap_T, UInt<15>("h707f")) @[IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_2 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_1) @[IDU.scala 152:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_3 = and(_io_out_bits_ctrl_isNutCoreTrap_T_2, io.in.valid) @[IDU.scala 152:72]
    io.out.bits_wky.ctrl.isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_3 @[IDU.scala 152:34]
    node _io_out_bits_ctrl_noSpecExec_T = eq(io.out.bits_wky.ctrl.fuType, UInt<2>("h3")) @[IDU.scala 153:78]
    io.out.bits_wky.ctrl.noSpecExec <= _io_out_bits_ctrl_noSpecExec_T @[IDU.scala 153:31]
    node _io_out_bits_ctrl_isBlocked_T = eq(io.out.bits_wky.ctrl.fuType, UInt<1>("h1")) @[IDU.scala 156:29]
    node _io_out_bits_ctrl_isBlocked_T_1 = bits(io.out.bits_wky.ctrl.fuOpType, 5, 5) @[LSU.scala 54:38]
    node _io_out_bits_ctrl_isBlocked_T_2 = and(_io_out_bits_ctrl_isBlocked_T, _io_out_bits_ctrl_isBlocked_T_1) @[IDU.scala 156:44]
    node _io_out_bits_ctrl_isBlocked_T_3 = eq(io.out.bits_wky.ctrl.fuType, UInt<3>("h4")) @[IDU.scala 157:48]
    node _io_out_bits_ctrl_isBlocked_T_4 = or(_io_out_bits_ctrl_isBlocked_T_2, _io_out_bits_ctrl_isBlocked_T_3) @[IDU.scala 156:91]
    io.out.bits_wky.ctrl.isBlocked <= _io_out_bits_ctrl_isBlocked_T_4 @[IDU.scala 154:30]
    io.out.valid <= io.in.valid @[IDU.scala 161:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>("h0")) @[IDU.scala 162:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _io_in_ready_T_2 = eq(hasIntr, UInt<1>("h0")) @[IDU.scala 162:49]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[IDU.scala 162:46]
    node _io_in_ready_T_4 = or(_io_in_ready_T, _io_in_ready_T_3) @[IDU.scala 162:31]
    io.in.ready <= _io_in_ready_T_4 @[IDU.scala 162:15]
    io.out.bits_wky.cf <= io.in.bits_wky @[IDU.scala 163:18]
    node _T_213 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_214 = and(_T_213, enableDisplay) @[Debug.scala 55:16]
    when _T_214 : @[Debug.scala 55:31]
    {
      node _T_215 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_216 = eq(_T_215, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_216 : @[Debug.scala 56:24]
      {
      }
      node _T_217 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_218 = eq(_T_217, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_218 : @[Debug.scala 57:13]
      {
    }
    }
    wire intrVec : UInt<12> @[IDU.scala 169:25]
    intrVec <= UInt<12>("h0") @[IDU.scala 169:25]
    node _T_219 = bits(intrVec, 0, 0) @[IDU.scala 171:38]
    node _T_220 = bits(intrVec, 1, 1) @[IDU.scala 171:38]
    node _T_221 = bits(intrVec, 2, 2) @[IDU.scala 171:38]
    node _T_222 = bits(intrVec, 3, 3) @[IDU.scala 171:38]
    node _T_223 = bits(intrVec, 4, 4) @[IDU.scala 171:38]
    node _T_224 = bits(intrVec, 5, 5) @[IDU.scala 171:38]
    node _T_225 = bits(intrVec, 6, 6) @[IDU.scala 171:38]
    node _T_226 = bits(intrVec, 7, 7) @[IDU.scala 171:38]
    node _T_227 = bits(intrVec, 8, 8) @[IDU.scala 171:38]
    node _T_228 = bits(intrVec, 9, 9) @[IDU.scala 171:38]
    node _T_229 = bits(intrVec, 10, 10) @[IDU.scala 171:38]
    node _T_230 = bits(intrVec, 11, 11) @[IDU.scala 171:38]
    io.out.bits_wky.cf.intrVec[0] <= _T_219 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[1] <= _T_220 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[2] <= _T_221 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[3] <= _T_222 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[4] <= _T_223 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[5] <= _T_224 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[6] <= _T_225 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[7] <= _T_226 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[8] <= _T_227 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[9] <= _T_228 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[10] <= _T_229 @[IDU.scala 171:68]
    io.out.bits_wky.cf.intrVec[11] <= _T_230 @[IDU.scala 171:68]
    node _hasIntr_T = orr(intrVec) @[IDU.scala 172:22]
    hasIntr <= _hasIntr_T @[IDU.scala 172:11]
    wire vmEnable : UInt<1> @[IDU.scala 174:26]
    vmEnable <= UInt<1>("h0") @[IDU.scala 174:26]
    io.out.bits_wky.cf.exceptionVec[0] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[1] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[2] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[3] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[4] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[5] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[6] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[7] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[8] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[9] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[10] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[11] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[12] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[13] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[14] <= UInt<1>("h0") @[IDU.scala 177:37]
    io.out.bits_wky.cf.exceptionVec[15] <= UInt<1>("h0") @[IDU.scala 177:37]
    node _io_out_bits_cf_exceptionVec_2_T = eq(instrType, UInt<1>("h0")) @[IDU.scala 178:59]
    node _io_out_bits_cf_exceptionVec_2_T_1 = eq(hasIntr, UInt<1>("h0")) @[IDU.scala 178:73]
    node _io_out_bits_cf_exceptionVec_2_T_2 = and(_io_out_bits_cf_exceptionVec_2_T, _io_out_bits_cf_exceptionVec_2_T_1) @[IDU.scala 178:70]
    node _io_out_bits_cf_exceptionVec_2_T_3 = and(_io_out_bits_cf_exceptionVec_2_T_2, io.in.valid) @[IDU.scala 178:83]
    io.out.bits_wky.cf.exceptionVec[2] <= _io_out_bits_cf_exceptionVec_2_T_3 @[IDU.scala 178:45]
    io.out.bits_wky.cf.exceptionVec[12] <= io.in.bits_wky.exceptionVec[12] @[IDU.scala 179:47]
    node _T_231 = eq(instrType, UInt<1>("h0")) @[IDU.scala 183:21]
    node _T_232 = eq(hasIntr, UInt<1>("h0")) @[IDU.scala 183:35]
    node _T_233 = and(_T_231, _T_232) @[IDU.scala 183:32]
    node _T_234 = and(_T_233, io.in.valid) @[IDU.scala 183:45]
    node _T_235 = eq(_T_234, UInt<1>("h0")) @[IDU.scala 183:8]
    node _T_236 = eq(io.in.bits_wky.exceptionVec[12], UInt<1>("h0")) @[IDU.scala 183:66]
    node _T_237 = and(_T_235, _T_236) @[IDU.scala 183:62]
    io.out.bits_wky.cf.exceptionVec[1] <= UInt<1>("h0") @[IDU.scala 192:51]
    node _io_out_bits_ctrl_isNutCoreTrap_T_4 = and(io.in.bits_wky.instr, UInt<15>("h707f")) @[IDU.scala 195:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_5 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_4) @[IDU.scala 195:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_6 = and(_io_out_bits_ctrl_isNutCoreTrap_T_5, io.in.valid) @[IDU.scala 195:66]
    io.out.bits_wky.ctrl.isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_6 @[IDU.scala 195:34]
    node _io_isWFI_T = and(io.in.bits_wky.instr, UInt<32>("hffffffff")) @[IDU.scala 196:22]
    node _io_isWFI_T_1 = eq(UInt<29>("h10500073"), _io_isWFI_T) @[IDU.scala 196:22]
    node _io_isWFI_T_2 = and(_io_isWFI_T_1, io.in.valid) @[IDU.scala 196:43]
    io.isWFI <= _io_isWFI_T_2 @[IDU.scala 196:12]
    node _io_isBranch_T = eq(UInt<7>("h58"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_1 = eq(UInt<7>("h5a"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_2 = eq(UInt<5>("h10"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_3 = eq(UInt<5>("h11"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_4 = eq(UInt<5>("h14"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_5 = eq(UInt<5>("h15"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_6 = eq(UInt<5>("h16"), fuOpType) @[IDU.scala 197:69]
    node _io_isBranch_T_7 = eq(UInt<5>("h17"), fuOpType) @[IDU.scala 197:69]
    wire _io_isBranch_WIRE : UInt<1>[8] @[IDU.scala 197:25]
    _io_isBranch_WIRE[0] <= _io_isBranch_T @[IDU.scala 197:25]
    _io_isBranch_WIRE[1] <= _io_isBranch_T_1 @[IDU.scala 197:25]
    _io_isBranch_WIRE[2] <= _io_isBranch_T_2 @[IDU.scala 197:25]
    _io_isBranch_WIRE[3] <= _io_isBranch_T_3 @[IDU.scala 197:25]
    _io_isBranch_WIRE[4] <= _io_isBranch_T_4 @[IDU.scala 197:25]
    _io_isBranch_WIRE[5] <= _io_isBranch_T_5 @[IDU.scala 197:25]
    _io_isBranch_WIRE[6] <= _io_isBranch_T_6 @[IDU.scala 197:25]
    _io_isBranch_WIRE[7] <= _io_isBranch_T_7 @[IDU.scala 197:25]
    node io_isBranch_lo_lo = cat(_io_isBranch_WIRE[1], _io_isBranch_WIRE[0]) @[IDU.scala 197:84]
    node io_isBranch_lo_hi = cat(_io_isBranch_WIRE[3], _io_isBranch_WIRE[2]) @[IDU.scala 197:84]
    node io_isBranch_lo = cat(io_isBranch_lo_hi, io_isBranch_lo_lo) @[IDU.scala 197:84]
    node io_isBranch_hi_lo = cat(_io_isBranch_WIRE[5], _io_isBranch_WIRE[4]) @[IDU.scala 197:84]
    node io_isBranch_hi_hi = cat(_io_isBranch_WIRE[7], _io_isBranch_WIRE[6]) @[IDU.scala 197:84]
    node io_isBranch_hi = cat(io_isBranch_hi_hi, io_isBranch_hi_lo) @[IDU.scala 197:84]
    node _io_isBranch_T_8 = cat(io_isBranch_hi, io_isBranch_lo) @[IDU.scala 197:84]
    node _io_isBranch_T_9 = orr(_io_isBranch_T_8) @[IDU.scala 197:91]
    node _io_isBranch_T_10 = eq(fuType, UInt<1>("h0")) @[IDU.scala 197:105]
    node _io_isBranch_T_11 = and(_io_isBranch_T_9, _io_isBranch_T_10) @[IDU.scala 197:95]
    io.isBranch <= _io_isBranch_T_11 @[IDU.scala 197:15]

  module IDU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}[2]}

    inst decoder1 aof Decoder @[IDU.scala 206:25]
    decoder1.clock <= clock
    decoder1.reset_wky <= reset_wky
    inst decoder2 aof Decoder_1 @[IDU.scala 207:25]
    decoder2.clock <= clock
    decoder2.reset_wky <= reset_wky
    decoder1.io.in <= io.in[0] @[IDU.scala 208:12]
    decoder2.io.in <= io.in[1] @[IDU.scala 209:12]
    io.out[0].bits_wky <= decoder1.io.out.bits_wky @[IDU.scala 210:13]
    io.out[0].valid <= decoder1.io.out.valid @[IDU.scala 210:13]
    decoder1.io.out.ready <= io.out[0].ready @[IDU.scala 210:13]
    io.out[1].bits_wky <= decoder2.io.out.bits_wky @[IDU.scala 211:13]
    io.out[1].valid <= decoder2.io.out.valid @[IDU.scala 211:13]
    decoder2.io.out.ready <= io.out[1].ready @[IDU.scala 211:13]
    io.in[1].ready <= UInt<1>("h0") @[IDU.scala 213:20]
    decoder2.io.in.valid <= UInt<1>("h0") @[IDU.scala 214:26]
    reg checkpoint_id : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[IDU.scala 217:30]

  module Frontend_embedded :
    input clock : Clock
    input reset_wky: Reset
    output io : { imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>, user : UInt<73>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<73>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}[2], flushVec : UInt<4>, flip redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, bpFlush : UInt<1>, flip ipf : UInt<1>}

    inst ifu aof IFU_embedded @[Frontend.scala 77:20]
    ifu.clock <= clock
    ifu.reset_wky <= reset_wky
    inst idu aof IDU @[Frontend.scala 78:20]
    idu.clock <= clock
    idu.reset_wky <= reset_wky
    node _T = and(idu.io.out[0].ready, idu.io.out[0].valid) @[Decoupled.scala 51:35]
    node _T_1 = bits(ifu.io.flushVec, 0, 0) @[Frontend.scala 80:80]
    reg valid : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Pipeline.scala 24:24]
    when _T : @[Pipeline.scala 25:25]
    {
      valid <= UInt<1>("h0") @[Pipeline.scala 25:33]
    }
    node _T_2 = and(ifu.io.out.valid, idu.io.in[0].ready) @[Pipeline.scala 26:22]
    when _T_2 : @[Pipeline.scala 26:38]
    {
      valid <= UInt<1>("h1") @[Pipeline.scala 26:46]
    }
    when _T_1 : @[Pipeline.scala 27:20]
    {
      valid <= UInt<1>("h0") @[Pipeline.scala 27:28]
    }
    ifu.io.out.ready <= idu.io.in[0].ready @[Pipeline.scala 29:16]
    node _idu_io_in_0_bits_T = and(ifu.io.out.valid, idu.io.in[0].ready) @[Pipeline.scala 30:51]
    reg idu_io_in_0_bits_r : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r) @[Reg.scala 19:16]
    when _idu_io_in_0_bits_T : @[Reg.scala 20:18]
    {
      idu_io_in_0_bits_r <= ifu.io.out.bits_wky @[Reg.scala 20:22]
    }
    idu.io.in[0].bits_wky.isBranch <= idu_io_in_0_bits_r.isBranch @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.runahead_checkpoint_id <= idu_io_in_0_bits_r.runahead_checkpoint_id @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.crossPageIPFFix <= idu_io_in_0_bits_r.crossPageIPFFix @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.isRVC <= idu_io_in_0_bits_r.isRVC @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.brIdx <= idu_io_in_0_bits_r.brIdx @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[0] <= idu_io_in_0_bits_r.intrVec[0] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[1] <= idu_io_in_0_bits_r.intrVec[1] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[2] <= idu_io_in_0_bits_r.intrVec[2] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[3] <= idu_io_in_0_bits_r.intrVec[3] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[4] <= idu_io_in_0_bits_r.intrVec[4] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[5] <= idu_io_in_0_bits_r.intrVec[5] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[6] <= idu_io_in_0_bits_r.intrVec[6] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[7] <= idu_io_in_0_bits_r.intrVec[7] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[8] <= idu_io_in_0_bits_r.intrVec[8] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[9] <= idu_io_in_0_bits_r.intrVec[9] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[10] <= idu_io_in_0_bits_r.intrVec[10] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.intrVec[11] <= idu_io_in_0_bits_r.intrVec[11] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[0] <= idu_io_in_0_bits_r.exceptionVec[0] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[1] <= idu_io_in_0_bits_r.exceptionVec[1] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[2] <= idu_io_in_0_bits_r.exceptionVec[2] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[3] <= idu_io_in_0_bits_r.exceptionVec[3] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[4] <= idu_io_in_0_bits_r.exceptionVec[4] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[5] <= idu_io_in_0_bits_r.exceptionVec[5] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[6] <= idu_io_in_0_bits_r.exceptionVec[6] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[7] <= idu_io_in_0_bits_r.exceptionVec[7] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[8] <= idu_io_in_0_bits_r.exceptionVec[8] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[9] <= idu_io_in_0_bits_r.exceptionVec[9] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[10] <= idu_io_in_0_bits_r.exceptionVec[10] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[11] <= idu_io_in_0_bits_r.exceptionVec[11] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[12] <= idu_io_in_0_bits_r.exceptionVec[12] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[13] <= idu_io_in_0_bits_r.exceptionVec[13] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[14] <= idu_io_in_0_bits_r.exceptionVec[14] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.exceptionVec[15] <= idu_io_in_0_bits_r.exceptionVec[15] @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.redirect.valid <= idu_io_in_0_bits_r.redirect.valid @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.redirect.rtype <= idu_io_in_0_bits_r.redirect.rtype @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.redirect.target <= idu_io_in_0_bits_r.redirect.target @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.pnpc <= idu_io_in_0_bits_r.pnpc @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.pc <= idu_io_in_0_bits_r.pc @[Pipeline.scala 30:16]
    idu.io.in[0].bits_wky.instr <= idu_io_in_0_bits_r.instr @[Pipeline.scala 30:16]
    idu.io.in[0].valid <= valid @[Pipeline.scala 31:17]
    idu.io.in[1].bits_wky.isBranch is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.runahead_checkpoint_id is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.crossPageIPFFix is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.isRVC is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.brIdx is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[0] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[1] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[2] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[3] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[4] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[5] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[6] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[7] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[8] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[9] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[10] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.intrVec[11] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[0] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[1] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[2] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[3] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[4] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[5] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[6] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[7] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[8] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[9] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[10] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[11] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[12] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[13] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[14] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.exceptionVec[15] is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.redirect.valid is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.redirect.rtype is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.redirect.target is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.pnpc is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.pc is invalid @[Frontend.scala 81:16]
    idu.io.in[1].bits_wky.instr is invalid @[Frontend.scala 81:16]
    idu.io.in[1].valid is invalid @[Frontend.scala 81:16]
    idu.io.in[1].ready is invalid @[Frontend.scala 81:16]
    io.out[0].bits_wky <= idu.io.out[0].bits_wky @[Frontend.scala 83:10]
    io.out[0].valid <= idu.io.out[0].valid @[Frontend.scala 83:10]
    idu.io.out[0].ready <= io.out[0].ready @[Frontend.scala 83:10]
    io.out[1].bits_wky <= idu.io.out[1].bits_wky @[Frontend.scala 83:10]
    io.out[1].valid <= idu.io.out[1].valid @[Frontend.scala 83:10]
    idu.io.out[1].ready <= io.out[1].ready @[Frontend.scala 83:10]
    ifu.io.redirect <= io.redirect @[Frontend.scala 84:15]
    io.flushVec <= ifu.io.flushVec @[Frontend.scala 85:15]
    io.bpFlush <= ifu.io.bpFlush @[Frontend.scala 86:14]
    ifu.io.ipf <= io.ipf @[Frontend.scala 87:10]
    ifu.io.imem.resp <= io.imem.resp @[Frontend.scala 88:11]
    io.imem.req.bits_wky <= ifu.io.imem.req.bits_wky @[Frontend.scala 88:11]
    io.imem.req.valid <= ifu.io.imem.req.valid @[Frontend.scala 88:11]
    ifu.io.imem.req.ready <= io.imem.req.ready @[Frontend.scala 88:11]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_3 = and(UInt<1>("h1"), enableDisplay) @[Debug.scala 55:16]
    when _T_3 : @[Debug.scala 55:31]
    {
      node _T_4 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_5 = eq(_T_4, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_5 : @[Debug.scala 56:24]
      {
      }
      node _T_6 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_7 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_8 = and(UInt<1>("h1"), enableDisplay_1) @[Debug.scala 55:16]
    when _T_8 : @[Debug.scala 55:31]
    {
      node _T_9 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_10 = eq(_T_9, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_10 : @[Debug.scala 56:24]
      {
      }
      node _T_11 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_12 = eq(_T_11, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_12 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_2 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[GTimer.scala 25:12]
    c_2 <= _c_T_5 @[GTimer.scala 25:7]
    wire enableDisplay_2 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_2 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_13 = and(ifu.io.out.valid, enableDisplay_2) @[Debug.scala 55:16]
    when _T_13 : @[Debug.scala 55:31]
    {
      node _T_14 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_15 = eq(_T_14, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_15 : @[Debug.scala 56:24]
      {
      }
      node _T_16 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_17 = eq(_T_16, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_17 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_3 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[GTimer.scala 25:12]
    c_3 <= _c_T_7 @[GTimer.scala 25:7]
    wire enableDisplay_3 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_3 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_18 = and(idu.io.in[0].valid, enableDisplay_3) @[Debug.scala 55:16]
    when _T_18 : @[Debug.scala 55:31]
    {
      node _T_19 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_20 = eq(_T_19, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_20 : @[Debug.scala 56:24]
      {
      }
      node _T_21 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_22 = eq(_T_21, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_22 : @[Debug.scala 57:13]
      {
 }
 }


  module ISU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}, flip wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<32>}, flip forward : { valid : UInt<1>, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<32>}, fuType : UInt<3>}, flip flush : UInt<1>}

    io.out.bits_wky.data.imm is invalid @[ISU.scala 36:15]
    io.out.bits_wky.data.src2 is invalid @[ISU.scala 36:15]
    io.out.bits_wky.data.src1 is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.isBlocked is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.noSpecExec is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.isSrc2Forward is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.isSrc1Forward is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.isNutCoreTrap is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.rfDest is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.rfWen is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.rfSrc2 is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.rfSrc1 is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.fuOpType is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.fuType is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.src2Type is invalid @[ISU.scala 36:15]
    io.out.bits_wky.ctrl.src1Type is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.isBranch is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.runahead_checkpoint_id is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.crossPageIPFFix is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.isRVC is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.brIdx is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[0] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[1] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[2] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[3] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[4] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[5] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[6] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[7] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[8] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[9] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[10] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.intrVec[11] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[0] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[1] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[2] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[3] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[4] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[5] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[6] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[7] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[8] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[9] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[10] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[11] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[12] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[13] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[14] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.exceptionVec[15] is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.redirect.valid is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.redirect.rtype is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.redirect.target is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.pnpc is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.pc is invalid @[ISU.scala 36:15]
    io.out.bits_wky.cf.instr is invalid @[ISU.scala 36:15]
    node forwardRfWen = and(io.forward.wb.rfWen, io.forward.valid) @[ISU.scala 43:42]
    node _dontForward1_T = neq(io.forward.fuType, UInt<1>("h0")) @[ISU.scala 44:41]
    node _dontForward1_T_1 = neq(io.forward.fuType, UInt<1>("h1")) @[ISU.scala 44:79]
    node dontForward1 = and(_dontForward1_T, _dontForward1_T_1) @[ISU.scala 44:57]
    node _src1DependEX_T = neq(io.in[0].bits_wky.ctrl.rfSrc1, UInt<1>("h0")) @[ISU.scala 41:69]
    node _src1DependEX_T_1 = eq(io.in[0].bits_wky.ctrl.rfSrc1, io.forward.wb.rfDest) @[ISU.scala 41:88]
    node _src1DependEX_T_2 = and(_src1DependEX_T, _src1DependEX_T_1) @[ISU.scala 41:78]
    node src1DependEX = and(_src1DependEX_T_2, forwardRfWen) @[ISU.scala 41:100]
    node _src2DependEX_T = neq(io.in[0].bits_wky.ctrl.rfSrc2, UInt<1>("h0")) @[ISU.scala 41:69]
    node _src2DependEX_T_1 = eq(io.in[0].bits_wky.ctrl.rfSrc2, io.forward.wb.rfDest) @[ISU.scala 41:88]
    node _src2DependEX_T_2 = and(_src2DependEX_T, _src2DependEX_T_1) @[ISU.scala 41:78]
    node src2DependEX = and(_src2DependEX_T_2, forwardRfWen) @[ISU.scala 41:100]
    node _src1DependWB_T = neq(io.in[0].bits_wky.ctrl.rfSrc1, UInt<1>("h0")) @[ISU.scala 41:69]
    node _src1DependWB_T_1 = eq(io.in[0].bits_wky.ctrl.rfSrc1, io.wb.rfDest) @[ISU.scala 41:88]
    node _src1DependWB_T_2 = and(_src1DependWB_T, _src1DependWB_T_1) @[ISU.scala 41:78]
    node src1DependWB = and(_src1DependWB_T_2, io.wb.rfWen) @[ISU.scala 41:100]
    node _src2DependWB_T = neq(io.in[0].bits_wky.ctrl.rfSrc2, UInt<1>("h0")) @[ISU.scala 41:69]
    node _src2DependWB_T_1 = eq(io.in[0].bits_wky.ctrl.rfSrc2, io.wb.rfDest) @[ISU.scala 41:88]
    node _src2DependWB_T_2 = and(_src2DependWB_T, _src2DependWB_T_1) @[ISU.scala 41:78]
    node src2DependWB = and(_src2DependWB_T_2, io.wb.rfWen) @[ISU.scala 41:100]
    node _src1ForwardNextCycle_T = eq(dontForward1, UInt<1>("h0")) @[ISU.scala 50:46]
    node src1ForwardNextCycle = and(src1DependEX, _src1ForwardNextCycle_T) @[ISU.scala 50:43]
    node _src2ForwardNextCycle_T = eq(dontForward1, UInt<1>("h0")) @[ISU.scala 51:46]
    node src2ForwardNextCycle = and(src2DependEX, _src2ForwardNextCycle_T) @[ISU.scala 51:43]
    node _src1Forward_T = eq(src1DependEX, UInt<1>("h0")) @[ISU.scala 52:55]
    node _src1Forward_T_1 = mux(dontForward1, _src1Forward_T, UInt<1>("h1")) @[ISU.scala 52:40]
    node src1Forward = and(src1DependWB, _src1Forward_T_1) @[ISU.scala 52:34]
    node _src2Forward_T = eq(src2DependEX, UInt<1>("h0")) @[ISU.scala 53:55]
    node _src2Forward_T_1 = mux(dontForward1, _src2Forward_T, UInt<1>("h1")) @[ISU.scala 53:40]
    node src2Forward = and(src2DependWB, _src2Forward_T_1) @[ISU.scala 53:34]
    reg busy : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[RF.scala 50:21]
    node _src1Ready_T = dshr(busy, io.in[0].bits_wky.ctrl.rfSrc1) @[RF.scala 51:37]
    node _src1Ready_T_1 = bits(_src1Ready_T, 0, 0) @[RF.scala 51:37]
    node _src1Ready_T_2 = eq(_src1Ready_T_1, UInt<1>("h0")) @[ISU.scala 56:19]
    node _src1Ready_T_3 = or(_src1Ready_T_2, src1ForwardNextCycle) @[ISU.scala 56:38]
    node src1Ready = or(_src1Ready_T_3, src1Forward) @[ISU.scala 56:62]
    node _src2Ready_T = dshr(busy, io.in[0].bits_wky.ctrl.rfSrc2) @[RF.scala 51:37]
    node _src2Ready_T_1 = bits(_src2Ready_T, 0, 0) @[RF.scala 51:37]
    node _src2Ready_T_2 = eq(_src2Ready_T_1, UInt<1>("h0")) @[ISU.scala 57:19]
    node _src2Ready_T_3 = or(_src2Ready_T_2, src2ForwardNextCycle) @[ISU.scala 57:38]
    node src2Ready = or(_src2Ready_T_3, src2Forward) @[ISU.scala 57:62]
    node _io_out_valid_T = and(io.in[0].valid, src1Ready) @[ISU.scala 58:34]
    node _io_out_valid_T_1 = and(_io_out_valid_T, src2Ready) @[ISU.scala 58:47]
    io.out.valid <= _io_out_valid_T_1 @[ISU.scala 58:16]
    wire rf_initval : UInt<32>[32] @[ArbitraryGenerater.scala 10:23]
    rf_initval[0] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[1] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[2] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[3] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[4] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[5] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[6] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[7] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[8] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[9] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[10] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[11] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[12] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[13] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[14] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[15] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[16] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[17] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[18] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[19] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[20] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[21] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[22] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[23] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[24] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[25] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[26] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[27] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[28] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[29] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[30] is invalid @[ArbitraryGenerater.scala 11:13]
    rf_initval[31] is invalid @[ArbitraryGenerater.scala 11:13]
    reg rf : UInt<32>[32], clock with :
      reset => (reset_wky, rf_initval) @[RF.scala 34:19]
    rf[0] <= UInt<1>("h0") @[RF.scala 35:9]
    wire resultRegWire : UInt<32>[32] @[RF.scala 36:27]
    resultRegWire <= rf @[RF.scala 37:17]
    resultRegWire[0] <= UInt<1>("h0") @[RF.scala 38:20]
    node _io_out_bits_data_src1_T = eq(io.in[0].bits_wky.ctrl.src1Type, UInt<1>("h1")) @[ISU.scala 64:34]
    node io_out_bits_data_src1_signBit = bits(io.in[0].bits_wky.cf.pc, 31, 31) @[BitUtils.scala 39:20]
    node _io_out_bits_data_src1_T_1 = bits(io_out_bits_data_src1_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _io_out_bits_data_src1_T_2 = mux(_io_out_bits_data_src1_T_1, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _io_out_bits_data_src1_T_3 = cat(_io_out_bits_data_src1_T_2, io.in[0].bits_wky.cf.pc) @[Cat.scala 33:92]
    node _io_out_bits_data_src1_T_4 = eq(src1ForwardNextCycle, UInt<1>("h0")) @[ISU.scala 66:21]
    node _io_out_bits_data_src1_T_5 = and(src1Forward, _io_out_bits_data_src1_T_4) @[ISU.scala 66:18]
    node _io_out_bits_data_src1_T_6 = neq(io.in[0].bits_wky.ctrl.src1Type, UInt<1>("h1")) @[ISU.scala 67:35]
    node _io_out_bits_data_src1_T_7 = eq(src1ForwardNextCycle, UInt<1>("h0")) @[ISU.scala 67:54]
    node _io_out_bits_data_src1_T_8 = and(_io_out_bits_data_src1_T_6, _io_out_bits_data_src1_T_7) @[ISU.scala 67:51]
    node _io_out_bits_data_src1_T_9 = eq(src1Forward, UInt<1>("h0")) @[ISU.scala 67:79]
    node _io_out_bits_data_src1_T_10 = and(_io_out_bits_data_src1_T_8, _io_out_bits_data_src1_T_9) @[ISU.scala 67:76]
    node _io_out_bits_data_src1_T_11 = eq(io.in[0].bits_wky.ctrl.rfSrc1, UInt<1>("h0")) @[RF.scala 40:43]
    node _io_out_bits_data_src1_T_12 = mux(_io_out_bits_data_src1_T_11, UInt<1>("h0"), rf[io.in[0].bits_wky.ctrl.rfSrc1]) @[RF.scala 40:37]
    node _io_out_bits_data_src1_T_13 = mux(_io_out_bits_data_src1_T, _io_out_bits_data_src1_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src1_T_14 = mux(src1ForwardNextCycle, io.forward.wb.rfData, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src1_T_15 = mux(_io_out_bits_data_src1_T_5, io.wb.rfData, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src1_T_16 = mux(_io_out_bits_data_src1_T_10, _io_out_bits_data_src1_T_12, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src1_T_17 = or(_io_out_bits_data_src1_T_13, _io_out_bits_data_src1_T_14) @[Mux.scala 27:73]
    node _io_out_bits_data_src1_T_18 = or(_io_out_bits_data_src1_T_17, _io_out_bits_data_src1_T_15) @[Mux.scala 27:73]
    node _io_out_bits_data_src1_T_19 = or(_io_out_bits_data_src1_T_18, _io_out_bits_data_src1_T_16) @[Mux.scala 27:73]
    wire _io_out_bits_data_src1_WIRE : UInt<64> @[Mux.scala 27:73]
    _io_out_bits_data_src1_WIRE <= _io_out_bits_data_src1_T_19 @[Mux.scala 27:73]
    io.out.bits_wky.data.src1 <= _io_out_bits_data_src1_WIRE @[ISU.scala 63:25]
    node _io_out_bits_data_src2_T = neq(io.in[0].bits_wky.ctrl.src2Type, UInt<1>("h0")) @[ISU.scala 70:34]
    node _io_out_bits_data_src2_T_1 = eq(src2ForwardNextCycle, UInt<1>("h0")) @[ISU.scala 72:21]
    node _io_out_bits_data_src2_T_2 = and(src2Forward, _io_out_bits_data_src2_T_1) @[ISU.scala 72:18]
    node _io_out_bits_data_src2_T_3 = eq(io.in[0].bits_wky.ctrl.src2Type, UInt<1>("h0")) @[ISU.scala 73:35]
    node _io_out_bits_data_src2_T_4 = eq(src2ForwardNextCycle, UInt<1>("h0")) @[ISU.scala 73:55]
    node _io_out_bits_data_src2_T_5 = and(_io_out_bits_data_src2_T_3, _io_out_bits_data_src2_T_4) @[ISU.scala 73:52]
    node _io_out_bits_data_src2_T_6 = eq(src2Forward, UInt<1>("h0")) @[ISU.scala 73:80]
    node _io_out_bits_data_src2_T_7 = and(_io_out_bits_data_src2_T_5, _io_out_bits_data_src2_T_6) @[ISU.scala 73:77]
    node _io_out_bits_data_src2_T_8 = eq(io.in[0].bits_wky.ctrl.rfSrc2, UInt<1>("h0")) @[RF.scala 40:43]
    node _io_out_bits_data_src2_T_9 = mux(_io_out_bits_data_src2_T_8, UInt<1>("h0"), rf[io.in[0].bits_wky.ctrl.rfSrc2]) @[RF.scala 40:37]
    node _io_out_bits_data_src2_T_10 = mux(_io_out_bits_data_src2_T, io.in[0].bits_wky.data.imm, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src2_T_11 = mux(src2ForwardNextCycle, io.forward.wb.rfData, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src2_T_12 = mux(_io_out_bits_data_src2_T_2, io.wb.rfData, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src2_T_13 = mux(_io_out_bits_data_src2_T_7, _io_out_bits_data_src2_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_out_bits_data_src2_T_14 = or(_io_out_bits_data_src2_T_10, _io_out_bits_data_src2_T_11) @[Mux.scala 27:73]
    node _io_out_bits_data_src2_T_15 = or(_io_out_bits_data_src2_T_14, _io_out_bits_data_src2_T_12) @[Mux.scala 27:73]
    node _io_out_bits_data_src2_T_16 = or(_io_out_bits_data_src2_T_15, _io_out_bits_data_src2_T_13) @[Mux.scala 27:73]
    wire _io_out_bits_data_src2_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_out_bits_data_src2_WIRE <= _io_out_bits_data_src2_T_16 @[Mux.scala 27:73]
    io.out.bits_wky.data.src2 <= _io_out_bits_data_src2_WIRE @[ISU.scala 69:25]
    io.out.bits_wky.data.imm <= io.in[0].bits_wky.data.imm @[ISU.scala 75:25]
    io.out.bits_wky.cf <= io.in[0].bits_wky.cf @[ISU.scala 77:18]
    io.out.bits_wky.ctrl <= io.in[0].bits_wky.ctrl @[ISU.scala 78:20]
    io.out.bits_wky.ctrl.isSrc1Forward <= src1ForwardNextCycle @[ISU.scala 79:34]
    io.out.bits_wky.ctrl.isSrc2Forward <= src2ForwardNextCycle @[ISU.scala 80:34]
    when io.wb.rfWen : @[ISU.scala 83:22]
    {
      node _T = neq(io.wb.rfDest, UInt<1>("h0")) @[RF.scala 42:15]
      when _T : @[RF.scala 42:23]
      {
        node _rf_T = bits(io.wb.rfData, 31, 0) @[RF.scala 43:23]
        rf[io.wb.rfDest] <= _rf_T @[RF.scala 43:16]
        node _resultRegWire_T = bits(io.wb.rfData, 31, 0) @[RF.scala 44:34]
        resultRegWire[io.wb.rfDest] <= _resultRegWire_T @[RF.scala 44:27]
    }
    }
    node _wbClearMask_T = neq(io.wb.rfDest, UInt<1>("h0")) @[ISU.scala 41:69]
    node _wbClearMask_T_1 = eq(io.wb.rfDest, io.forward.wb.rfDest) @[ISU.scala 41:88]
    node _wbClearMask_T_2 = and(_wbClearMask_T, _wbClearMask_T_1) @[ISU.scala 41:78]
    node _wbClearMask_T_3 = and(_wbClearMask_T_2, forwardRfWen) @[ISU.scala 41:100]
    node _wbClearMask_T_4 = eq(_wbClearMask_T_3, UInt<1>("h0")) @[ISU.scala 85:40]
    node _wbClearMask_T_5 = and(io.wb.rfWen, _wbClearMask_T_4) @[ISU.scala 85:37]
    node _wbClearMask_T_6 = dshl(UInt<32>("h1"), io.wb.rfDest) @[RF.scala 52:39]
    node _wbClearMask_T_7 = bits(_wbClearMask_T_6, 31, 0) @[RF.scala 52:46]
    node wbClearMask = mux(_wbClearMask_T_5, _wbClearMask_T_7, UInt<32>("h0")) @[ISU.scala 85:24]
    node _isuFireSetMask_T = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _isuFireSetMask_T_1 = dshl(UInt<32>("h1"), io.in[0].bits_wky.ctrl.rfDest) @[RF.scala 52:39]
    node _isuFireSetMask_T_2 = bits(_isuFireSetMask_T_1, 31, 0) @[RF.scala 52:46]
    node isuFireSetMask = mux(_isuFireSetMask_T, _isuFireSetMask_T_2, UInt<1>("h0")) @[ISU.scala 87:27]
    when io.flush : @[ISU.scala 88:19]
    {
      node _T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
      node _busy_T = not(_T_1) @[RF.scala 58:26]
      node _busy_T_1 = and(busy, _busy_T) @[RF.scala 58:24]
      node _busy_T_2 = or(_busy_T_1, UInt<1>("h0")) @[RF.scala 58:38]
      node _busy_T_3 = bits(_busy_T_2, 31, 1) @[RF.scala 58:48]
      node _busy_T_4 = cat(_busy_T_3, UInt<1>("h0")) @[Cat.scala 33:92]
      busy <= _busy_T_4 @[RF.scala 58:10]
    }
    else :
    {
      node _busy_T_5 = not(wbClearMask) @[RF.scala 58:26]
      node _busy_T_6 = and(busy, _busy_T_5) @[RF.scala 58:24]
      node _busy_T_7 = or(_busy_T_6, isuFireSetMask) @[RF.scala 58:38]
      node _busy_T_8 = bits(_busy_T_7, 31, 1) @[RF.scala 58:48]
      node _busy_T_9 = cat(_busy_T_8, UInt<1>("h0")) @[Cat.scala 33:92]
      busy <= _busy_T_9 @[RF.scala 58:10]
    }
    node _io_in_0_ready_T = eq(io.in[0].valid, UInt<1>("h0")) @[ISU.scala 91:21]
    node _io_in_0_ready_T_1 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _io_in_0_ready_T_2 = or(_io_in_0_ready_T, _io_in_0_ready_T_1) @[ISU.scala 91:37]
    io.in[0].ready <= _io_in_0_ready_T_2 @[ISU.scala 91:18]
    io.in[1].ready <= UInt<1>("h0") @[ISU.scala 92:18]
    node _T_2 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_3 = and(_T_2, enableDisplay) @[Debug.scala 55:16]
    when _T_3 : @[Debug.scala 55:31]
    {
      node _T_4 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_5 = eq(_T_4, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_5 : @[Debug.scala 56:24]
      {
      }
      node _T_6 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_7 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_8 = eq(io.out.valid, UInt<1>("h0")) @[ISU.scala 97:43]
    node _T_9 = and(io.in[0].valid, _T_8) @[ISU.scala 97:40]
    node _T_10 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[ISU.scala 98:41]
    node _T_12 = and(io.out.valid, _T_11) @[ISU.scala 98:38]
    node _T_13 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]

  module ALU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { src1 : UInt<32>, src2 : UInt<32>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<32>}, flip cfIn : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, flip offset : UInt<32>}

    node _isAdderSub_T = bits(io.in.bits_wky.func, 6, 6) @[ALU.scala 60:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>("h0")) @[ALU.scala 87:20]
    node _adderRes_T = bits(isAdderSub, 0, 0) @[Bitwise.scala 77:15]
    node _adderRes_T_1 = mux(_adderRes_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _adderRes_T_2 = xor(io.in.bits_wky.src2, _adderRes_T_1) @[ALU.scala 88:33]
    node _adderRes_T_3 = add(io.in.bits_wky.src1, _adderRes_T_2) @[ALU.scala 88:24]
    node _adderRes_T_4 = add(_adderRes_T_3, isAdderSub) @[ALU.scala 88:60]
    node adderRes = tail(_adderRes_T_4, 1) @[ALU.scala 88:60]
    node xorRes = xor(io.in.bits_wky.src1, io.in.bits_wky.src2) @[ALU.scala 89:21]
    node _sltu_T = bits(adderRes, 32, 32) @[ALU.scala 90:23]
    node sltu = eq(_sltu_T, UInt<1>("h0")) @[ALU.scala 90:14]
    node _slt_T = bits(xorRes, 31, 31) @[ALU.scala 91:19]
    node slt = xor(_slt_T, sltu) @[ALU.scala 91:28]
    node _shsrc1_T = bits(io.in.bits_wky.src1, 31, 0) @[ALU.scala 93:44]
    node _shsrc1_T_1 = bits(io.in.bits_wky.src1, 31, 0) @[ALU.scala 94:35]
    node _shsrc1_T_2 = bits(_shsrc1_T_1, 31, 0) @[BitUtils.scala 47:23]
    node _shsrc1_T_3 = bits(io.in.bits_wky.src1, 31, 0) @[ALU.scala 95:35]
    node shsrc1_signBit = bits(_shsrc1_T_3, 31, 31) @[BitUtils.scala 39:20]
    node _shsrc1_T_4 = bits(_shsrc1_T_3, 31, 0) @[BitUtils.scala 40:23]
    node _shsrc1_T_5 = eq(UInt<6>("h25"), io.in.bits_wky.func) @[Mux.scala 81:61]
    node _shsrc1_T_6 = mux(_shsrc1_T_5, _shsrc1_T_2, _shsrc1_T) @[Mux.scala 81:58]
    node _shsrc1_T_7 = eq(UInt<6>("h2d"), io.in.bits_wky.func) @[Mux.scala 81:61]
    node shsrc1 = mux(_shsrc1_T_7, _shsrc1_T_4, _shsrc1_T_6) @[Mux.scala 81:58]
    node _shamt_T = bits(io.in.bits_wky.func, 5, 5) @[ALU.scala 45:34]
    node _shamt_T_1 = bits(io.in.bits_wky.src2, 4, 0) @[ALU.scala 97:49]
    node _shamt_T_2 = bits(io.in.bits_wky.src2, 4, 0) @[ALU.scala 97:93]
    node shamt = mux(_shamt_T, _shamt_T_1, _shamt_T_2) @[ALU.scala 97:18]
    node _res_T = bits(io.in.bits_wky.func, 3, 0) @[ALU.scala 98:35]
    node _res_T_1 = dshl(shsrc1, shamt) @[ALU.scala 99:33]
    node _res_T_2 = bits(_res_T_1, 31, 0) @[ALU.scala 99:42]
    node _res_T_3 = cat(UInt<31>("h0"), slt) @[Cat.scala 33:92]
    node _res_T_4 = cat(UInt<31>("h0"), sltu) @[Cat.scala 33:92]
    node _res_T_5 = dshr(shsrc1, shamt) @[ALU.scala 103:32]
    node _res_T_6 = or(io.in.bits_wky.src1, io.in.bits_wky.src2) @[ALU.scala 104:30]
    node _res_T_7 = and(io.in.bits_wky.src1, io.in.bits_wky.src2) @[ALU.scala 105:30]
    node _res_T_8 = asSInt(shsrc1) @[ALU.scala 106:32]
    node _res_T_9 = dshr(_res_T_8, shamt) @[ALU.scala 106:39]
    node _res_T_10 = asUInt(_res_T_9) @[ALU.scala 106:49]
    node _res_T_11 = sub(io.in.bits_wky.src1, io.in.bits_wky.src2) @[ALU.scala 107:45]
    node _res_T_12 = tail(_res_T_11, 1) @[ALU.scala 107:45]
    node _res_T_13 = bits(_res_T_12, 30, 0) @[ALU.scala 107:53]
    node _res_T_14 = cat(UInt<1>("h0"), _res_T_13) @[Cat.scala 33:92]
    node _res_T_15 = eq(UInt<1>("h1"), _res_T) @[Mux.scala 81:61]
    node _res_T_16 = mux(_res_T_15, _res_T_2, adderRes) @[Mux.scala 81:58]
    node _res_T_17 = eq(UInt<2>("h2"), _res_T) @[Mux.scala 81:61]
    node _res_T_18 = mux(_res_T_17, _res_T_3, _res_T_16) @[Mux.scala 81:58]
    node _res_T_19 = eq(UInt<2>("h3"), _res_T) @[Mux.scala 81:61]
    node _res_T_20 = mux(_res_T_19, _res_T_4, _res_T_18) @[Mux.scala 81:58]
    node _res_T_21 = eq(UInt<3>("h4"), _res_T) @[Mux.scala 81:61]
    node _res_T_22 = mux(_res_T_21, xorRes, _res_T_20) @[Mux.scala 81:58]
    node _res_T_23 = eq(UInt<3>("h5"), _res_T) @[Mux.scala 81:61]
    node _res_T_24 = mux(_res_T_23, _res_T_5, _res_T_22) @[Mux.scala 81:58]
    node _res_T_25 = eq(UInt<3>("h6"), _res_T) @[Mux.scala 81:61]
    node _res_T_26 = mux(_res_T_25, _res_T_6, _res_T_24) @[Mux.scala 81:58]
    node _res_T_27 = eq(UInt<3>("h7"), _res_T) @[Mux.scala 81:61]
    node _res_T_28 = mux(_res_T_27, _res_T_7, _res_T_26) @[Mux.scala 81:58]
    node _res_T_29 = eq(UInt<4>("hd"), _res_T) @[Mux.scala 81:61]
    node _res_T_30 = mux(_res_T_29, _res_T_10, _res_T_28) @[Mux.scala 81:58]
    node _res_T_31 = eq(UInt<4>("hb"), _res_T) @[Mux.scala 81:61]
    node res = mux(_res_T_31, _res_T_14, _res_T_30) @[Mux.scala 81:58]
    node _aluRes_T = bits(io.in.bits_wky.func, 5, 5) @[ALU.scala 45:34]
    node _aluRes_T_1 = bits(res, 31, 0) @[ALU.scala 109:57]
    node aluRes_signBit = bits(_aluRes_T_1, 31, 31) @[BitUtils.scala 39:20]
    node _aluRes_T_2 = bits(aluRes_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _aluRes_T_3 = mux(_aluRes_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _aluRes_T_4 = cat(_aluRes_T_3, _aluRes_T_1) @[Cat.scala 33:92]
    node aluRes = mux(_aluRes_T, _aluRes_T_4, res) @[ALU.scala 109:19]
    node _T = orr(xorRes) @[ALU.scala 112:56]
    node _T_1 = eq(_T, UInt<1>("h0")) @[ALU.scala 112:48]
    node _isBranch_T = bits(io.in.bits_wky.func, 3, 3) @[ALU.scala 63:35]
    node isBranch = eq(_isBranch_T, UInt<1>("h0")) @[ALU.scala 63:30]
    node isBru = bits(io.in.bits_wky.func, 4, 4) @[ALU.scala 62:31]
    node _taken_T = bits(io.in.bits_wky.func, 2, 1) @[ALU.scala 65:39]
    node _taken_T_1 = eq(UInt<2>("h0"), _taken_T) @[LookupTree.scala 24:34]
    node _taken_T_2 = eq(UInt<2>("h2"), _taken_T) @[LookupTree.scala 24:34]
    node _taken_T_3 = eq(UInt<2>("h3"), _taken_T) @[LookupTree.scala 24:34]
    node _taken_T_4 = mux(_taken_T_1, _T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _taken_T_5 = mux(_taken_T_2, slt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _taken_T_6 = mux(_taken_T_3, sltu, UInt<1>("h0")) @[Mux.scala 27:73]
    node _taken_T_7 = or(_taken_T_4, _taken_T_5) @[Mux.scala 27:73]
    node _taken_T_8 = or(_taken_T_7, _taken_T_6) @[Mux.scala 27:73]
    wire _taken_WIRE : UInt<1> @[Mux.scala 27:73]
    _taken_WIRE <= _taken_T_8 @[Mux.scala 27:73]
    node _taken_T_9 = bits(io.in.bits_wky.func, 0, 0) @[ALU.scala 66:40]
    node taken = xor(_taken_WIRE, _taken_T_9) @[ALU.scala 119:72]
    node _target_T = add(io.cfIn.pc, io.offset) @[ALU.scala 120:41]
    node _target_T_1 = tail(_target_T, 1) @[ALU.scala 120:41]
    node _target_T_2 = mux(isBranch, _target_T_1, adderRes) @[ALU.scala 120:19]
    node target = bits(_target_T_2, 31, 0) @[ALU.scala 120:63]
    node _targetAssume_T = and(isBranch, taken) @[ALU.scala 121:33]
    node _targetAssume_T_1 = eq(_targetAssume_T, UInt<1>("h0")) @[ALU.scala 121:22]
    node _targetAssume_T_2 = bits(target, 1, 0) @[ALU.scala 121:53]
    node _targetAssume_T_3 = eq(_targetAssume_T_2, UInt<1>("h0")) @[ALU.scala 121:59]
    node targetAssume = or(_targetAssume_T_1, _targetAssume_T_3) @[ALU.scala 121:43]
    node _jumpAssume_T = bits(io.in.bits_wky.func, 4, 4) @[ALU.scala 62:31]
    node _jumpAssume_T_1 = bits(io.in.bits_wky.func, 3, 3) @[ALU.scala 63:35]
    node _jumpAssume_T_2 = eq(_jumpAssume_T_1, UInt<1>("h0")) @[ALU.scala 63:30]
    node _jumpAssume_T_3 = eq(_jumpAssume_T_2, UInt<1>("h0")) @[ALU.scala 64:43]
    node _jumpAssume_T_4 = and(_jumpAssume_T, _jumpAssume_T_3) @[ALU.scala 64:40]
    node _jumpAssume_T_5 = eq(_jumpAssume_T_4, UInt<1>("h0")) @[ALU.scala 122:20]
    node _jumpAssume_T_6 = bits(target, 1, 0) @[ALU.scala 122:56]
    node _jumpAssume_T_7 = eq(_jumpAssume_T_6, UInt<1>("h0")) @[ALU.scala 122:62]
    node jumpAssume = or(_jumpAssume_T_5, _jumpAssume_T_7) @[ALU.scala 122:46]
    node _T_2 = and(targetAssume, jumpAssume) @[ALU.scala 124:38]
    node _predictWrong_T = eq(taken, UInt<1>("h0")) @[ALU.scala 131:26]
    node _predictWrong_T_1 = and(_predictWrong_T, isBranch) @[ALU.scala 131:33]
    node _predictWrong_T_2 = bits(io.cfIn.brIdx, 0, 0) @[ALU.scala 131:59]
    node _predictWrong_T_3 = bits(io.cfIn.brIdx, 0, 0) @[ALU.scala 131:78]
    node _predictWrong_T_4 = eq(_predictWrong_T_3, UInt<1>("h0")) @[ALU.scala 131:64]
    node _predictWrong_T_5 = neq(io.redirect.target, io.cfIn.pnpc) @[ALU.scala 131:105]
    node _predictWrong_T_6 = or(_predictWrong_T_4, _predictWrong_T_5) @[ALU.scala 131:82]
    node predictWrong = mux(_predictWrong_T_1, _predictWrong_T_2, _predictWrong_T_6) @[ALU.scala 131:25]
    node _isRVC_T = bits(io.cfIn.instr, 1, 0) @[ALU.scala 132:29]
    node isRVC = neq(_isRVC_T, UInt<2>("h3")) @[ALU.scala 132:35]
    node _T_3 = bits(io.cfIn.instr, 1, 0) @[ALU.scala 133:23]
    node _T_4 = eq(_T_3, UInt<2>("h3")) @[ALU.scala 133:29]
    node _T_5 = or(_T_4, isRVC) @[ALU.scala 133:41]
    node _T_6 = eq(io.in.valid, UInt<1>("h0")) @[ALU.scala 133:53]
    node _T_7 = or(_T_5, _T_6) @[ALU.scala 133:50]
    node _T_8 = asUInt(reset_wky) @[ALU.scala 133:9]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[ALU.scala 133:9]
    when _T_9 : @[ALU.scala 133:9]
    {
      node _T_10 = eq(_T_7, UInt<1>("h0")) @[ALU.scala 133:9]
      when _T_10 : @[ALU.scala 133:9]
      {
      }
    }
    node _T_11 = bits(io.cfIn.instr, 1, 0) @[ALU.scala 134:32]
    node _T_12 = eq(_T_11, UInt<2>("h3")) @[ALU.scala 134:38]
    node _T_13 = eq(isRVC, UInt<1>("h0")) @[ALU.scala 134:55]
    node _T_14 = neq(_T_12, _T_13) @[ALU.scala 134:51]
    node _T_15 = and(io.in.valid, _T_14) @[ALU.scala 134:15]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_16 = and(_T_15, enableDisplay) @[Debug.scala 55:16]
    when _T_16 : @[Debug.scala 55:31]
    {
      node _T_17 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_18 = eq(_T_17, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_18 : @[Debug.scala 56:24]
      {
      }
      node _T_19 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_20 = eq(_T_19, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_20 : @[Debug.scala 57:13]
      {
    }
    }
    node _io_redirect_target_T = eq(taken, UInt<1>("h0")) @[ALU.scala 135:29]
    node _io_redirect_target_T_1 = and(_io_redirect_target_T, isBranch) @[ALU.scala 135:36]
    node _io_redirect_target_T_2 = add(io.cfIn.pc, UInt<2>("h2")) @[ALU.scala 135:71]
    node _io_redirect_target_T_3 = tail(_io_redirect_target_T_2, 1) @[ALU.scala 135:71]
    node _io_redirect_target_T_4 = add(io.cfIn.pc, UInt<3>("h4")) @[ALU.scala 135:89]
    node _io_redirect_target_T_5 = tail(_io_redirect_target_T_4, 1) @[ALU.scala 135:89]
    node _io_redirect_target_T_6 = mux(isRVC, _io_redirect_target_T_3, _io_redirect_target_T_5) @[ALU.scala 135:52]
    node _io_redirect_target_T_7 = mux(_io_redirect_target_T_1, _io_redirect_target_T_6, target) @[ALU.scala 135:28]
    io.redirect.target <= _io_redirect_target_T_7 @[ALU.scala 135:22]
    node _io_redirect_valid_T = and(io.in.valid, isBru) @[ALU.scala 137:30]
    node _io_redirect_valid_T_1 = and(_io_redirect_valid_T, predictWrong) @[ALU.scala 137:39]
    io.redirect.valid <= _io_redirect_valid_T_1 @[ALU.scala 137:21]
    io.redirect.rtype <= UInt<1>("h0") @[ALU.scala 139:21]
    node _io_out_bits_T = eq(isRVC, UInt<1>("h0")) @[ALU.scala 143:33]
    node io_out_bits_signBit = bits(io.cfIn.pc, 31, 31) @[BitUtils.scala 39:20]
    node _io_out_bits_T_1 = bits(io_out_bits_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _io_out_bits_T_2 = mux(_io_out_bits_T_1, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _io_out_bits_T_3 = cat(_io_out_bits_T_2, io.cfIn.pc) @[Cat.scala 33:92]
    node _io_out_bits_T_4 = add(_io_out_bits_T_3, UInt<3>("h4")) @[ALU.scala 143:71]
    node _io_out_bits_T_5 = tail(_io_out_bits_T_4, 1) @[ALU.scala 143:71]
    node io_out_bits_signBit_1 = bits(io.cfIn.pc, 31, 31) @[BitUtils.scala 39:20]
    node _io_out_bits_T_6 = bits(io_out_bits_signBit_1, 0, 0) @[Bitwise.scala 77:15]
    node _io_out_bits_T_7 = mux(_io_out_bits_T_6, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _io_out_bits_T_8 = cat(_io_out_bits_T_7, io.cfIn.pc) @[Cat.scala 33:92]
    node _io_out_bits_T_9 = add(_io_out_bits_T_8, UInt<2>("h2")) @[ALU.scala 143:108]
    node _io_out_bits_T_10 = tail(_io_out_bits_T_9, 1) @[ALU.scala 143:108]
    node _io_out_bits_T_11 = mux(_io_out_bits_T, _io_out_bits_T_5, _io_out_bits_T_10) @[ALU.scala 143:32]
    node _io_out_bits_T_12 = mux(isBru, _io_out_bits_T_11, aluRes) @[ALU.scala 143:21]
    io.out.bits_wky <= _io_out_bits_T_12 @[ALU.scala 143:15]
    node _T_21 = and(io.in.valid, isBru) @[ALU.scala 145:15]
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_22 = and(_T_21, enableDisplay_1) @[Debug.scala 55:16]
    when _T_22 : @[Debug.scala 55:31]
    {
      node _T_23 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_24 = eq(_T_23, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_24 : @[Debug.scala 56:24]
      {
      }
      node _T_25 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_26 = eq(_T_25, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_26 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_27 = and(io.in.valid, isBru) @[ALU.scala 146:15]
    reg c_2 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[GTimer.scala 25:12]
    c_2 <= _c_T_5 @[GTimer.scala 25:7]
    wire enableDisplay_2 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_2 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_28 = and(_T_27, enableDisplay_2) @[Debug.scala 55:16]
    when _T_28 : @[Debug.scala 55:31]
    {
      node _T_29 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_30 = eq(_T_29, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_30 : @[Debug.scala 56:24]
      {
      }
      node _T_31 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_32 = eq(_T_31, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_32 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_33 = and(io.in.valid, isBru) @[ALU.scala 147:15]
    node _T_34 = eq(io.in.bits_wky.func, UInt<7>("h58")) @[ALU.scala 147:162]
    node _T_35 = eq(io.in.bits_wky.func, UInt<7>("h5c")) @[ALU.scala 147:188]
    node _T_36 = or(_T_34, _T_35) @[ALU.scala 147:180]
    node _T_37 = eq(io.in.bits_wky.func, UInt<7>("h5a")) @[ALU.scala 147:214]
    node _T_38 = eq(io.in.bits_wky.func, UInt<7>("h5e")) @[ALU.scala 147:239]
    reg c_3 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[GTimer.scala 25:12]
    c_3 <= _c_T_7 @[GTimer.scala 25:7]
    wire enableDisplay_3 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_3 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_39 = and(_T_33, enableDisplay_3) @[Debug.scala 55:16]
    when _T_39 : @[Debug.scala 55:31]
    {
      node _T_40 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_41 = eq(_T_40, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_41 : @[Debug.scala 56:24]
      {
      }
      node _T_42 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_43 = eq(_T_42, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_43 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_4 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[GTimer.scala 25:12]
    c_4 <= _c_T_9 @[GTimer.scala 25:7]
    wire enableDisplay_4 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_4 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_44 = and(UInt<1>("h1"), enableDisplay_4) @[Debug.scala 55:16]
    when _T_44 : @[Debug.scala 55:31]
    {
      node _T_45 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_46 = eq(_T_45, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_46 : @[Debug.scala 56:24]
      {
      }
      node _T_47 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_48 = eq(_T_47, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_48 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_49 = and(io.in.valid, isBru) @[ALU.scala 154:15]
    node _T_50 = and(io.in.valid, isBru) @[ALU.scala 154:147]
    node _T_51 = eq(UInt<5>("h10"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_52 = eq(UInt<5>("h11"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_53 = eq(UInt<5>("h14"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_54 = eq(UInt<5>("h15"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_55 = eq(UInt<5>("h16"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_56 = eq(UInt<5>("h17"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_57 = eq(UInt<7>("h5c"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_58 = eq(UInt<7>("h5e"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_59 = eq(UInt<7>("h58"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_60 = eq(UInt<7>("h5a"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _T_61 = mux(_T_51, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_62 = mux(_T_52, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_63 = mux(_T_53, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_64 = mux(_T_54, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_65 = mux(_T_55, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_66 = mux(_T_56, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_67 = mux(_T_57, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_68 = mux(_T_58, UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_69 = mux(_T_59, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_70 = mux(_T_60, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _T_71 = or(_T_61, _T_62) @[Mux.scala 27:73]
    node _T_72 = or(_T_71, _T_63) @[Mux.scala 27:73]
    node _T_73 = or(_T_72, _T_64) @[Mux.scala 27:73]
    node _T_74 = or(_T_73, _T_65) @[Mux.scala 27:73]
    node _T_75 = or(_T_74, _T_66) @[Mux.scala 27:73]
    node _T_76 = or(_T_75, _T_67) @[Mux.scala 27:73]
    node _T_77 = or(_T_76, _T_68) @[Mux.scala 27:73]
    node _T_78 = or(_T_77, _T_69) @[Mux.scala 27:73]
    node _T_79 = or(_T_78, _T_70) @[Mux.scala 27:73]
    wire _WIRE : UInt<2> @[Mux.scala 27:73]
    _WIRE <= _T_79 @[Mux.scala 27:73]
    reg c_5 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[GTimer.scala 25:12]
    c_5 <= _c_T_11 @[GTimer.scala 25:7]
    wire enableDisplay_5 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_5 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_80 = and(_T_49, enableDisplay_5) @[Debug.scala 55:16]
    when _T_80 : @[Debug.scala 55:31]
    {
      node _T_81 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_82 = eq(_T_81, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_82 : @[Debug.scala 56:24]
      {
      }
      node _T_83 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_84 = eq(_T_83, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_84 : @[Debug.scala 57:13]
      {
    }
    }
    io.in.ready <= io.out.ready @[ALU.scala 156:15]
    io.out.valid <= io.in.valid @[ALU.scala 157:16]
    wire _bpuUpdateReq_WIRE : { valid : UInt<1>, pc : UInt<32>, isMissPredict : UInt<1>, actualTarget : UInt<32>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.isRVC <= UInt<1>("h0") @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.btbType <= UInt<2>("h0") @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.fuOpType <= UInt<7>("h0") @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.actualTaken <= UInt<1>("h0") @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.actualTarget <= UInt<32>("h0") @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.isMissPredict <= UInt<1>("h0") @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.pc <= UInt<32>("h0") @[ALU.scala 159:43]
    _bpuUpdateReq_WIRE.valid <= UInt<1>("h0") @[ALU.scala 159:43]
    wire bpuUpdateReq : { valid : UInt<1>, pc : UInt<32>, isMissPredict : UInt<1>, actualTarget : UInt<32>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[ALU.scala 159:30]
    bpuUpdateReq <= _bpuUpdateReq_WIRE @[ALU.scala 159:30]
    node _bpuUpdateReq_valid_T = and(io.in.valid, isBru) @[ALU.scala 160:31]
    bpuUpdateReq.valid <= _bpuUpdateReq_valid_T @[ALU.scala 160:22]
    bpuUpdateReq.pc <= io.cfIn.pc @[ALU.scala 161:19]
    bpuUpdateReq.isMissPredict <= predictWrong @[ALU.scala 162:30]
    bpuUpdateReq.actualTarget <= target @[ALU.scala 163:29]
    bpuUpdateReq.actualTaken <= taken @[ALU.scala 164:28]
    bpuUpdateReq.fuOpType <= io.in.bits_wky.func @[ALU.scala 165:25]
    node _bpuUpdateReq_btbType_T = eq(UInt<5>("h10"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_1 = eq(UInt<5>("h11"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_2 = eq(UInt<5>("h14"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_3 = eq(UInt<5>("h15"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_4 = eq(UInt<5>("h16"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_5 = eq(UInt<5>("h17"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_6 = eq(UInt<7>("h5c"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_7 = eq(UInt<7>("h5e"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_8 = eq(UInt<7>("h58"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_9 = eq(UInt<7>("h5a"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_10 = mux(_bpuUpdateReq_btbType_T, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_11 = mux(_bpuUpdateReq_btbType_T_1, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_12 = mux(_bpuUpdateReq_btbType_T_2, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_13 = mux(_bpuUpdateReq_btbType_T_3, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_14 = mux(_bpuUpdateReq_btbType_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_15 = mux(_bpuUpdateReq_btbType_T_5, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_16 = mux(_bpuUpdateReq_btbType_T_6, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_17 = mux(_bpuUpdateReq_btbType_T_7, UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_18 = mux(_bpuUpdateReq_btbType_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_19 = mux(_bpuUpdateReq_btbType_T_9, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_20 = or(_bpuUpdateReq_btbType_T_10, _bpuUpdateReq_btbType_T_11) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_21 = or(_bpuUpdateReq_btbType_T_20, _bpuUpdateReq_btbType_T_12) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_22 = or(_bpuUpdateReq_btbType_T_21, _bpuUpdateReq_btbType_T_13) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_23 = or(_bpuUpdateReq_btbType_T_22, _bpuUpdateReq_btbType_T_14) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_24 = or(_bpuUpdateReq_btbType_T_23, _bpuUpdateReq_btbType_T_15) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_25 = or(_bpuUpdateReq_btbType_T_24, _bpuUpdateReq_btbType_T_16) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_26 = or(_bpuUpdateReq_btbType_T_25, _bpuUpdateReq_btbType_T_17) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_27 = or(_bpuUpdateReq_btbType_T_26, _bpuUpdateReq_btbType_T_18) @[Mux.scala 27:73]
    node _bpuUpdateReq_btbType_T_28 = or(_bpuUpdateReq_btbType_T_27, _bpuUpdateReq_btbType_T_19) @[Mux.scala 27:73]
    wire _bpuUpdateReq_btbType_WIRE : UInt<2> @[Mux.scala 27:73]
    _bpuUpdateReq_btbType_WIRE <= _bpuUpdateReq_btbType_T_28 @[Mux.scala 27:73]
    bpuUpdateReq.btbType <= _bpuUpdateReq_btbType_WIRE @[ALU.scala 166:24]
    bpuUpdateReq.isRVC <= isRVC @[ALU.scala 167:22]
    reg REG : { valid : UInt<1>, pc : UInt<32>, isMissPredict : UInt<1>, actualTarget : UInt<32>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), REG) @[ALU.scala 170:34]
    REG <= bpuUpdateReq @[ALU.scala 170:34]
    node _right_T = and(io.in.valid, isBru) @[ALU.scala 172:23]
    node _right_T_1 = eq(predictWrong, UInt<1>("h0")) @[ALU.scala 172:35]
    node right = and(_right_T, _right_T_1) @[ALU.scala 172:32]
    node _wrong_T = and(io.in.valid, isBru) @[ALU.scala 173:23]
    node wrong = and(_wrong_T, predictWrong) @[ALU.scala 173:32]
    node _T_85 = and(right, isBranch) @[ALU.scala 174:33]
    node _T_86 = and(wrong, isBranch) @[ALU.scala 175:33]
    node _T_87 = and(wrong, isBranch) @[ALU.scala 176:33]
    node _T_88 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 176:58]
    node _T_89 = eq(_T_88, UInt<1>("h0")) @[ALU.scala 176:63]
    node _T_90 = and(_T_87, _T_89) @[ALU.scala 176:45]
    node _T_91 = and(_T_90, isRVC) @[ALU.scala 176:73]
    node _T_92 = and(wrong, isBranch) @[ALU.scala 177:33]
    node _T_93 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 177:58]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[ALU.scala 177:63]
    node _T_95 = and(_T_92, _T_94) @[ALU.scala 177:45]
    node _T_96 = eq(isRVC, UInt<1>("h0")) @[ALU.scala 177:76]
    node _T_97 = and(_T_95, _T_96) @[ALU.scala 177:73]
    node _T_98 = and(wrong, isBranch) @[ALU.scala 178:33]
    node _T_99 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 178:58]
    node _T_100 = eq(_T_99, UInt<2>("h2")) @[ALU.scala 178:63]
    node _T_101 = and(_T_98, _T_100) @[ALU.scala 178:45]
    node _T_102 = and(_T_101, isRVC) @[ALU.scala 178:73]
    node _T_103 = and(wrong, isBranch) @[ALU.scala 179:33]
    node _T_104 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 179:58]
    node _T_105 = eq(_T_104, UInt<2>("h2")) @[ALU.scala 179:63]
    node _T_106 = and(_T_103, _T_105) @[ALU.scala 179:45]
    node _T_107 = eq(isRVC, UInt<1>("h0")) @[ALU.scala 179:76]
    node _T_108 = and(_T_106, _T_107) @[ALU.scala 179:73]
    node _T_109 = and(wrong, isBranch) @[ALU.scala 180:33]
    node _T_110 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 180:58]
    node _T_111 = eq(_T_110, UInt<3>("h4")) @[ALU.scala 180:63]
    node _T_112 = and(_T_109, _T_111) @[ALU.scala 180:45]
    node _T_113 = and(_T_112, isRVC) @[ALU.scala 180:73]
    node _T_114 = and(wrong, isBranch) @[ALU.scala 181:33]
    node _T_115 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 181:58]
    node _T_116 = eq(_T_115, UInt<3>("h4")) @[ALU.scala 181:63]
    node _T_117 = and(_T_114, _T_116) @[ALU.scala 181:45]
    node _T_118 = eq(isRVC, UInt<1>("h0")) @[ALU.scala 181:76]
    node _T_119 = and(_T_117, _T_118) @[ALU.scala 181:73]
    node _T_120 = and(wrong, isBranch) @[ALU.scala 182:33]
    node _T_121 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 182:58]
    node _T_122 = eq(_T_121, UInt<3>("h6")) @[ALU.scala 182:63]
    node _T_123 = and(_T_120, _T_122) @[ALU.scala 182:45]
    node _T_124 = and(_T_123, isRVC) @[ALU.scala 182:73]
    node _T_125 = and(wrong, isBranch) @[ALU.scala 183:33]
    node _T_126 = bits(io.cfIn.pc, 2, 0) @[ALU.scala 183:58]
    node _T_127 = eq(_T_126, UInt<3>("h6")) @[ALU.scala 183:63]
    node _T_128 = and(_T_125, _T_127) @[ALU.scala 183:45]
    node _T_129 = eq(isRVC, UInt<1>("h0")) @[ALU.scala 183:76]
    node _T_130 = and(_T_128, _T_129) @[ALU.scala 183:73]
    node _T_131 = eq(io.in.bits_wky.func, UInt<7>("h58")) @[ALU.scala 184:42]
    node _T_132 = eq(io.in.bits_wky.func, UInt<7>("h5c")) @[ALU.scala 184:68]
    node _T_133 = or(_T_131, _T_132) @[ALU.scala 184:60]
    node _T_134 = and(right, _T_133) @[ALU.scala 184:33]
    node _T_135 = eq(io.in.bits_wky.func, UInt<7>("h58")) @[ALU.scala 185:42]
    node _T_136 = eq(io.in.bits_wky.func, UInt<7>("h5c")) @[ALU.scala 185:68]
    node _T_137 = or(_T_135, _T_136) @[ALU.scala 185:60]
    node _T_138 = and(wrong, _T_137) @[ALU.scala 185:33]
    node _T_139 = eq(io.in.bits_wky.func, UInt<7>("h5a")) @[ALU.scala 186:41]
    node _T_140 = and(right, _T_139) @[ALU.scala 186:33]
    node _T_141 = eq(io.in.bits_wky.func, UInt<7>("h5a")) @[ALU.scala 187:41]
    node _T_142 = and(wrong, _T_141) @[ALU.scala 187:33]
    node _T_143 = eq(io.in.bits_wky.func, UInt<7>("h5e")) @[ALU.scala 188:41]
    node _T_144 = and(right, _T_143) @[ALU.scala 188:33]
    node _T_145 = eq(io.in.bits_wky.func, UInt<7>("h5e")) @[ALU.scala 189:41]
    node _T_146 = and(wrong, _T_145) @[ALU.scala 189:33]

  module LSExecUnit :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { src1 : UInt<32>, src2 : UInt<32>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<32>}, flip wdata : UInt<32>, flip instr : UInt<32>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, isMMIO : UInt<1>, dtlbPF : UInt<1>, loadAddrMisaligned : UInt<1>, storeAddrMisaligned : UInt<1>}

    reg addrLatch : UInt, clock with :
      reset => (UInt<1>("h0"), addrLatch) @[UnpipelinedLSU.scala 333:26]
    addrLatch <= io.in.bits_wky.src1 @[UnpipelinedLSU.scala 333:26]
    node _isStore_T = bits(io.in.bits_wky.func, 3, 3) @[LSU.scala 55:39]
    node isStore = and(io.in.valid, _isStore_T) @[UnpipelinedLSU.scala 334:23]
    node _partialLoad_T = eq(isStore, UInt<1>("h0")) @[UnpipelinedLSU.scala 335:21]
    node _partialLoad_T_1 = neq(io.in.bits_wky.func, UInt<2>("h3")) @[UnpipelinedLSU.scala 335:39]
    node partialLoad = and(_partialLoad_T, _partialLoad_T_1) @[UnpipelinedLSU.scala 335:30]
    reg state : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h0")) @[UnpipelinedLSU.scala 338:22]
    wire dtlbFinish : UInt<1> @[UnpipelinedLSU.scala 340:28]
    dtlbFinish <= UInt<1>("h0") @[UnpipelinedLSU.scala 340:28]
    wire dtlbPF : UInt<1> @[UnpipelinedLSU.scala 341:24]
    dtlbPF <= UInt<1>("h0") @[UnpipelinedLSU.scala 341:24]
    wire dtlbEnable : UInt<1> @[UnpipelinedLSU.scala 342:28]
    dtlbEnable <= UInt<1>("h0") @[UnpipelinedLSU.scala 342:28]
    io.dtlbPF <= dtlbPF @[UnpipelinedLSU.scala 349:13]
    node _T = eq(UInt<2>("h0"), state) @[UnpipelinedLSU.scala 351:18]
    when _T : @[UnpipelinedLSU.scala 351:18]
    {
      node _T_1 = and(io.dmem.req.ready, io.dmem.req.valid) @[Decoupled.scala 51:35]
      node _T_2 = and(_T_1, dtlbEnable) @[UnpipelinedLSU.scala 353:27]
      when _T_2 : @[UnpipelinedLSU.scala 353:43]
      {
        state <= UInt<2>("h1") @[UnpipelinedLSU.scala 353:51]
      }
      node _T_3 = and(io.dmem.req.ready, io.dmem.req.valid) @[Decoupled.scala 51:35]
      node _T_4 = eq(dtlbEnable, UInt<1>("h0")) @[UnpipelinedLSU.scala 354:30]
      node _T_5 = and(_T_3, _T_4) @[UnpipelinedLSU.scala 354:27]
      when _T_5 : @[UnpipelinedLSU.scala 354:43]
      {
        state <= UInt<2>("h2") @[UnpipelinedLSU.scala 354:51]
    }
    }
    else :
    {
      node _T_6 = eq(UInt<2>("h1"), state) @[UnpipelinedLSU.scala 351:18]
      when _T_6 : @[UnpipelinedLSU.scala 351:18]
      {
        node _T_7 = and(dtlbFinish, dtlbPF) @[UnpipelinedLSU.scala 358:24]
        when _T_7 : @[UnpipelinedLSU.scala 358:36]
        {
          state <= UInt<2>("h0") @[UnpipelinedLSU.scala 358:44]
        }
        node _T_8 = eq(dtlbPF, UInt<1>("h0")) @[UnpipelinedLSU.scala 359:27]
        node _T_9 = and(dtlbFinish, _T_8) @[UnpipelinedLSU.scala 359:24]
        when _T_9 : @[UnpipelinedLSU.scala 359:36]
        {
          state <= UInt<2>("h2") @[UnpipelinedLSU.scala 359:44]
      }
      }
      else :
      {
        node _T_10 = eq(UInt<2>("h2"), state) @[UnpipelinedLSU.scala 351:18]
        when _T_10 : @[UnpipelinedLSU.scala 351:18]
        {
          node _T_11 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[Decoupled.scala 51:35]
          when _T_11 : @[UnpipelinedLSU.scala 361:46]
          {
            node _state_T = mux(partialLoad, UInt<2>("h3"), UInt<2>("h0")) @[UnpipelinedLSU.scala 361:60]
            state <= _state_T @[UnpipelinedLSU.scala 361:54]
        }
        }
        else :
        {
          node _T_12 = eq(UInt<2>("h3"), state) @[UnpipelinedLSU.scala 351:18]
          when _T_12 : @[UnpipelinedLSU.scala 351:18]
          {
            state <= UInt<2>("h0") @[UnpipelinedLSU.scala 362:32]
    }
    }
    }
    }
    node _T_13 = and(io.dmem.req.ready, io.dmem.req.valid) @[Decoupled.scala 51:35]
    node _T_14 = bits(io.in.bits_wky.func, 1, 0) @[UnpipelinedLSU.scala 365:83]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_15 = and(_T_13, enableDisplay) @[Debug.scala 55:16]
    when _T_15 : @[Debug.scala 55:31]
    {
      node _T_16 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_17 = eq(_T_16, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_17 : @[Debug.scala 56:24]
      {
      }
      node _T_18 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_19 = eq(_T_18, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_19 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_20 = and(io.dmem.req.ready, io.dmem.req.valid) @[Decoupled.scala 51:35]
    node _T_21 = and(io.dmem.req.ready, io.dmem.req.valid) @[Decoupled.scala 51:35]
    node _T_22 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[Decoupled.scala 51:35]
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_23 = and(_T_20, enableDisplay_1) @[Debug.scala 55:16]
    when _T_23 : @[Debug.scala 55:31]
    {
      node _T_24 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_25 = eq(_T_24, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_25 : @[Debug.scala 56:24]
      {
      }
      node _T_26 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_27 = eq(_T_26, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_27 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_28 = and(dtlbFinish, dtlbEnable) @[UnpipelinedLSU.scala 367:20]
    node _T_29 = and(io.dmem.req.ready, io.dmem.req.valid) @[Decoupled.scala 51:35]
    node _T_30 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[Decoupled.scala 51:35]
    reg c_2 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[GTimer.scala 25:12]
    c_2 <= _c_T_5 @[GTimer.scala 25:7]
    wire enableDisplay_2 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_2 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_31 = and(_T_28, enableDisplay_2) @[Debug.scala 55:16]
    when _T_31 : @[Debug.scala 55:31]
    {
      node _T_32 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_33 = eq(_T_32, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_33 : @[Debug.scala 56:24]
      {
      }
      node _T_34 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_35 = eq(_T_34, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_35 : @[Debug.scala 57:13]
      {
    }
    }
    node size = bits(io.in.bits_wky.func, 1, 0) @[UnpipelinedLSU.scala 369:18]
    node reqAddr_signBit = bits(io.in.bits_wky.src1, 31, 31) @[BitUtils.scala 39:20]
    node reqAddr = bits(io.in.bits_wky.src1, 31, 0) @[BitUtils.scala 40:23]
    node _reqWdata_T = bits(io.wdata, 7, 0) @[UnpipelinedLSU.scala 326:30]
    node _reqWdata_T_1 = cat(_reqWdata_T, _reqWdata_T) @[Cat.scala 33:92]
    node _reqWdata_T_2 = cat(_reqWdata_T_1, _reqWdata_T_1) @[Cat.scala 33:92]
    node _reqWdata_T_3 = bits(io.wdata, 15, 0) @[UnpipelinedLSU.scala 327:30]
    node _reqWdata_T_4 = cat(_reqWdata_T_3, _reqWdata_T_3) @[Cat.scala 33:92]
    node _reqWdata_T_5 = eq(UInt<1>("h0"), size) @[LookupTree.scala 24:34]
    node _reqWdata_T_6 = eq(UInt<1>("h1"), size) @[LookupTree.scala 24:34]
    node _reqWdata_T_7 = eq(UInt<2>("h2"), size) @[LookupTree.scala 24:34]
    node _reqWdata_T_8 = mux(_reqWdata_T_5, _reqWdata_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _reqWdata_T_9 = mux(_reqWdata_T_6, _reqWdata_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _reqWdata_T_10 = mux(_reqWdata_T_7, io.wdata, UInt<1>("h0")) @[Mux.scala 27:73]
    node _reqWdata_T_11 = or(_reqWdata_T_8, _reqWdata_T_9) @[Mux.scala 27:73]
    node _reqWdata_T_12 = or(_reqWdata_T_11, _reqWdata_T_10) @[Mux.scala 27:73]
    wire reqWdata : UInt<32> @[Mux.scala 27:73]
    reqWdata <= _reqWdata_T_12 @[Mux.scala 27:73]
    node _reqWmask_T = eq(UInt<1>("h0"), size) @[LookupTree.scala 24:34]
    node _reqWmask_T_1 = eq(UInt<1>("h1"), size) @[LookupTree.scala 24:34]
    node _reqWmask_T_2 = eq(UInt<2>("h2"), size) @[LookupTree.scala 24:34]
    node _reqWmask_T_3 = mux(_reqWmask_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _reqWmask_T_4 = mux(_reqWmask_T_1, UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _reqWmask_T_5 = mux(_reqWmask_T_2, UInt<4>("hf"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _reqWmask_T_6 = or(_reqWmask_T_3, _reqWmask_T_4) @[Mux.scala 27:73]
    node _reqWmask_T_7 = or(_reqWmask_T_6, _reqWmask_T_5) @[Mux.scala 27:73]
    wire _reqWmask_WIRE : UInt<4> @[Mux.scala 27:73]
    _reqWmask_WIRE <= _reqWmask_T_7 @[Mux.scala 27:73]
    node _reqWmask_T_8 = bits(io.in.bits_wky.src1, 1, 0) @[UnpipelinedLSU.scala 322:15]
    node reqWmask = dshl(_reqWmask_WIRE, _reqWmask_T_8) @[UnpipelinedLSU.scala 322:8]
    node x5 = mux(isStore, UInt<1>("h1"), UInt<1>("h0")) @[UnpipelinedLSU.scala 378:14]
    io.dmem.req.bits_wky.addr <= reqAddr @[SimpleBus.scala 64:15]
    io.dmem.req.bits_wky.cmd <= x5 @[SimpleBus.scala 65:14]
    io.dmem.req.bits_wky.size <= size @[SimpleBus.scala 66:15]
    io.dmem.req.bits_wky.wdata <= reqWdata @[SimpleBus.scala 67:16]
    io.dmem.req.bits_wky.wmask <= reqWmask @[SimpleBus.scala 68:16]
    node _io_dmem_req_valid_T = eq(state, UInt<2>("h0")) @[UnpipelinedLSU.scala 379:37]
    node _io_dmem_req_valid_T_1 = and(io.in.valid, _io_dmem_req_valid_T) @[UnpipelinedLSU.scala 379:27]
    node _io_dmem_req_valid_T_2 = eq(io.loadAddrMisaligned, UInt<1>("h0")) @[UnpipelinedLSU.scala 379:52]
    node _io_dmem_req_valid_T_3 = and(_io_dmem_req_valid_T_1, _io_dmem_req_valid_T_2) @[UnpipelinedLSU.scala 379:49]
    node _io_dmem_req_valid_T_4 = eq(io.storeAddrMisaligned, UInt<1>("h0")) @[UnpipelinedLSU.scala 379:78]
    node _io_dmem_req_valid_T_5 = and(_io_dmem_req_valid_T_3, _io_dmem_req_valid_T_4) @[UnpipelinedLSU.scala 379:75]
    io.dmem.req.valid <= _io_dmem_req_valid_T_5 @[UnpipelinedLSU.scala 379:18]
    io.dmem.resp.ready <= UInt<1>("h1") @[UnpipelinedLSU.scala 380:19]
    node _io_out_valid_T = neq(state, UInt<2>("h0")) @[UnpipelinedLSU.scala 382:40]
    node _io_out_valid_T_1 = and(dtlbPF, _io_out_valid_T) @[UnpipelinedLSU.scala 382:31]
    node _io_out_valid_T_2 = or(_io_out_valid_T_1, io.loadAddrMisaligned) @[UnpipelinedLSU.scala 382:51]
    node _io_out_valid_T_3 = or(_io_out_valid_T_2, io.storeAddrMisaligned) @[UnpipelinedLSU.scala 382:76]
    node _io_out_valid_T_4 = eq(state, UInt<2>("h3")) @[UnpipelinedLSU.scala 382:134]
    node _io_out_valid_T_5 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[Decoupled.scala 51:35]
    node _io_out_valid_T_6 = eq(state, UInt<2>("h2")) @[UnpipelinedLSU.scala 382:178]
    node _io_out_valid_T_7 = and(_io_out_valid_T_5, _io_out_valid_T_6) @[UnpipelinedLSU.scala 382:168]
    node _io_out_valid_T_8 = mux(partialLoad, _io_out_valid_T_4, _io_out_valid_T_7) @[UnpipelinedLSU.scala 382:114]
    node _io_out_valid_T_9 = mux(_io_out_valid_T_3, UInt<1>("h1"), _io_out_valid_T_8) @[UnpipelinedLSU.scala 382:22]
    io.out.valid <= _io_out_valid_T_9 @[UnpipelinedLSU.scala 382:16]
    node _io_in_ready_T = eq(state, UInt<2>("h0")) @[UnpipelinedLSU.scala 383:25]
    node _io_in_ready_T_1 = or(_io_in_ready_T, dtlbPF) @[UnpipelinedLSU.scala 383:37]
    io.in.ready <= _io_in_ready_T_1 @[UnpipelinedLSU.scala 383:15]
    node _T_36 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _T_37 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[Decoupled.scala 51:35]
    reg c_3 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[GTimer.scala 25:12]
    c_3 <= _c_T_7 @[GTimer.scala 25:7]
    wire enableDisplay_3 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_3 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_38 = and(_T_36, enableDisplay_3) @[Debug.scala 55:16]
    when _T_38 : @[Debug.scala 55:31]
    {
      node _T_39 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_40 = eq(_T_39, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_40 : @[Debug.scala 56:24]
      {
      }
      node _T_41 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_42 = eq(_T_41, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_42 : @[Debug.scala 57:13]
      {
    }
    }
    reg rdataLatch : UInt, clock with :
      reset => (UInt<1>("h0"), rdataLatch) @[UnpipelinedLSU.scala 388:27]
    rdataLatch <= io.dmem.resp.bits_wky.rdata @[UnpipelinedLSU.scala 388:27]
    node _rdataSel64_T = bits(addrLatch, 2, 0) @[UnpipelinedLSU.scala 389:40]
    node _rdataSel64_T_1 = bits(rdataLatch, 63, 0) @[UnpipelinedLSU.scala 390:27]
    node _rdataSel64_T_2 = bits(rdataLatch, 63, 8) @[UnpipelinedLSU.scala 391:27]
    node _rdataSel64_T_3 = bits(rdataLatch, 63, 16) @[UnpipelinedLSU.scala 392:27]
    node _rdataSel64_T_4 = bits(rdataLatch, 63, 24) @[UnpipelinedLSU.scala 393:27]
    node _rdataSel64_T_5 = bits(rdataLatch, 63, 32) @[UnpipelinedLSU.scala 394:27]
    node _rdataSel64_T_6 = bits(rdataLatch, 63, 40) @[UnpipelinedLSU.scala 395:27]
    node _rdataSel64_T_7 = bits(rdataLatch, 63, 48) @[UnpipelinedLSU.scala 396:27]
    node _rdataSel64_T_8 = bits(rdataLatch, 63, 56) @[UnpipelinedLSU.scala 397:27]
    node _rdataSel64_T_9 = eq(UInt<1>("h0"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_10 = eq(UInt<1>("h1"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_11 = eq(UInt<2>("h2"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_12 = eq(UInt<2>("h3"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_13 = eq(UInt<3>("h4"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_14 = eq(UInt<3>("h5"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_15 = eq(UInt<3>("h6"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_16 = eq(UInt<3>("h7"), _rdataSel64_T) @[LookupTree.scala 24:34]
    node _rdataSel64_T_17 = mux(_rdataSel64_T_9, _rdataSel64_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_18 = mux(_rdataSel64_T_10, _rdataSel64_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_19 = mux(_rdataSel64_T_11, _rdataSel64_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_20 = mux(_rdataSel64_T_12, _rdataSel64_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_21 = mux(_rdataSel64_T_13, _rdataSel64_T_5, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_22 = mux(_rdataSel64_T_14, _rdataSel64_T_6, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_23 = mux(_rdataSel64_T_15, _rdataSel64_T_7, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_24 = mux(_rdataSel64_T_16, _rdataSel64_T_8, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel64_T_25 = or(_rdataSel64_T_17, _rdataSel64_T_18) @[Mux.scala 27:73]
    node _rdataSel64_T_26 = or(_rdataSel64_T_25, _rdataSel64_T_19) @[Mux.scala 27:73]
    node _rdataSel64_T_27 = or(_rdataSel64_T_26, _rdataSel64_T_20) @[Mux.scala 27:73]
    node _rdataSel64_T_28 = or(_rdataSel64_T_27, _rdataSel64_T_21) @[Mux.scala 27:73]
    node _rdataSel64_T_29 = or(_rdataSel64_T_28, _rdataSel64_T_22) @[Mux.scala 27:73]
    node _rdataSel64_T_30 = or(_rdataSel64_T_29, _rdataSel64_T_23) @[Mux.scala 27:73]
    node _rdataSel64_T_31 = or(_rdataSel64_T_30, _rdataSel64_T_24) @[Mux.scala 27:73]
    wire rdataSel64 : UInt<64> @[Mux.scala 27:73]
    rdataSel64 <= _rdataSel64_T_31 @[Mux.scala 27:73]
    node _rdataSel32_T = bits(addrLatch, 1, 0) @[UnpipelinedLSU.scala 399:40]
    node _rdataSel32_T_1 = bits(rdataLatch, 31, 0) @[UnpipelinedLSU.scala 400:26]
    node _rdataSel32_T_2 = bits(rdataLatch, 31, 8) @[UnpipelinedLSU.scala 401:26]
    node _rdataSel32_T_3 = bits(rdataLatch, 31, 16) @[UnpipelinedLSU.scala 402:26]
    node _rdataSel32_T_4 = bits(rdataLatch, 31, 24) @[UnpipelinedLSU.scala 403:26]
    node _rdataSel32_T_5 = eq(UInt<1>("h0"), _rdataSel32_T) @[LookupTree.scala 24:34]
    node _rdataSel32_T_6 = eq(UInt<1>("h1"), _rdataSel32_T) @[LookupTree.scala 24:34]
    node _rdataSel32_T_7 = eq(UInt<2>("h2"), _rdataSel32_T) @[LookupTree.scala 24:34]
    node _rdataSel32_T_8 = eq(UInt<2>("h3"), _rdataSel32_T) @[LookupTree.scala 24:34]
    node _rdataSel32_T_9 = mux(_rdataSel32_T_5, _rdataSel32_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel32_T_10 = mux(_rdataSel32_T_6, _rdataSel32_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel32_T_11 = mux(_rdataSel32_T_7, _rdataSel32_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel32_T_12 = mux(_rdataSel32_T_8, _rdataSel32_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataSel32_T_13 = or(_rdataSel32_T_9, _rdataSel32_T_10) @[Mux.scala 27:73]
    node _rdataSel32_T_14 = or(_rdataSel32_T_13, _rdataSel32_T_11) @[Mux.scala 27:73]
    node _rdataSel32_T_15 = or(_rdataSel32_T_14, _rdataSel32_T_12) @[Mux.scala 27:73]
    wire rdataSel : UInt<32> @[Mux.scala 27:73]
    rdataSel <= _rdataSel32_T_15 @[Mux.scala 27:73]
    node _rdataPartialLoad_T = bits(rdataSel, 7, 0) @[UnpipelinedLSU.scala 407:41]
    node rdataPartialLoad_signBit = bits(_rdataPartialLoad_T, 7, 7) @[BitUtils.scala 39:20]
    node _rdataPartialLoad_T_1 = bits(rdataPartialLoad_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _rdataPartialLoad_T_2 = mux(_rdataPartialLoad_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 77:12]
    node _rdataPartialLoad_T_3 = cat(_rdataPartialLoad_T_2, _rdataPartialLoad_T) @[Cat.scala 33:92]
    node _rdataPartialLoad_T_4 = bits(rdataSel, 15, 0) @[UnpipelinedLSU.scala 408:41]
    node rdataPartialLoad_signBit_1 = bits(_rdataPartialLoad_T_4, 15, 15) @[BitUtils.scala 39:20]
    node _rdataPartialLoad_T_5 = bits(rdataPartialLoad_signBit_1, 0, 0) @[Bitwise.scala 77:15]
    node _rdataPartialLoad_T_6 = mux(_rdataPartialLoad_T_5, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 77:12]
    node _rdataPartialLoad_T_7 = cat(_rdataPartialLoad_T_6, _rdataPartialLoad_T_4) @[Cat.scala 33:92]
    node _rdataPartialLoad_T_8 = bits(rdataSel, 31, 0) @[UnpipelinedLSU.scala 409:41]
    node rdataPartialLoad_signBit_2 = bits(_rdataPartialLoad_T_8, 31, 31) @[BitUtils.scala 39:20]
    node _rdataPartialLoad_T_9 = bits(_rdataPartialLoad_T_8, 31, 0) @[BitUtils.scala 40:23]
    node _rdataPartialLoad_T_10 = bits(rdataSel, 7, 0) @[UnpipelinedLSU.scala 410:41]
    node _rdataPartialLoad_T_11 = cat(UInt<24>("h0"), _rdataPartialLoad_T_10) @[Cat.scala 33:92]
    node _rdataPartialLoad_T_12 = bits(rdataSel, 15, 0) @[UnpipelinedLSU.scala 411:41]
    node _rdataPartialLoad_T_13 = cat(UInt<16>("h0"), _rdataPartialLoad_T_12) @[Cat.scala 33:92]
    node _rdataPartialLoad_T_14 = bits(rdataSel, 31, 0) @[UnpipelinedLSU.scala 412:41]
    node _rdataPartialLoad_T_15 = bits(_rdataPartialLoad_T_14, 31, 0) @[BitUtils.scala 47:23]
    node _rdataPartialLoad_T_16 = eq(UInt<1>("h0"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _rdataPartialLoad_T_17 = eq(UInt<1>("h1"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _rdataPartialLoad_T_18 = eq(UInt<2>("h2"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _rdataPartialLoad_T_19 = eq(UInt<3>("h4"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _rdataPartialLoad_T_20 = eq(UInt<3>("h5"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _rdataPartialLoad_T_21 = eq(UInt<3>("h6"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _rdataPartialLoad_T_22 = mux(_rdataPartialLoad_T_16, _rdataPartialLoad_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_23 = mux(_rdataPartialLoad_T_17, _rdataPartialLoad_T_7, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_24 = mux(_rdataPartialLoad_T_18, _rdataPartialLoad_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_25 = mux(_rdataPartialLoad_T_19, _rdataPartialLoad_T_11, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_26 = mux(_rdataPartialLoad_T_20, _rdataPartialLoad_T_13, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_27 = mux(_rdataPartialLoad_T_21, _rdataPartialLoad_T_15, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_28 = or(_rdataPartialLoad_T_22, _rdataPartialLoad_T_23) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_29 = or(_rdataPartialLoad_T_28, _rdataPartialLoad_T_24) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_30 = or(_rdataPartialLoad_T_29, _rdataPartialLoad_T_25) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_31 = or(_rdataPartialLoad_T_30, _rdataPartialLoad_T_26) @[Mux.scala 27:73]
    node _rdataPartialLoad_T_32 = or(_rdataPartialLoad_T_31, _rdataPartialLoad_T_27) @[Mux.scala 27:73]
    wire rdataPartialLoad : UInt<32> @[Mux.scala 27:73]
    rdataPartialLoad <= _rdataPartialLoad_T_32 @[Mux.scala 27:73]
    node _addrAligned_T = bits(io.in.bits_wky.func, 1, 0) @[UnpipelinedLSU.scala 414:36]
    node _addrAligned_T_1 = bits(io.in.bits_wky.src1, 0, 0) @[UnpipelinedLSU.scala 416:23]
    node _addrAligned_T_2 = eq(_addrAligned_T_1, UInt<1>("h0")) @[UnpipelinedLSU.scala 416:27]
    node _addrAligned_T_3 = bits(io.in.bits_wky.src1, 1, 0) @[UnpipelinedLSU.scala 417:23]
    node _addrAligned_T_4 = eq(_addrAligned_T_3, UInt<1>("h0")) @[UnpipelinedLSU.scala 417:29]
    node _addrAligned_T_5 = bits(io.in.bits_wky.src1, 2, 0) @[UnpipelinedLSU.scala 418:23]
    node _addrAligned_T_6 = eq(_addrAligned_T_5, UInt<1>("h0")) @[UnpipelinedLSU.scala 418:29]
    node _addrAligned_T_7 = eq(UInt<1>("h0"), _addrAligned_T) @[LookupTree.scala 24:34]
    node _addrAligned_T_8 = eq(UInt<1>("h1"), _addrAligned_T) @[LookupTree.scala 24:34]
    node _addrAligned_T_9 = eq(UInt<2>("h2"), _addrAligned_T) @[LookupTree.scala 24:34]
    node _addrAligned_T_10 = eq(UInt<2>("h3"), _addrAligned_T) @[LookupTree.scala 24:34]
    node _addrAligned_T_11 = mux(_addrAligned_T_7, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _addrAligned_T_12 = mux(_addrAligned_T_8, _addrAligned_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _addrAligned_T_13 = mux(_addrAligned_T_9, _addrAligned_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _addrAligned_T_14 = mux(_addrAligned_T_10, _addrAligned_T_6, UInt<1>("h0")) @[Mux.scala 27:73]
    node _addrAligned_T_15 = or(_addrAligned_T_11, _addrAligned_T_12) @[Mux.scala 27:73]
    node _addrAligned_T_16 = or(_addrAligned_T_15, _addrAligned_T_13) @[Mux.scala 27:73]
    node _addrAligned_T_17 = or(_addrAligned_T_16, _addrAligned_T_14) @[Mux.scala 27:73]
    wire addrAligned : UInt<1> @[Mux.scala 27:73]
    addrAligned <= _addrAligned_T_17 @[Mux.scala 27:73]
    node _io_out_bits_T = bits(io.dmem.resp.bits_wky.rdata, 31, 0) @[UnpipelinedLSU.scala 421:58]
    node _io_out_bits_T_1 = mux(partialLoad, rdataPartialLoad, _io_out_bits_T) @[UnpipelinedLSU.scala 421:21]
    io.out.bits_wky <= _io_out_bits_T_1 @[UnpipelinedLSU.scala 421:15]
    io.isMMIO is invalid @[UnpipelinedLSU.scala 423:13]
    wire isAMO : UInt<1> @[UnpipelinedLSU.scala 425:23]
    isAMO <= UInt<1>("h0") @[UnpipelinedLSU.scala 425:23]
    node _io_loadAddrMisaligned_T = eq(isStore, UInt<1>("h0")) @[UnpipelinedLSU.scala 429:38]
    node _io_loadAddrMisaligned_T_1 = and(io.in.valid, _io_loadAddrMisaligned_T) @[UnpipelinedLSU.scala 429:35]
    node _io_loadAddrMisaligned_T_2 = eq(isAMO, UInt<1>("h0")) @[UnpipelinedLSU.scala 429:50]
    node _io_loadAddrMisaligned_T_3 = and(_io_loadAddrMisaligned_T_1, _io_loadAddrMisaligned_T_2) @[UnpipelinedLSU.scala 429:47]
    node _io_loadAddrMisaligned_T_4 = eq(addrAligned, UInt<1>("h0")) @[UnpipelinedLSU.scala 429:60]
    node _io_loadAddrMisaligned_T_5 = and(_io_loadAddrMisaligned_T_3, _io_loadAddrMisaligned_T_4) @[UnpipelinedLSU.scala 429:57]
    io.loadAddrMisaligned <= _io_loadAddrMisaligned_T_5 @[UnpipelinedLSU.scala 429:25]
    node _io_storeAddrMisaligned_T = or(isStore, isAMO) @[UnpipelinedLSU.scala 430:47]
    node _io_storeAddrMisaligned_T_1 = and(io.in.valid, _io_storeAddrMisaligned_T) @[UnpipelinedLSU.scala 430:35]
    node _io_storeAddrMisaligned_T_2 = eq(addrAligned, UInt<1>("h0")) @[UnpipelinedLSU.scala 430:60]
    node _io_storeAddrMisaligned_T_3 = and(_io_storeAddrMisaligned_T_1, _io_storeAddrMisaligned_T_2) @[UnpipelinedLSU.scala 430:57]
    io.storeAddrMisaligned <= _io_storeAddrMisaligned_T_3 @[UnpipelinedLSU.scala 430:26]
    node _T_43 = or(io.loadAddrMisaligned, io.storeAddrMisaligned) @[UnpipelinedLSU.scala 436:31]
    reg c_4 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[GTimer.scala 25:12]
    c_4 <= _c_T_9 @[GTimer.scala 25:7]
    wire enableDisplay_4 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_4 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_44 = and(_T_43, enableDisplay_4) @[Debug.scala 55:16]
    when _T_44 : @[Debug.scala 55:31]
    {
      node _T_45 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_46 = eq(_T_45, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_46 : @[Debug.scala 56:24]
      {
      }
      node _T_47 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_48 = eq(_T_47, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_48 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_49 = bits(io.dmem.req.bits_wky.cmd, 0, 0) @[SimpleBus.scala 73:22]
    node _T_50 = eq(_T_49, UInt<1>("h0")) @[SimpleBus.scala 73:18]
    node _T_51 = bits(io.dmem.req.bits_wky.cmd, 3, 3) @[SimpleBus.scala 73:33]
    node _T_52 = eq(_T_51, UInt<1>("h0")) @[SimpleBus.scala 73:29]
    node _T_53 = and(_T_50, _T_52) @[SimpleBus.scala 73:26]
    node _T_54 = and(io.dmem.req.valid, _T_53) @[SimpleBus.scala 104:29]
    node _T_55 = and(io.dmem.req.ready, io.dmem.req.valid) @[Decoupled.scala 51:35]
    node _T_56 = and(_T_54, _T_55) @[UnpipelinedLSU.scala 438:39]
    node _T_57 = bits(io.dmem.req.bits_wky.cmd, 0, 0) @[SimpleBus.scala 73:22]
    node _T_58 = eq(_T_57, UInt<1>("h0")) @[SimpleBus.scala 73:18]
    node _T_59 = bits(io.dmem.req.bits_wky.cmd, 3, 3) @[SimpleBus.scala 73:33]
    node _T_60 = eq(_T_59, UInt<1>("h0")) @[SimpleBus.scala 73:29]
    node _T_61 = and(_T_58, _T_60) @[SimpleBus.scala 73:26]
    node _T_62 = and(io.dmem.req.valid, _T_61) @[SimpleBus.scala 104:29]
    node _T_63 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[Decoupled.scala 51:35]
    reg r : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[StopWatch.scala 24:20]
    when _T_62 : @[StopWatch.scala 30:20]
    {
      r <= UInt<1>("h1") @[StopWatch.scala 30:24]
    }
    when _T_63 : @[StopWatch.scala 31:19]
    {
      r <= UInt<1>("h0") @[StopWatch.scala 31:23]
    }
    node _T_64 = bits(io.dmem.req.bits_wky.cmd, 0, 0) @[SimpleBus.scala 74:22]
    node _T_65 = and(io.dmem.req.valid, _T_64) @[SimpleBus.scala 103:29]
    node _T_66 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[Decoupled.scala 51:35]
    reg r_1 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[StopWatch.scala 24:20]
    when _T_65 : @[StopWatch.scala 30:20]
    {
      r_1 <= UInt<1>("h1") @[StopWatch.scala 30:24]
    }
    when _T_66 : @[StopWatch.scala 31:19]
    {
      r_1 <= UInt<1>("h0") @[StopWatch.scala 31:23]
 }


  module AtomALU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip src1 : UInt<32>, flip src2 : UInt<32>, flip func : UInt<7>, flip isWordOp : UInt<1>, result : UInt<32>}

    node _isAdderSub_T = bits(io.func, 6, 6) @[LSU.scala 53:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>("h0")) @[LSU.scala 184:20]
    node _adderRes_T = bits(isAdderSub, 0, 0) @[Bitwise.scala 77:15]
    node _adderRes_T_1 = mux(_adderRes_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _adderRes_T_2 = xor(io.src2, _adderRes_T_1) @[LSU.scala 185:33]
    node _adderRes_T_3 = add(io.src1, _adderRes_T_2) @[LSU.scala 185:24]
    node _adderRes_T_4 = add(_adderRes_T_3, isAdderSub) @[LSU.scala 185:60]
    node adderRes = tail(_adderRes_T_4, 1) @[LSU.scala 185:60]
    node xorRes = xor(io.src1, io.src2) @[LSU.scala 186:21]
    node _sltu_T = bits(adderRes, 32, 32) @[LSU.scala 187:23]
    node sltu = eq(_sltu_T, UInt<1>("h0")) @[LSU.scala 187:14]
    node _slt_T = bits(xorRes, 31, 31) @[LSU.scala 188:19]
    node slt = xor(_slt_T, sltu) @[LSU.scala 188:28]
    node _res_T = bits(io.func, 5, 0) @[LSU.scala 190:35]
    node _res_T_1 = and(io.src1, io.src2) @[LSU.scala 194:32]
    node _res_T_2 = or(io.src1, io.src2) @[LSU.scala 195:32]
    node _res_T_3 = bits(slt, 0, 0) @[LSU.scala 196:33]
    node _res_T_4 = mux(_res_T_3, io.src1, io.src2) @[LSU.scala 196:29]
    node _res_T_5 = bits(slt, 0, 0) @[LSU.scala 197:33]
    node _res_T_6 = mux(_res_T_5, io.src2, io.src1) @[LSU.scala 197:29]
    node _res_T_7 = bits(sltu, 0, 0) @[LSU.scala 198:34]
    node _res_T_8 = mux(_res_T_7, io.src1, io.src2) @[LSU.scala 198:29]
    node _res_T_9 = bits(sltu, 0, 0) @[LSU.scala 199:34]
    node _res_T_10 = mux(_res_T_9, io.src2, io.src1) @[LSU.scala 199:29]
    node _res_T_11 = eq(UInt<6>("h22"), _res_T) @[Mux.scala 81:61]
    node _res_T_12 = mux(_res_T_11, io.src2, adderRes) @[Mux.scala 81:58]
    node _res_T_13 = eq(UInt<6>("h24"), _res_T) @[Mux.scala 81:61]
    node _res_T_14 = mux(_res_T_13, xorRes, _res_T_12) @[Mux.scala 81:58]
    node _res_T_15 = eq(UInt<6>("h25"), _res_T) @[Mux.scala 81:61]
    node _res_T_16 = mux(_res_T_15, _res_T_1, _res_T_14) @[Mux.scala 81:58]
    node _res_T_17 = eq(UInt<6>("h26"), _res_T) @[Mux.scala 81:61]
    node _res_T_18 = mux(_res_T_17, _res_T_2, _res_T_16) @[Mux.scala 81:58]
    node _res_T_19 = eq(UInt<6>("h37"), _res_T) @[Mux.scala 81:61]
    node _res_T_20 = mux(_res_T_19, _res_T_4, _res_T_18) @[Mux.scala 81:58]
    node _res_T_21 = eq(UInt<6>("h30"), _res_T) @[Mux.scala 81:61]
    node _res_T_22 = mux(_res_T_21, _res_T_6, _res_T_20) @[Mux.scala 81:58]
    node _res_T_23 = eq(UInt<6>("h31"), _res_T) @[Mux.scala 81:61]
    node _res_T_24 = mux(_res_T_23, _res_T_8, _res_T_22) @[Mux.scala 81:58]
    node _res_T_25 = eq(UInt<6>("h32"), _res_T) @[Mux.scala 81:61]
    node res = mux(_res_T_25, _res_T_10, _res_T_24) @[Mux.scala 81:58]
    node _io_result_T = bits(res, 31, 0) @[LSU.scala 202:45]
    node io_result_signBit = bits(_io_result_T, 31, 31) @[BitUtils.scala 39:20]
    node _io_result_T_1 = bits(io_result_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _io_result_T_2 = mux(_io_result_T_1, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _io_result_T_3 = cat(_io_result_T_2, _io_result_T) @[Cat.scala 33:92]
    node _io_result_T_4 = bits(res, 31, 0) @[LSU.scala 202:61]
    node _io_result_T_5 = mux(io.isWordOp, _io_result_T_3, _io_result_T_4) @[LSU.scala 202:20]
    io.result <= _io_result_T_5 @[LSU.scala 202:13]

  module UnpipelinedLSU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { src1 : UInt<32>, src2 : UInt<32>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<32>}, flip wdata : UInt<32>, flip instr : UInt<32>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, isMMIO : UInt<1>, dtlbPF : UInt<1>, loadAddrMisaligned : UInt<1>, storeAddrMisaligned : UInt<1>}

    inst lsExecUnit aof LSExecUnit @[UnpipelinedLSU.scala 47:28]
    lsExecUnit.clock <= clock
    lsExecUnit.reset_wky <= reset_wky
    lsExecUnit.io.instr is invalid @[UnpipelinedLSU.scala 48:25]
    io.dtlbPF <= lsExecUnit.io.dtlbPF @[UnpipelinedLSU.scala 49:15]
    node _storeReq_T = bits(io.in.bits_wky.func, 3, 3) @[LSU.scala 55:39]
    node storeReq = and(io.in.valid, _storeReq_T) @[UnpipelinedLSU.scala 51:26]
    node _loadReq_T = bits(io.in.bits_wky.func, 3, 3) @[LSU.scala 55:39]
    node _loadReq_T_1 = eq(_loadReq_T, UInt<1>("h0")) @[LSU.scala 56:34]
    node _loadReq_T_2 = bits(io.in.bits_wky.func, 5, 5) @[LSU.scala 54:38]
    node _loadReq_T_3 = eq(_loadReq_T_2, UInt<1>("h0")) @[LSU.scala 56:51]
    node _loadReq_T_4 = and(_loadReq_T_1, _loadReq_T_3) @[LSU.scala 56:49]
    node loadReq = and(io.in.valid, _loadReq_T_4) @[UnpipelinedLSU.scala 52:26]
    node _atomReq_T = bits(io.in.bits_wky.func, 5, 5) @[LSU.scala 54:38]
    node atomReq = and(io.in.valid, _atomReq_T) @[UnpipelinedLSU.scala 53:26]
    node _amoReq_T = bits(io.in.bits_wky.func, 5, 5) @[LSU.scala 54:38]
    node _amoReq_T_1 = eq(io.in.bits_wky.func, UInt<6>("h20")) @[LSU.scala 57:37]
    node _amoReq_T_2 = eq(_amoReq_T_1, UInt<1>("h0")) @[LSU.scala 59:49]
    node _amoReq_T_3 = and(_amoReq_T, _amoReq_T_2) @[LSU.scala 59:46]
    node _amoReq_T_4 = eq(io.in.bits_wky.func, UInt<6>("h21")) @[LSU.scala 58:37]
    node _amoReq_T_5 = eq(_amoReq_T_4, UInt<1>("h0")) @[LSU.scala 59:64]
    node _amoReq_T_6 = and(_amoReq_T_3, _amoReq_T_5) @[LSU.scala 59:61]
    node amoReq = and(io.in.valid, _amoReq_T_6) @[UnpipelinedLSU.scala 54:26]
    node _lrReq_T = eq(io.in.bits_wky.func, UInt<6>("h20")) @[LSU.scala 57:37]
    node lrReq = and(io.in.valid, _lrReq_T) @[UnpipelinedLSU.scala 55:25]
    node _scReq_T = eq(io.in.bits_wky.func, UInt<6>("h21")) @[LSU.scala 58:37]
    node scReq = and(io.in.valid, _scReq_T) @[UnpipelinedLSU.scala 56:25]
    node aq = bits(io.instr, 26, 26) @[UnpipelinedLSU.scala 62:22]
    node rl = bits(io.instr, 25, 25) @[UnpipelinedLSU.scala 63:22]
    node funct3 = bits(io.instr, 14, 12) @[UnpipelinedLSU.scala 64:26]
    node _atomWidthW_T = bits(funct3, 0, 0) @[UnpipelinedLSU.scala 66:29]
    node atomWidthW = eq(_atomWidthW_T, UInt<1>("h0")) @[UnpipelinedLSU.scala 66:22]
    node atomWidthD = bits(funct3, 0, 0) @[UnpipelinedLSU.scala 67:28]
    wire setLr : UInt<1> @[UnpipelinedLSU.scala 70:21]
    wire setLrVal : UInt<1> @[UnpipelinedLSU.scala 71:24]
    wire setLrAddr : UInt<64> @[UnpipelinedLSU.scala 72:25]
    wire lr : UInt<1> @[UnpipelinedLSU.scala 73:22]
    lr <= UInt<1>("h0") @[UnpipelinedLSU.scala 73:22]
    wire lrAddr : UInt<64> @[UnpipelinedLSU.scala 74:26]
    lrAddr is invalid @[UnpipelinedLSU.scala 74:26]
    node _scInvalid_T = eq(io.in.bits_wky.src1, lrAddr) @[UnpipelinedLSU.scala 81:28]
    node _scInvalid_T_1 = eq(_scInvalid_T, UInt<1>("h0")) @[UnpipelinedLSU.scala 81:21]
    node scInvalid = and(_scInvalid_T_1, scReq) @[UnpipelinedLSU.scala 81:40]
    wire dtlbFinish : UInt<1> @[UnpipelinedLSU.scala 84:30]
    dtlbFinish <= UInt<1>("h0") @[UnpipelinedLSU.scala 84:30]
    wire dtlbPF : UInt<1> @[UnpipelinedLSU.scala 85:26]
    dtlbPF <= UInt<1>("h0") @[UnpipelinedLSU.scala 85:26]
    wire dtlbEnable : UInt<1> @[UnpipelinedLSU.scala 86:30]
    dtlbEnable <= UInt<1>("h0") @[UnpipelinedLSU.scala 86:30]
    reg state : UInt<3>, clock with :
      reset => (reset_wky, UInt<3>("h0")) @[UnpipelinedLSU.scala 95:24]
    reg atomMemReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), atomMemReg) @[UnpipelinedLSU.scala 96:25]
    reg atomRegReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), atomRegReg) @[UnpipelinedLSU.scala 97:25]
    inst atomALU aof AtomALU @[UnpipelinedLSU.scala 98:25]
    atomALU.clock <= clock
    atomALU.reset_wky <= reset_wky
    atomALU.io.src1 <= atomMemReg @[UnpipelinedLSU.scala 99:21]
    atomALU.io.src2 <= io.wdata @[UnpipelinedLSU.scala 100:21]
    atomALU.io.func <= io.in.bits_wky.func @[UnpipelinedLSU.scala 101:21]
    atomALU.io.isWordOp <= atomWidthW @[UnpipelinedLSU.scala 102:25]
    lsExecUnit.io.in.valid <= UInt<1>("h0") @[UnpipelinedLSU.scala 119:32]
    lsExecUnit.io.out.ready is invalid @[UnpipelinedLSU.scala 120:32]
    lsExecUnit.io.in.bits_wky.src1 is invalid @[UnpipelinedLSU.scala 121:32]
    lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 122:32]
    lsExecUnit.io.in.bits_wky.func is invalid @[UnpipelinedLSU.scala 123:32]
    lsExecUnit.io.wdata is invalid @[UnpipelinedLSU.scala 124:32]
    io.out.valid <= UInt<1>("h0") @[UnpipelinedLSU.scala 125:32]
    io.in.ready <= UInt<1>("h0") @[UnpipelinedLSU.scala 126:32]
    node _T = eq(UInt<3>("h0"), state) @[UnpipelinedLSU.scala 128:20]
    when _T : @[UnpipelinedLSU.scala 128:20]
    {
      lsExecUnit.io.in.valid <= UInt<1>("h0") @[UnpipelinedLSU.scala 130:36]
      lsExecUnit.io.out.ready is invalid @[UnpipelinedLSU.scala 131:36]
      lsExecUnit.io.in.bits_wky.src1 is invalid @[UnpipelinedLSU.scala 132:36]
      lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 133:36]
      lsExecUnit.io.in.bits_wky.func is invalid @[UnpipelinedLSU.scala 134:36]
      lsExecUnit.io.wdata is invalid @[UnpipelinedLSU.scala 135:36]
      node _io_in_ready_T = or(UInt<1>("h0"), scInvalid) @[UnpipelinedLSU.scala 136:47]
      io.in.ready <= _io_in_ready_T @[UnpipelinedLSU.scala 136:36]
      node _io_out_valid_T = or(UInt<1>("h0"), scInvalid) @[UnpipelinedLSU.scala 137:47]
      io.out.valid <= _io_out_valid_T @[UnpipelinedLSU.scala 137:36]
      when io.in.valid : @[UnpipelinedLSU.scala 138:20]
      {
        state <= UInt<3>("h1") @[UnpipelinedLSU.scala 138:27]
      }
      node _lsExecUnit_io_in_valid_T = eq(atomReq, UInt<1>("h0")) @[UnpipelinedLSU.scala 141:56]
      node _lsExecUnit_io_in_valid_T_1 = and(io.in.valid, _lsExecUnit_io_in_valid_T) @[UnpipelinedLSU.scala 141:53]
      lsExecUnit.io.in.valid <= _lsExecUnit_io_in_valid_T_1 @[UnpipelinedLSU.scala 141:38]
      lsExecUnit.io.out.ready <= io.out.ready @[UnpipelinedLSU.scala 142:38]
      node _lsExecUnit_io_in_bits_src1_T = add(io.in.bits_wky.src1, io.in.bits_wky.src2) @[UnpipelinedLSU.scala 143:46]
      node _lsExecUnit_io_in_bits_src1_T_1 = tail(_lsExecUnit_io_in_bits_src1_T, 1) @[UnpipelinedLSU.scala 143:46]
      lsExecUnit.io.in.bits_wky.src1 <= _lsExecUnit_io_in_bits_src1_T_1 @[UnpipelinedLSU.scala 143:38]
      lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 144:38]
      lsExecUnit.io.in.bits_wky.func <= io.in.bits_wky.func @[UnpipelinedLSU.scala 145:38]
      lsExecUnit.io.wdata <= io.wdata @[UnpipelinedLSU.scala 146:38]
      node _io_in_ready_T_1 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
      node _io_in_ready_T_2 = or(_io_in_ready_T_1, scInvalid) @[UnpipelinedLSU.scala 147:64]
      io.in.ready <= _io_in_ready_T_2 @[UnpipelinedLSU.scala 147:38]
      node _io_out_valid_T_1 = or(lsExecUnit.io.out.valid, scInvalid) @[UnpipelinedLSU.scala 148:66]
      io.out.valid <= _io_out_valid_T_1 @[UnpipelinedLSU.scala 148:38]
      state <= UInt<3>("h0") @[UnpipelinedLSU.scala 149:17]
      when amoReq : @[UnpipelinedLSU.scala 152:21]
      {
        state <= UInt<3>("h5") @[UnpipelinedLSU.scala 152:28]
      }
      when lrReq : @[UnpipelinedLSU.scala 153:20]
      {
        state <= UInt<3>("h3") @[UnpipelinedLSU.scala 153:27]
      }
      when scReq : @[UnpipelinedLSU.scala 154:20]
      {
        node _state_T = mux(scInvalid, UInt<3>("h0"), UInt<3>("h4")) @[UnpipelinedLSU.scala 154:33]
        state <= _state_T @[UnpipelinedLSU.scala 154:27]
    }
    }
    else :
    {
      node _T_1 = eq(UInt<3>("h1"), state) @[UnpipelinedLSU.scala 128:20]
      when _T_1 : @[UnpipelinedLSU.scala 128:20]
      {
        lsExecUnit.io.in.valid <= UInt<1>("h1") @[UnpipelinedLSU.scala 159:36]
        lsExecUnit.io.out.ready <= io.out.ready @[UnpipelinedLSU.scala 160:36]
        lsExecUnit.io.in.bits_wky.src1 is invalid @[UnpipelinedLSU.scala 161:36]
        lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 162:36]
        lsExecUnit.io.in.bits_wky.func <= io.in.bits_wky.func @[UnpipelinedLSU.scala 163:36]
        lsExecUnit.io.wdata <= io.wdata @[UnpipelinedLSU.scala 164:36]
        node _io_in_ready_T_3 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
        io.in.ready <= _io_in_ready_T_3 @[UnpipelinedLSU.scala 165:36]
        io.out.valid <= lsExecUnit.io.out.valid @[UnpipelinedLSU.scala 166:36]
        node _T_2 = eq(atomReq, UInt<1>("h0")) @[UnpipelinedLSU.scala 167:16]
        node _T_3 = eq(amoReq, UInt<1>("h0")) @[UnpipelinedLSU.scala 167:28]
        node _T_4 = or(_T_2, _T_3) @[UnpipelinedLSU.scala 167:25]
        node _T_5 = eq(lrReq, UInt<1>("h0")) @[UnpipelinedLSU.scala 167:39]
        node _T_6 = or(_T_4, _T_5) @[UnpipelinedLSU.scala 167:36]
        node _T_7 = eq(scReq, UInt<1>("h0")) @[UnpipelinedLSU.scala 167:49]
        node _T_8 = or(_T_6, _T_7) @[UnpipelinedLSU.scala 167:46]
        node _T_9 = asUInt(reset_wky) @[UnpipelinedLSU.scala 167:15]
        node _T_10 = eq(_T_9, UInt<1>("h0")) @[UnpipelinedLSU.scala 167:15]
        when _T_10 : @[UnpipelinedLSU.scala 167:15]
        {
          node _T_11 = eq(_T_8, UInt<1>("h0")) @[UnpipelinedLSU.scala 167:15]
          when _T_11 : @[UnpipelinedLSU.scala 167:15]
          {
          }
        }
        node _T_12 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
        when _T_12 : @[UnpipelinedLSU.scala 168:26]
        {
          state <= UInt<3>("h0") @[UnpipelinedLSU.scala 168:33]
      }
      }
      else :
      {
        node _T_13 = eq(UInt<3>("h5"), state) @[UnpipelinedLSU.scala 128:20]
        when _T_13 : @[UnpipelinedLSU.scala 128:20]
        {
          lsExecUnit.io.in.valid <= UInt<1>("h1") @[UnpipelinedLSU.scala 184:36]
          lsExecUnit.io.out.ready <= UInt<1>("h1") @[UnpipelinedLSU.scala 185:36]
          lsExecUnit.io.in.bits_wky.src1 <= io.in.bits_wky.src1 @[UnpipelinedLSU.scala 186:36]
          lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 187:36]
          node _lsExecUnit_io_in_bits_func_T = mux(atomWidthD, UInt<2>("h3"), UInt<2>("h2")) @[UnpipelinedLSU.scala 188:42]
          lsExecUnit.io.in.bits_wky.func <= _lsExecUnit_io_in_bits_func_T @[UnpipelinedLSU.scala 188:36]
          lsExecUnit.io.wdata is invalid @[UnpipelinedLSU.scala 189:36]
          io.in.ready <= UInt<1>("h0") @[UnpipelinedLSU.scala 190:36]
          io.out.valid <= UInt<1>("h0") @[UnpipelinedLSU.scala 191:36]
          node _T_14 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
          when _T_14 : @[UnpipelinedLSU.scala 192:37]
          {
            state <= UInt<3>("h6") @[UnpipelinedLSU.scala 193:17]
            reg c : UInt<64>, clock with :
              reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
            node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
            node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
            c <= _c_T_1 @[GTimer.scala 25:7]
            wire enableDisplay : UInt<1> @[Debug.scala 40:33]
            enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
            node _T_15 = and(UInt<1>("h1"), enableDisplay) @[Debug.scala 55:16]
            when _T_15 : @[Debug.scala 55:31]
            {
              node _T_16 = asUInt(reset_wky) @[Debug.scala 56:24]
              node _T_17 = eq(_T_16, UInt<1>("h0")) @[Debug.scala 56:24]
              when _T_17 : @[Debug.scala 56:24]
              {
              }
              node _T_18 = asUInt(reset_wky) @[Debug.scala 57:13]
              node _T_19 = eq(_T_18, UInt<1>("h0")) @[Debug.scala 57:13]
              when _T_19 : @[Debug.scala 57:13]
              {
          }
          }
          }
          atomMemReg <= lsExecUnit.io.out.bits_wky @[UnpipelinedLSU.scala 196:20]
          atomRegReg <= lsExecUnit.io.out.bits_wky @[UnpipelinedLSU.scala 197:20]
        }
        else :
        {
          node _T_20 = eq(UInt<3>("h6"), state) @[UnpipelinedLSU.scala 128:20]
          when _T_20 : @[UnpipelinedLSU.scala 128:20]
          {
            lsExecUnit.io.in.valid <= UInt<1>("h0") @[UnpipelinedLSU.scala 201:36]
            lsExecUnit.io.out.ready <= UInt<1>("h0") @[UnpipelinedLSU.scala 202:36]
            lsExecUnit.io.in.bits_wky.src1 is invalid @[UnpipelinedLSU.scala 203:36]
            lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 204:36]
            lsExecUnit.io.in.bits_wky.func is invalid @[UnpipelinedLSU.scala 205:36]
            lsExecUnit.io.wdata is invalid @[UnpipelinedLSU.scala 206:36]
            io.in.ready <= UInt<1>("h0") @[UnpipelinedLSU.scala 207:36]
            io.out.valid <= UInt<1>("h0") @[UnpipelinedLSU.scala 208:36]
            state <= UInt<3>("h7") @[UnpipelinedLSU.scala 209:15]
            atomMemReg <= atomALU.io.result @[UnpipelinedLSU.scala 210:20]
            reg c_1 : UInt<64>, clock with :
              reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
            node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
            node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
            c_1 <= _c_T_3 @[GTimer.scala 25:7]
            wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
            enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
            node _T_21 = and(UInt<1>("h1"), enableDisplay_1) @[Debug.scala 55:16]
            when _T_21 : @[Debug.scala 55:31]
            {
              node _T_22 = asUInt(reset_wky) @[Debug.scala 56:24]
              node _T_23 = eq(_T_22, UInt<1>("h0")) @[Debug.scala 56:24]
              when _T_23 : @[Debug.scala 56:24]
              {
              }
              node _T_24 = asUInt(reset_wky) @[Debug.scala 57:13]
              node _T_25 = eq(_T_24, UInt<1>("h0")) @[Debug.scala 57:13]
              when _T_25 : @[Debug.scala 57:13]
              {
          }
          }
          }
          else :
          {
            node _T_26 = eq(UInt<3>("h7"), state) @[UnpipelinedLSU.scala 128:20]
            when _T_26 : @[UnpipelinedLSU.scala 128:20]
            {
              lsExecUnit.io.in.valid <= UInt<1>("h1") @[UnpipelinedLSU.scala 215:36]
              lsExecUnit.io.out.ready <= io.out.ready @[UnpipelinedLSU.scala 216:36]
              lsExecUnit.io.in.bits_wky.src1 <= io.in.bits_wky.src1 @[UnpipelinedLSU.scala 217:36]
              lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 218:36]
              node _lsExecUnit_io_in_bits_func_T_1 = mux(atomWidthD, UInt<4>("hb"), UInt<4>("ha")) @[UnpipelinedLSU.scala 219:42]
              lsExecUnit.io.in.bits_wky.func <= _lsExecUnit_io_in_bits_func_T_1 @[UnpipelinedLSU.scala 219:36]
              lsExecUnit.io.wdata <= atomMemReg @[UnpipelinedLSU.scala 220:36]
              node _io_in_ready_T_4 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
              io.in.ready <= _io_in_ready_T_4 @[UnpipelinedLSU.scala 221:36]
              node _io_out_valid_T_2 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
              io.out.valid <= _io_out_valid_T_2 @[UnpipelinedLSU.scala 222:36]
              node _T_27 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
              when _T_27 : @[UnpipelinedLSU.scala 223:37]
              {
                state <= UInt<3>("h0") @[UnpipelinedLSU.scala 224:17]
                reg c_2 : UInt<64>, clock with :
                  reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
                node _c_T_4 = add(c_2, UInt<1>("h1")) @[GTimer.scala 25:12]
                node _c_T_5 = tail(_c_T_4, 1) @[GTimer.scala 25:12]
                c_2 <= _c_T_5 @[GTimer.scala 25:7]
                wire enableDisplay_2 : UInt<1> @[Debug.scala 40:33]
                enableDisplay_2 <= UInt<1>("h0") @[Debug.scala 40:33]
                node _T_28 = and(UInt<1>("h1"), enableDisplay_2) @[Debug.scala 55:16]
                when _T_28 : @[Debug.scala 55:31]
                {
                  node _T_29 = asUInt(reset_wky) @[Debug.scala 56:24]
                  node _T_30 = eq(_T_29, UInt<1>("h0")) @[Debug.scala 56:24]
                  when _T_30 : @[Debug.scala 56:24]
                  {
                  }
                  node _T_31 = asUInt(reset_wky) @[Debug.scala 57:13]
                  node _T_32 = eq(_T_31, UInt<1>("h0")) @[Debug.scala 57:13]
                  when _T_32 : @[Debug.scala 57:13]
                  {
            }
            }
            }
            }
            else :
            {
              node _T_33 = eq(UInt<3>("h3"), state) @[UnpipelinedLSU.scala 128:20]
              when _T_33 : @[UnpipelinedLSU.scala 128:20]
              {
                lsExecUnit.io.in.valid <= UInt<1>("h1") @[UnpipelinedLSU.scala 229:36]
                lsExecUnit.io.out.ready <= io.out.ready @[UnpipelinedLSU.scala 230:36]
                lsExecUnit.io.in.bits_wky.src1 <= io.in.bits_wky.src1 @[UnpipelinedLSU.scala 231:36]
                lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 232:36]
                node _lsExecUnit_io_in_bits_func_T_2 = mux(atomWidthD, UInt<2>("h3"), UInt<2>("h2")) @[UnpipelinedLSU.scala 233:42]
                lsExecUnit.io.in.bits_wky.func <= _lsExecUnit_io_in_bits_func_T_2 @[UnpipelinedLSU.scala 233:36]
                lsExecUnit.io.wdata is invalid @[UnpipelinedLSU.scala 234:36]
                node _io_in_ready_T_5 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
                io.in.ready <= _io_in_ready_T_5 @[UnpipelinedLSU.scala 235:36]
                node _io_out_valid_T_3 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
                io.out.valid <= _io_out_valid_T_3 @[UnpipelinedLSU.scala 236:36]
                node _T_34 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
                when _T_34 : @[UnpipelinedLSU.scala 237:37]
                {
                  state <= UInt<3>("h0") @[UnpipelinedLSU.scala 238:17]
                  reg c_3 : UInt<64>, clock with :
                    reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
                  node _c_T_6 = add(c_3, UInt<1>("h1")) @[GTimer.scala 25:12]
                  node _c_T_7 = tail(_c_T_6, 1) @[GTimer.scala 25:12]
                  c_3 <= _c_T_7 @[GTimer.scala 25:7]
                  wire enableDisplay_3 : UInt<1> @[Debug.scala 40:33]
                  enableDisplay_3 <= UInt<1>("h0") @[Debug.scala 40:33]
                  node _T_35 = and(UInt<1>("h1"), enableDisplay_3) @[Debug.scala 55:16]
                  when _T_35 : @[Debug.scala 55:31]
                  {
                    node _T_36 = asUInt(reset_wky) @[Debug.scala 56:24]
                    node _T_37 = eq(_T_36, UInt<1>("h0")) @[Debug.scala 56:24]
                    when _T_37 : @[Debug.scala 56:24]
                    {
                    }
                    node _T_38 = asUInt(reset_wky) @[Debug.scala 57:13]
                    node _T_39 = eq(_T_38, UInt<1>("h0")) @[Debug.scala 57:13]
                    when _T_39 : @[Debug.scala 57:13]
                    {
              }
              }
              }
              }
              else :
              {
                node _T_40 = eq(UInt<3>("h4"), state) @[UnpipelinedLSU.scala 128:20]
                when _T_40 : @[UnpipelinedLSU.scala 128:20]
                {
                  lsExecUnit.io.in.valid <= UInt<1>("h1") @[UnpipelinedLSU.scala 243:36]
                  lsExecUnit.io.out.ready <= io.out.ready @[UnpipelinedLSU.scala 244:36]
                  lsExecUnit.io.in.bits_wky.src1 <= io.in.bits_wky.src1 @[UnpipelinedLSU.scala 245:36]
                  lsExecUnit.io.in.bits_wky.src2 is invalid @[UnpipelinedLSU.scala 246:36]
                  node _lsExecUnit_io_in_bits_func_T_3 = mux(atomWidthD, UInt<4>("hb"), UInt<4>("ha")) @[UnpipelinedLSU.scala 247:42]
                  lsExecUnit.io.in.bits_wky.func <= _lsExecUnit_io_in_bits_func_T_3 @[UnpipelinedLSU.scala 247:36]
                  lsExecUnit.io.wdata <= io.wdata @[UnpipelinedLSU.scala 248:36]
                  node _io_in_ready_T_6 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
                  io.in.ready <= _io_in_ready_T_6 @[UnpipelinedLSU.scala 249:36]
                  node _io_out_valid_T_4 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
                  io.out.valid <= _io_out_valid_T_4 @[UnpipelinedLSU.scala 250:36]
                  node _T_41 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[Decoupled.scala 51:35]
                  when _T_41 : @[UnpipelinedLSU.scala 251:37]
                  {
                    state <= UInt<3>("h0") @[UnpipelinedLSU.scala 252:17]
                    reg c_4 : UInt<64>, clock with :
                      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
                    node _c_T_8 = add(c_4, UInt<1>("h1")) @[GTimer.scala 25:12]
                    node _c_T_9 = tail(_c_T_8, 1) @[GTimer.scala 25:12]
                    c_4 <= _c_T_9 @[GTimer.scala 25:7]
                    wire enableDisplay_4 : UInt<1> @[Debug.scala 40:33]
                    enableDisplay_4 <= UInt<1>("h0") @[Debug.scala 40:33]
                    node _T_42 = and(UInt<1>("h1"), enableDisplay_4) @[Debug.scala 55:16]
                    when _T_42 : @[Debug.scala 55:31]
                    {
                      node _T_43 = asUInt(reset_wky) @[Debug.scala 56:24]
                      node _T_44 = eq(_T_43, UInt<1>("h0")) @[Debug.scala 56:24]
                      when _T_44 : @[Debug.scala 56:24]
                      {
                      }
                      node _T_45 = asUInt(reset_wky) @[Debug.scala 57:13]
                      node _T_46 = eq(_T_45, UInt<1>("h0")) @[Debug.scala 57:13]
                      when _T_46 : @[Debug.scala 57:13]
                      {
    }
    }
    }
    }
    }
    }
    }
    }
    }
    }
    node _T_47 = or(dtlbPF, io.loadAddrMisaligned) @[UnpipelinedLSU.scala 257:17]
    node _T_48 = or(_T_47, io.storeAddrMisaligned) @[UnpipelinedLSU.scala 257:42]
    when _T_48 : @[UnpipelinedLSU.scala 257:68]
    {
      state <= UInt<3>("h0") @[UnpipelinedLSU.scala 258:13]
      io.out.valid <= UInt<1>("h1") @[UnpipelinedLSU.scala 259:20]
      io.in.ready <= UInt<1>("h1") @[UnpipelinedLSU.scala 260:19]
    }
    node _T_49 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    reg c_5 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[GTimer.scala 25:12]
    c_5 <= _c_T_11 @[GTimer.scala 25:7]
    wire enableDisplay_5 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_5 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_50 = and(_T_49, enableDisplay_5) @[Debug.scala 55:16]
    when _T_50 : @[Debug.scala 55:31]
    {
      node _T_51 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_52 = eq(_T_51, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_52 : @[Debug.scala 56:24]
      {
      }
      node _T_53 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_54 = eq(_T_53, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_54 : @[Debug.scala 57:13]
      {
    }
    }
    node _setLr_T = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _setLr_T_1 = or(lrReq, scReq) @[UnpipelinedLSU.scala 270:36]
    node _setLr_T_2 = and(_setLr_T, _setLr_T_1) @[UnpipelinedLSU.scala 270:26]
    setLr <= _setLr_T_2 @[UnpipelinedLSU.scala 270:11]
    setLrVal <= lrReq @[UnpipelinedLSU.scala 271:14]
    setLrAddr <= io.in.bits_wky.src1 @[UnpipelinedLSU.scala 272:15]
    lsExecUnit.io.dmem.resp <= io.dmem.resp @[UnpipelinedLSU.scala 274:13]
    io.dmem.req.bits_wky <= lsExecUnit.io.dmem.req.bits_wky @[UnpipelinedLSU.scala 274:13]
    io.dmem.req.valid <= lsExecUnit.io.dmem.req.valid @[UnpipelinedLSU.scala 274:13]
    lsExecUnit.io.dmem.req.ready <= io.dmem.req.ready @[UnpipelinedLSU.scala 274:13]
    node _io_out_bits_T = eq(state, UInt<3>("h7")) @[UnpipelinedLSU.scala 275:52]
    node _io_out_bits_T_1 = mux(_io_out_bits_T, atomRegReg, lsExecUnit.io.out.bits_wky) @[UnpipelinedLSU.scala 275:45]
    node _io_out_bits_T_2 = mux(scReq, scInvalid, _io_out_bits_T_1) @[UnpipelinedLSU.scala 275:23]
    io.out.bits_wky <= _io_out_bits_T_2 @[UnpipelinedLSU.scala 275:17]
    wire lsuMMIO : UInt<1> @[UnpipelinedLSU.scala 277:27]
    lsuMMIO <= UInt<1>("h0") @[UnpipelinedLSU.scala 277:27]
    reg mmioReg : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[UnpipelinedLSU.scala 280:26]
    node _T_55 = eq(mmioReg, UInt<1>("h0")) @[UnpipelinedLSU.scala 281:11]
    when _T_55 : @[UnpipelinedLSU.scala 281:21]
    {
      mmioReg <= lsuMMIO @[UnpipelinedLSU.scala 281:31]
    }
    when io.out.valid : @[UnpipelinedLSU.scala 282:25]
    {
      mmioReg <= UInt<1>("h0") @[UnpipelinedLSU.scala 282:35]
    }
    node _io_isMMIO_T = and(mmioReg, io.out.valid) @[UnpipelinedLSU.scala 283:26]
    io.isMMIO <= _io_isMMIO_T @[UnpipelinedLSU.scala 283:15]
    io.loadAddrMisaligned <= lsExecUnit.io.loadAddrMisaligned @[UnpipelinedLSU.scala 285:27]
    io.storeAddrMisaligned <= lsExecUnit.io.storeAddrMisaligned @[UnpipelinedLSU.scala 286:28]

  module Multiplier :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<33>[2]}, flip sign : UInt<1>, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<66>}}

    reg mulRes_REG : UInt, clock with :
      reset => (UInt<1>("h0"), mulRes_REG) @[MDU.scala 56:43]
    mulRes_REG <= io.in.bits_wky[0] @[MDU.scala 56:43]
    node _mulRes_T = asSInt(mulRes_REG) @[MDU.scala 58:42]
    reg mulRes_REG_1 : UInt, clock with :
      reset => (UInt<1>("h0"), mulRes_REG_1) @[MDU.scala 56:43]
    mulRes_REG_1 <= io.in.bits_wky[1] @[MDU.scala 56:43]
    node _mulRes_T_1 = asSInt(mulRes_REG_1) @[MDU.scala 58:76]
    node mulRes = mul(_mulRes_T, _mulRes_T_1) @[MDU.scala 58:49]
    reg io_out_bits_REG : SInt, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG) @[MDU.scala 57:60]
    io_out_bits_REG <= mulRes @[MDU.scala 57:60]
    reg io_out_bits_REG_1 : SInt, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG_1) @[MDU.scala 57:52]
    io_out_bits_REG_1 <= io_out_bits_REG @[MDU.scala 57:52]
    reg io_out_bits_REG_2 : SInt, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG_2) @[MDU.scala 57:44]
    io_out_bits_REG_2 <= io_out_bits_REG_1 @[MDU.scala 57:44]
    node _io_out_bits_T = asUInt(io_out_bits_REG_2) @[MDU.scala 59:37]
    io.out.bits_wky <= _io_out_bits_T @[MDU.scala 59:15]
    node _io_out_valid_T = and(io.in.ready, io.in.valid) @[Decoupled.scala 51:35]
    reg io_out_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG) @[MDU.scala 56:43]
    io_out_valid_REG <= _io_out_valid_T @[MDU.scala 56:43]
    reg io_out_valid_REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_1) @[MDU.scala 57:60]
    io_out_valid_REG_1 <= io_out_valid_REG @[MDU.scala 57:60]
    reg io_out_valid_REG_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_2) @[MDU.scala 57:52]
    io_out_valid_REG_2 <= io_out_valid_REG_1 @[MDU.scala 57:52]
    reg io_out_valid_REG_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_3) @[MDU.scala 57:44]
    io_out_valid_REG_3 <= io_out_valid_REG_2 @[MDU.scala 57:44]
    io.out.valid <= io_out_valid_REG_3 @[MDU.scala 60:16]
    reg busy : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[MDU.scala 62:21]
    node _T = eq(busy, UInt<1>("h0")) @[MDU.scala 63:24]
    node _T_1 = and(io.in.valid, _T) @[MDU.scala 63:21]
    when _T_1 : @[MDU.scala 63:31]
    {
      busy <= UInt<1>("h1") @[MDU.scala 63:38]
    }
    when io.out.valid : @[MDU.scala 64:23]
    {
      busy <= UInt<1>("h0") @[MDU.scala 64:30]
    }
    node _io_in_ready_T = eq(busy, UInt<1>("h0")) @[MDU.scala 65:49]
    io.in.ready <= _io_in_ready_T @[MDU.scala 65:15]

  module Divider :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<32>[2]}, flip sign : UInt<1>, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<64>}}

    reg state : UInt<3>, clock with :
      reset => (reset_wky, UInt<3>("h0")) @[MDU.scala 77:22]
    node _newReq_T = eq(state, UInt<3>("h0")) @[MDU.scala 78:23]
    node _newReq_T_1 = and(io.in.ready, io.in.valid) @[Decoupled.scala 51:35]
    node newReq = and(_newReq_T, _newReq_T_1) @[MDU.scala 78:35]
    node divBy0 = eq(io.in.bits_wky[1], UInt<32>("h0")) @[MDU.scala 81:18]
    reg shiftReg : UInt<65>, clock with :
      reset => (UInt<1>("h0"), shiftReg) @[MDU.scala 83:21]
    node hi = bits(shiftReg, 64, 32) @[MDU.scala 84:20]
    node lo = bits(shiftReg, 31, 0) @[MDU.scala 85:20]
    node _s_T = bits(io.in.bits_wky[0], 31, 31) @[MDU.scala 72:14]
    node aSign = and(_s_T, io.sign) @[MDU.scala 72:24]
    node _T = sub(UInt<1>("h0"), io.in.bits_wky[0]) @[MDU.scala 73:16]
    node _T_1 = tail(_T, 1) @[MDU.scala 73:16]
    node aVal = mux(aSign, _T_1, io.in.bits_wky[0]) @[MDU.scala 73:12]
    node _s_T_1 = bits(io.in.bits_wky[1], 31, 31) @[MDU.scala 72:14]
    node bSign = and(_s_T_1, io.sign) @[MDU.scala 72:24]
    node _T_2 = sub(UInt<1>("h0"), io.in.bits_wky[1]) @[MDU.scala 73:16]
    node _T_3 = tail(_T_2, 1) @[MDU.scala 73:16]
    node bVal = mux(bSign, _T_3, io.in.bits_wky[1]) @[MDU.scala 73:12]
    reg aSignReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), aSignReg) @[Reg.scala 19:16]
    when newReq : @[Reg.scala 20:18]
    {
      aSignReg <= aSign @[Reg.scala 20:22]
    }
    node _qSignReg_T = xor(aSign, bSign) @[MDU.scala 90:35]
    node _qSignReg_T_1 = eq(divBy0, UInt<1>("h0")) @[MDU.scala 90:47]
    node _qSignReg_T_2 = and(_qSignReg_T, _qSignReg_T_1) @[MDU.scala 90:44]
    reg qSignReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), qSignReg) @[Reg.scala 19:16]
    when newReq : @[Reg.scala 20:18]
    {
      qSignReg <= _qSignReg_T_2 @[Reg.scala 20:22]
    }
    reg bReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), bReg) @[Reg.scala 19:16]
    when newReq : @[Reg.scala 20:18]
    {
      bReg <= bVal @[Reg.scala 20:22]
    }
    node _aValx2Reg_T = cat(aVal, UInt<1>("h0")) @[Cat.scala 33:92]
    reg aValx2Reg : UInt<33>, clock with :
      reset => (UInt<1>("h0"), aValx2Reg) @[Reg.scala 19:16]
    when newReq : @[Reg.scala 20:18]
    {
      aValx2Reg <= _aValx2Reg_T @[Reg.scala 20:22]
    }
    reg cnt_value : UInt<5>, clock with :
      reset => (reset_wky, UInt<5>("h0")) @[Counter.scala 61:40]
    when newReq : @[MDU.scala 95:17]
    {
      state <= UInt<3>("h1") @[MDU.scala 96:11]
    }
    else :
    {
      node _T_4 = eq(state, UInt<3>("h1")) @[MDU.scala 97:22]
      when _T_4 : @[MDU.scala 97:34]
      {
        node canSkipShift_hi = bits(bReg, 31, 16) @[CircuitMath.scala 33:17]
        node canSkipShift_lo = bits(bReg, 15, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi = orr(canSkipShift_hi) @[CircuitMath.scala 35:22]
        node canSkipShift_hi_1 = bits(canSkipShift_hi, 15, 8) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_1 = bits(canSkipShift_hi, 7, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_1 = orr(canSkipShift_hi_1) @[CircuitMath.scala 35:22]
        node canSkipShift_hi_2 = bits(canSkipShift_hi_1, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_2 = bits(canSkipShift_hi_1, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_2 = orr(canSkipShift_hi_2) @[CircuitMath.scala 35:22]
        node _canSkipShift_T = bits(canSkipShift_hi_2, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_1 = bits(canSkipShift_hi_2, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_2 = bits(canSkipShift_hi_2, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_3 = mux(_canSkipShift_T_1, UInt<2>("h2"), _canSkipShift_T_2) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_4 = mux(_canSkipShift_T, UInt<2>("h3"), _canSkipShift_T_3) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_5 = bits(canSkipShift_lo_2, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_6 = bits(canSkipShift_lo_2, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_7 = bits(canSkipShift_lo_2, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_8 = mux(_canSkipShift_T_6, UInt<2>("h2"), _canSkipShift_T_7) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_9 = mux(_canSkipShift_T_5, UInt<2>("h3"), _canSkipShift_T_8) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_10 = mux(canSkipShift_useHi_2, _canSkipShift_T_4, _canSkipShift_T_9) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_11 = cat(canSkipShift_useHi_2, _canSkipShift_T_10) @[Cat.scala 33:92]
        node canSkipShift_hi_3 = bits(canSkipShift_lo_1, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_3 = bits(canSkipShift_lo_1, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_3 = orr(canSkipShift_hi_3) @[CircuitMath.scala 35:22]
        node _canSkipShift_T_12 = bits(canSkipShift_hi_3, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_13 = bits(canSkipShift_hi_3, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_14 = bits(canSkipShift_hi_3, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_15 = mux(_canSkipShift_T_13, UInt<2>("h2"), _canSkipShift_T_14) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_16 = mux(_canSkipShift_T_12, UInt<2>("h3"), _canSkipShift_T_15) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_17 = bits(canSkipShift_lo_3, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_18 = bits(canSkipShift_lo_3, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_19 = bits(canSkipShift_lo_3, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_20 = mux(_canSkipShift_T_18, UInt<2>("h2"), _canSkipShift_T_19) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_21 = mux(_canSkipShift_T_17, UInt<2>("h3"), _canSkipShift_T_20) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_22 = mux(canSkipShift_useHi_3, _canSkipShift_T_16, _canSkipShift_T_21) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_23 = cat(canSkipShift_useHi_3, _canSkipShift_T_22) @[Cat.scala 33:92]
        node _canSkipShift_T_24 = mux(canSkipShift_useHi_1, _canSkipShift_T_11, _canSkipShift_T_23) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_25 = cat(canSkipShift_useHi_1, _canSkipShift_T_24) @[Cat.scala 33:92]
        node canSkipShift_hi_4 = bits(canSkipShift_lo, 15, 8) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_4 = bits(canSkipShift_lo, 7, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_4 = orr(canSkipShift_hi_4) @[CircuitMath.scala 35:22]
        node canSkipShift_hi_5 = bits(canSkipShift_hi_4, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_5 = bits(canSkipShift_hi_4, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_5 = orr(canSkipShift_hi_5) @[CircuitMath.scala 35:22]
        node _canSkipShift_T_26 = bits(canSkipShift_hi_5, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_27 = bits(canSkipShift_hi_5, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_28 = bits(canSkipShift_hi_5, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_29 = mux(_canSkipShift_T_27, UInt<2>("h2"), _canSkipShift_T_28) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_30 = mux(_canSkipShift_T_26, UInt<2>("h3"), _canSkipShift_T_29) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_31 = bits(canSkipShift_lo_5, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_32 = bits(canSkipShift_lo_5, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_33 = bits(canSkipShift_lo_5, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_34 = mux(_canSkipShift_T_32, UInt<2>("h2"), _canSkipShift_T_33) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_35 = mux(_canSkipShift_T_31, UInt<2>("h3"), _canSkipShift_T_34) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_36 = mux(canSkipShift_useHi_5, _canSkipShift_T_30, _canSkipShift_T_35) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_37 = cat(canSkipShift_useHi_5, _canSkipShift_T_36) @[Cat.scala 33:92]
        node canSkipShift_hi_6 = bits(canSkipShift_lo_4, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_6 = bits(canSkipShift_lo_4, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_6 = orr(canSkipShift_hi_6) @[CircuitMath.scala 35:22]
        node _canSkipShift_T_38 = bits(canSkipShift_hi_6, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_39 = bits(canSkipShift_hi_6, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_40 = bits(canSkipShift_hi_6, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_41 = mux(_canSkipShift_T_39, UInt<2>("h2"), _canSkipShift_T_40) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_42 = mux(_canSkipShift_T_38, UInt<2>("h3"), _canSkipShift_T_41) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_43 = bits(canSkipShift_lo_6, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_44 = bits(canSkipShift_lo_6, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_45 = bits(canSkipShift_lo_6, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_46 = mux(_canSkipShift_T_44, UInt<2>("h2"), _canSkipShift_T_45) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_47 = mux(_canSkipShift_T_43, UInt<2>("h3"), _canSkipShift_T_46) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_48 = mux(canSkipShift_useHi_6, _canSkipShift_T_42, _canSkipShift_T_47) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_49 = cat(canSkipShift_useHi_6, _canSkipShift_T_48) @[Cat.scala 33:92]
        node _canSkipShift_T_50 = mux(canSkipShift_useHi_4, _canSkipShift_T_37, _canSkipShift_T_49) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_51 = cat(canSkipShift_useHi_4, _canSkipShift_T_50) @[Cat.scala 33:92]
        node _canSkipShift_T_52 = mux(canSkipShift_useHi, _canSkipShift_T_25, _canSkipShift_T_51) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_53 = cat(canSkipShift_useHi, _canSkipShift_T_52) @[Cat.scala 33:92]
        node _canSkipShift_T_54 = or(UInt<6>("h20"), _canSkipShift_T_53) @[MDU.scala 105:31]
        node canSkipShift_hi_7 = bits(aValx2Reg, 32, 32) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_7 = bits(aValx2Reg, 31, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_7 = orr(canSkipShift_hi_7) @[CircuitMath.scala 35:22]
        node canSkipShift_hi_8 = bits(canSkipShift_lo_7, 31, 16) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_8 = bits(canSkipShift_lo_7, 15, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_8 = orr(canSkipShift_hi_8) @[CircuitMath.scala 35:22]
        node canSkipShift_hi_9 = bits(canSkipShift_hi_8, 15, 8) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_9 = bits(canSkipShift_hi_8, 7, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_9 = orr(canSkipShift_hi_9) @[CircuitMath.scala 35:22]
        node canSkipShift_hi_10 = bits(canSkipShift_hi_9, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_10 = bits(canSkipShift_hi_9, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_10 = orr(canSkipShift_hi_10) @[CircuitMath.scala 35:22]
        node _canSkipShift_T_55 = bits(canSkipShift_hi_10, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_56 = bits(canSkipShift_hi_10, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_57 = bits(canSkipShift_hi_10, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_58 = mux(_canSkipShift_T_56, UInt<2>("h2"), _canSkipShift_T_57) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_59 = mux(_canSkipShift_T_55, UInt<2>("h3"), _canSkipShift_T_58) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_60 = bits(canSkipShift_lo_10, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_61 = bits(canSkipShift_lo_10, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_62 = bits(canSkipShift_lo_10, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_63 = mux(_canSkipShift_T_61, UInt<2>("h2"), _canSkipShift_T_62) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_64 = mux(_canSkipShift_T_60, UInt<2>("h3"), _canSkipShift_T_63) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_65 = mux(canSkipShift_useHi_10, _canSkipShift_T_59, _canSkipShift_T_64) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_66 = cat(canSkipShift_useHi_10, _canSkipShift_T_65) @[Cat.scala 33:92]
        node canSkipShift_hi_11 = bits(canSkipShift_lo_9, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_11 = bits(canSkipShift_lo_9, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_11 = orr(canSkipShift_hi_11) @[CircuitMath.scala 35:22]
        node _canSkipShift_T_67 = bits(canSkipShift_hi_11, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_68 = bits(canSkipShift_hi_11, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_69 = bits(canSkipShift_hi_11, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_70 = mux(_canSkipShift_T_68, UInt<2>("h2"), _canSkipShift_T_69) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_71 = mux(_canSkipShift_T_67, UInt<2>("h3"), _canSkipShift_T_70) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_72 = bits(canSkipShift_lo_11, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_73 = bits(canSkipShift_lo_11, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_74 = bits(canSkipShift_lo_11, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_75 = mux(_canSkipShift_T_73, UInt<2>("h2"), _canSkipShift_T_74) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_76 = mux(_canSkipShift_T_72, UInt<2>("h3"), _canSkipShift_T_75) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_77 = mux(canSkipShift_useHi_11, _canSkipShift_T_71, _canSkipShift_T_76) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_78 = cat(canSkipShift_useHi_11, _canSkipShift_T_77) @[Cat.scala 33:92]
        node _canSkipShift_T_79 = mux(canSkipShift_useHi_9, _canSkipShift_T_66, _canSkipShift_T_78) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_80 = cat(canSkipShift_useHi_9, _canSkipShift_T_79) @[Cat.scala 33:92]
        node canSkipShift_hi_12 = bits(canSkipShift_lo_8, 15, 8) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_12 = bits(canSkipShift_lo_8, 7, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_12 = orr(canSkipShift_hi_12) @[CircuitMath.scala 35:22]
        node canSkipShift_hi_13 = bits(canSkipShift_hi_12, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_13 = bits(canSkipShift_hi_12, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_13 = orr(canSkipShift_hi_13) @[CircuitMath.scala 35:22]
        node _canSkipShift_T_81 = bits(canSkipShift_hi_13, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_82 = bits(canSkipShift_hi_13, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_83 = bits(canSkipShift_hi_13, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_84 = mux(_canSkipShift_T_82, UInt<2>("h2"), _canSkipShift_T_83) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_85 = mux(_canSkipShift_T_81, UInt<2>("h3"), _canSkipShift_T_84) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_86 = bits(canSkipShift_lo_13, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_87 = bits(canSkipShift_lo_13, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_88 = bits(canSkipShift_lo_13, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_89 = mux(_canSkipShift_T_87, UInt<2>("h2"), _canSkipShift_T_88) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_90 = mux(_canSkipShift_T_86, UInt<2>("h3"), _canSkipShift_T_89) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_91 = mux(canSkipShift_useHi_13, _canSkipShift_T_85, _canSkipShift_T_90) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_92 = cat(canSkipShift_useHi_13, _canSkipShift_T_91) @[Cat.scala 33:92]
        node canSkipShift_hi_14 = bits(canSkipShift_lo_12, 7, 4) @[CircuitMath.scala 33:17]
        node canSkipShift_lo_14 = bits(canSkipShift_lo_12, 3, 0) @[CircuitMath.scala 34:17]
        node canSkipShift_useHi_14 = orr(canSkipShift_hi_14) @[CircuitMath.scala 35:22]
        node _canSkipShift_T_93 = bits(canSkipShift_hi_14, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_94 = bits(canSkipShift_hi_14, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_95 = bits(canSkipShift_hi_14, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_96 = mux(_canSkipShift_T_94, UInt<2>("h2"), _canSkipShift_T_95) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_97 = mux(_canSkipShift_T_93, UInt<2>("h3"), _canSkipShift_T_96) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_98 = bits(canSkipShift_lo_14, 3, 3) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_99 = bits(canSkipShift_lo_14, 2, 2) @[CircuitMath.scala 30:12]
        node _canSkipShift_T_100 = bits(canSkipShift_lo_14, 1, 1) @[CircuitMath.scala 28:8]
        node _canSkipShift_T_101 = mux(_canSkipShift_T_99, UInt<2>("h2"), _canSkipShift_T_100) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_102 = mux(_canSkipShift_T_98, UInt<2>("h3"), _canSkipShift_T_101) @[CircuitMath.scala 30:10]
        node _canSkipShift_T_103 = mux(canSkipShift_useHi_14, _canSkipShift_T_97, _canSkipShift_T_102) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_104 = cat(canSkipShift_useHi_14, _canSkipShift_T_103) @[Cat.scala 33:92]
        node _canSkipShift_T_105 = mux(canSkipShift_useHi_12, _canSkipShift_T_92, _canSkipShift_T_104) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_106 = cat(canSkipShift_useHi_12, _canSkipShift_T_105) @[Cat.scala 33:92]
        node _canSkipShift_T_107 = mux(canSkipShift_useHi_8, _canSkipShift_T_80, _canSkipShift_T_106) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_108 = cat(canSkipShift_useHi_8, _canSkipShift_T_107) @[Cat.scala 33:92]
        node _canSkipShift_T_109 = mux(canSkipShift_useHi_7, UInt<1>("h0"), _canSkipShift_T_108) @[CircuitMath.scala 36:21]
        node _canSkipShift_T_110 = cat(canSkipShift_useHi_7, _canSkipShift_T_109) @[Cat.scala 33:92]
        node _canSkipShift_T_111 = sub(_canSkipShift_T_54, _canSkipShift_T_110) @[MDU.scala 105:45]
        node canSkipShift = tail(_canSkipShift_T_111, 1) @[MDU.scala 105:45]
        node _value_T = geq(canSkipShift, UInt<5>("h1f")) @[MDU.scala 109:52]
        node _value_T_1 = mux(_value_T, UInt<5>("h1f"), canSkipShift) @[MDU.scala 109:38]
        node _value_T_2 = mux(divBy0, UInt<1>("h0"), _value_T_1) @[MDU.scala 109:21]
        cnt_value <= _value_T_2 @[MDU.scala 109:15]
        state <= UInt<3>("h2") @[MDU.scala 110:11]
      }
      else :
      {
        node _T_5 = eq(state, UInt<3>("h2")) @[MDU.scala 111:22]
        when _T_5 : @[MDU.scala 111:35]
        {
          node _shiftReg_T = dshl(aValx2Reg, cnt_value) @[MDU.scala 112:27]
          shiftReg <= _shiftReg_T @[MDU.scala 112:14]
          state <= UInt<3>("h3") @[MDU.scala 113:11]
        }
        else :
        {
          node _T_6 = eq(state, UInt<3>("h3")) @[MDU.scala 114:22]
          when _T_6 : @[MDU.scala 114:37]
          {
            node enough = geq(hi, bReg) @[MDU.scala 115:28]
            node _shiftReg_T_1 = sub(hi, bReg) @[MDU.scala 116:36]
            node _shiftReg_T_2 = tail(_shiftReg_T_1, 1) @[MDU.scala 116:36]
            node _shiftReg_T_3 = mux(enough, _shiftReg_T_2, hi) @[MDU.scala 116:24]
            node _shiftReg_T_4 = bits(_shiftReg_T_3, 31, 0) @[MDU.scala 116:47]
            node shiftReg_hi = cat(_shiftReg_T_4, lo) @[Cat.scala 33:92]
            node _shiftReg_T_5 = cat(shiftReg_hi, enough) @[Cat.scala 33:92]
            shiftReg <= _shiftReg_T_5 @[MDU.scala 116:14]
            node wrap = eq(cnt_value, UInt<5>("h1f")) @[Counter.scala 73:24]
            node _value_T_3 = add(cnt_value, UInt<1>("h1")) @[Counter.scala 77:24]
            node _value_T_4 = tail(_value_T_3, 1) @[Counter.scala 77:24]
            cnt_value <= _value_T_4 @[Counter.scala 77:15]
            node _T_7 = eq(cnt_value, UInt<5>("h1f")) @[MDU.scala 118:21]
            when _T_7 : @[MDU.scala 118:36]
            {
              state <= UInt<3>("h4") @[MDU.scala 118:44]
          }
          }
          else :
          {
            node _T_8 = eq(state, UInt<3>("h4")) @[MDU.scala 119:22]
            when _T_8 : @[MDU.scala 119:36]
            {
              state <= UInt<3>("h0") @[MDU.scala 120:11]
    }
    }
    }
    }
    }
    node r = bits(hi, 32, 1) @[MDU.scala 123:13]
    node _resQ_T = sub(UInt<1>("h0"), lo) @[MDU.scala 124:28]
    node _resQ_T_1 = tail(_resQ_T, 1) @[MDU.scala 124:28]
    node resQ = mux(qSignReg, _resQ_T_1, lo) @[MDU.scala 124:17]
    node _resR_T = sub(UInt<1>("h0"), r) @[MDU.scala 125:28]
    node _resR_T_1 = tail(_resR_T, 1) @[MDU.scala 125:28]
    node resR = mux(aSignReg, _resR_T_1, r) @[MDU.scala 125:17]
    node _io_out_bits_T = cat(resR, resQ) @[Cat.scala 33:92]
    io.out.bits_wky <= _io_out_bits_T @[MDU.scala 126:15]
    node _io_out_valid_T = eq(state, UInt<3>("h4")) @[MDU.scala 128:39]
    io.out.valid <= _io_out_valid_T @[MDU.scala 128:16]
    node _io_in_ready_T = eq(state, UInt<3>("h0")) @[MDU.scala 129:25]
    io.in.ready <= _io_in_ready_T @[MDU.scala 129:15]

  module MDU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { src1 : UInt<32>, src2 : UInt<32>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<32>}}

    node isDiv = bits(io.in.bits_wky.func, 2, 2) @[MDU.scala 41:27]
    node _isDivSign_T = bits(io.in.bits_wky.func, 2, 2) @[MDU.scala 41:27]
    node _isDivSign_T_1 = bits(io.in.bits_wky.func, 0, 0) @[MDU.scala 42:45]
    node _isDivSign_T_2 = eq(_isDivSign_T_1, UInt<1>("h0")) @[MDU.scala 42:42]
    node isDivSign = and(_isDivSign_T, _isDivSign_T_2) @[MDU.scala 42:39]
    node isW = bits(io.in.bits_wky.func, 3, 3) @[MDU.scala 43:25]
    inst mul_wky aof Multiplier @[MDU.scala 151:19]
    mul_wky.clock <= clock
    mul_wky.reset_wky <= reset_wky
    inst div_wky aof Divider @[MDU.scala 152:19]
    div_wky.clock <= clock
    div_wky.reset_wky <= reset_wky
    mul_wky.io.sign <= isDivSign @[MDU.scala 154:12]
    mul_wky.io.out.ready <= io.out.ready @[MDU.scala 155:17]
    div_wky.io.sign <= isDivSign @[MDU.scala 154:12]
    div_wky.io.out.ready <= io.out.ready @[MDU.scala 155:17]
    node _mul_io_in_bits_0_T = bits(io.in.bits_wky.func, 1, 0) @[MDU.scala 166:39]
    node _mul_io_in_bits_0_T_1 = cat(UInt<1>("h0"), io.in.bits_wky.src1) @[Cat.scala 33:92]
    node mul_io_in_bits_0_signBit = bits(io.in.bits_wky.src1, 31, 31) @[BitUtils.scala 39:20]
    node _mul_io_in_bits_0_T_2 = cat(mul_io_in_bits_0_signBit, io.in.bits_wky.src1) @[Cat.scala 33:92]
    node mul_io_in_bits_0_signBit_1 = bits(io.in.bits_wky.src1, 31, 31) @[BitUtils.scala 39:20]
    node _mul_io_in_bits_0_T_3 = cat(mul_io_in_bits_0_signBit_1, io.in.bits_wky.src1) @[Cat.scala 33:92]
    node _mul_io_in_bits_0_T_4 = cat(UInt<1>("h0"), io.in.bits_wky.src1) @[Cat.scala 33:92]
    node _mul_io_in_bits_0_T_5 = eq(UInt<2>("h0"), _mul_io_in_bits_0_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_6 = eq(UInt<2>("h1"), _mul_io_in_bits_0_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_7 = eq(UInt<2>("h2"), _mul_io_in_bits_0_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_8 = eq(UInt<2>("h3"), _mul_io_in_bits_0_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_9 = mux(_mul_io_in_bits_0_T_5, _mul_io_in_bits_0_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_0_T_10 = mux(_mul_io_in_bits_0_T_6, _mul_io_in_bits_0_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_0_T_11 = mux(_mul_io_in_bits_0_T_7, _mul_io_in_bits_0_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_0_T_12 = mux(_mul_io_in_bits_0_T_8, _mul_io_in_bits_0_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_0_T_13 = or(_mul_io_in_bits_0_T_9, _mul_io_in_bits_0_T_10) @[Mux.scala 27:73]
    node _mul_io_in_bits_0_T_14 = or(_mul_io_in_bits_0_T_13, _mul_io_in_bits_0_T_11) @[Mux.scala 27:73]
    node _mul_io_in_bits_0_T_15 = or(_mul_io_in_bits_0_T_14, _mul_io_in_bits_0_T_12) @[Mux.scala 27:73]
    wire _mul_io_in_bits_0_WIRE : UInt<33> @[Mux.scala 27:73]
    _mul_io_in_bits_0_WIRE <= _mul_io_in_bits_0_T_15 @[Mux.scala 27:73]
    mul_wky.io.in.bits_wky[0] <= _mul_io_in_bits_0_WIRE @[MDU.scala 166:21]
    node _mul_io_in_bits_1_T = bits(io.in.bits_wky.func, 1, 0) @[MDU.scala 167:39]
    node _mul_io_in_bits_1_T_1 = cat(UInt<1>("h0"), io.in.bits_wky.src2) @[Cat.scala 33:92]
    node mul_io_in_bits_1_signBit = bits(io.in.bits_wky.src2, 31, 31) @[BitUtils.scala 39:20]
    node _mul_io_in_bits_1_T_2 = cat(mul_io_in_bits_1_signBit, io.in.bits_wky.src2) @[Cat.scala 33:92]
    node _mul_io_in_bits_1_T_3 = cat(UInt<1>("h0"), io.in.bits_wky.src2) @[Cat.scala 33:92]
    node _mul_io_in_bits_1_T_4 = cat(UInt<1>("h0"), io.in.bits_wky.src2) @[Cat.scala 33:92]
    node _mul_io_in_bits_1_T_5 = eq(UInt<2>("h0"), _mul_io_in_bits_1_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_6 = eq(UInt<2>("h1"), _mul_io_in_bits_1_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_7 = eq(UInt<2>("h2"), _mul_io_in_bits_1_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_8 = eq(UInt<2>("h3"), _mul_io_in_bits_1_T) @[LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_9 = mux(_mul_io_in_bits_1_T_5, _mul_io_in_bits_1_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_1_T_10 = mux(_mul_io_in_bits_1_T_6, _mul_io_in_bits_1_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_1_T_11 = mux(_mul_io_in_bits_1_T_7, _mul_io_in_bits_1_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_1_T_12 = mux(_mul_io_in_bits_1_T_8, _mul_io_in_bits_1_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _mul_io_in_bits_1_T_13 = or(_mul_io_in_bits_1_T_9, _mul_io_in_bits_1_T_10) @[Mux.scala 27:73]
    node _mul_io_in_bits_1_T_14 = or(_mul_io_in_bits_1_T_13, _mul_io_in_bits_1_T_11) @[Mux.scala 27:73]
    node _mul_io_in_bits_1_T_15 = or(_mul_io_in_bits_1_T_14, _mul_io_in_bits_1_T_12) @[Mux.scala 27:73]
    wire _mul_io_in_bits_1_WIRE : UInt<33> @[Mux.scala 27:73]
    _mul_io_in_bits_1_WIRE <= _mul_io_in_bits_1_T_15 @[Mux.scala 27:73]
    mul_wky.io.in.bits_wky[1] <= _mul_io_in_bits_1_WIRE @[MDU.scala 167:21]
    node _div_io_in_bits_0_T = bits(io.in.bits_wky.src1, 31, 0) @[MDU.scala 169:68]
    node div_io_in_bits_0_signBit = bits(_div_io_in_bits_0_T, 31, 31) @[BitUtils.scala 39:20]
    node _div_io_in_bits_0_T_1 = bits(_div_io_in_bits_0_T, 31, 0) @[BitUtils.scala 40:23]
    node _div_io_in_bits_0_T_2 = bits(io.in.bits_wky.src1, 31, 0) @[MDU.scala 169:92]
    node _div_io_in_bits_0_T_3 = bits(_div_io_in_bits_0_T_2, 31, 0) @[BitUtils.scala 47:23]
    node _div_io_in_bits_0_T_4 = mux(isDivSign, _div_io_in_bits_0_T_1, _div_io_in_bits_0_T_3) @[MDU.scala 169:47]
    node _div_io_in_bits_0_T_5 = mux(isW, _div_io_in_bits_0_T_4, io.in.bits_wky.src1) @[MDU.scala 169:38]
    div_wky.io.in.bits_wky[0] <= _div_io_in_bits_0_T_5 @[MDU.scala 170:21]
    node _div_io_in_bits_1_T = bits(io.in.bits_wky.src2, 31, 0) @[MDU.scala 169:68]
    node div_io_in_bits_1_signBit = bits(_div_io_in_bits_1_T, 31, 31) @[BitUtils.scala 39:20]
    node _div_io_in_bits_1_T_1 = bits(_div_io_in_bits_1_T, 31, 0) @[BitUtils.scala 40:23]
    node _div_io_in_bits_1_T_2 = bits(io.in.bits_wky.src2, 31, 0) @[MDU.scala 169:92]
    node _div_io_in_bits_1_T_3 = bits(_div_io_in_bits_1_T_2, 31, 0) @[BitUtils.scala 47:23]
    node _div_io_in_bits_1_T_4 = mux(isDivSign, _div_io_in_bits_1_T_1, _div_io_in_bits_1_T_3) @[MDU.scala 169:47]
    node _div_io_in_bits_1_T_5 = mux(isW, _div_io_in_bits_1_T_4, io.in.bits_wky.src2) @[MDU.scala 169:38]
    div_wky.io.in.bits_wky[1] <= _div_io_in_bits_1_T_5 @[MDU.scala 171:21]
    node _mul_io_in_valid_T = eq(isDiv, UInt<1>("h0")) @[MDU.scala 173:37]
    node _mul_io_in_valid_T_1 = and(io.in.valid, _mul_io_in_valid_T) @[MDU.scala 173:34]
    mul_wky.io.in.valid <= _mul_io_in_valid_T_1 @[MDU.scala 173:19]
    node _div_io_in_valid_T = and(io.in.valid, isDiv) @[MDU.scala 174:34]
    div_wky.io.in.valid <= _div_io_in_valid_T @[MDU.scala 174:19]
    node _mulRes_T = bits(io.in.bits_wky.func, 1, 0) @[MDU.scala 176:24]
    node _mulRes_T_1 = eq(_mulRes_T, UInt<2>("h0")) @[MDU.scala 176:30]
    node _mulRes_T_2 = bits(mul_wky.io.out.bits_wky, 31, 0) @[MDU.scala 176:69]
    node _mulRes_T_3 = bits(mul_wky.io.out.bits_wky, 63, 32) @[MDU.scala 176:96]
    node mulRes = mux(_mulRes_T_1, _mulRes_T_2, _mulRes_T_3) @[MDU.scala 176:19]
    node _divRes_T = bits(io.in.bits_wky.func, 1, 1) @[MDU.scala 177:24]
    node _divRes_T_1 = bits(div_wky.io.out.bits_wky, 63, 32) @[MDU.scala 177:54]
    node _divRes_T_2 = bits(div_wky.io.out.bits_wky, 31, 0) @[MDU.scala 177:86]
    node divRes = mux(_divRes_T, _divRes_T_1, _divRes_T_2) @[MDU.scala 177:19]
    node res = mux(isDiv, divRes, mulRes) @[MDU.scala 178:16]
    node _io_out_bits_T = bits(res, 31, 0) @[MDU.scala 179:38]
    node io_out_bits_signBit = bits(_io_out_bits_T, 31, 31) @[BitUtils.scala 39:20]
    node _io_out_bits_T_1 = bits(_io_out_bits_T, 31, 0) @[BitUtils.scala 40:23]
    node _io_out_bits_T_2 = mux(isW, _io_out_bits_T_1, res) @[MDU.scala 179:21]
    io.out.bits_wky <= _io_out_bits_T_2 @[MDU.scala 179:15]
    node _isDivReg_T = and(io.in.ready, io.in.valid) @[Decoupled.scala 51:35]
    reg isDivReg_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isDivReg_REG) @[MDU.scala 181:48]
    isDivReg_REG <= isDiv @[MDU.scala 181:48]
    node isDivReg = mux(_isDivReg_T, isDiv, isDivReg_REG) @[MDU.scala 181:21]
    node _io_in_ready_T = mux(isDiv, div_wky.io.in.ready, mul_wky.io.in.ready) @[MDU.scala 182:21]
    io.in.ready <= _io_in_ready_T @[MDU.scala 182:15]
    node _io_out_valid_T = mux(isDivReg, div_wky.io.out.valid, mul_wky.io.out.valid) @[MDU.scala 183:22]
    io.out.valid <= _io_out_valid_T @[MDU.scala 183:16]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T = and(UInt<1>("h1"), enableDisplay) @[Debug.scala 55:16]
    when _T : @[Debug.scala 55:31]
    {
      node _T_1 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_2 = eq(_T_1, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_2 : @[Debug.scala 56:24]
      {
      }
      node _T_3 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_4 = eq(_T_3, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_4 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_5 = and(mul_wky.io.out.ready, mul_wky.io.out.valid) @[Decoupled.scala 51:35]

  module CSR :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { src1 : UInt<32>, src2 : UInt<32>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<32>}, flip cfIn : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, flip instrValid : UInt<1>, flip isBackendException : UInt<1>, intrNO : UInt<32>, flip imemMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}, flip dmemMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}, wenFix : UInt<1>}

    reg csrNotImplemented : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 213:34]
    reg mtvec : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 252:22]
    reg mcounteren : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 253:27]
    reg mcause : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 254:23]
    reg mtval : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 255:22]
    reg mepc : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 256:21]
    reg mie : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[CSR.scala 258:20]
    wire _mipWire_WIRE : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 259:38]
    _mipWire_WIRE.s.u <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.s.s <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.s.h <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.s.m <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.t.u <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.t.s <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.t.h <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.t.m <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.e.u <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.e.s <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.e.h <= UInt<1>("h0") @[CSR.scala 259:38]
    _mipWire_WIRE.e.m <= UInt<1>("h0") @[CSR.scala 259:38]
    wire mipWire : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 259:25]
    mipWire <= _mipWire_WIRE @[CSR.scala 259:25]
    wire _mipReg_WIRE : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 260:37]
    _mipReg_WIRE.s.u <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.s.s <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.s.h <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.s.m <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.t.u <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.t.s <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.t.h <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.t.m <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.e.u <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.e.s <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.e.h <= UInt<1>("h0") @[CSR.scala 260:37]
    _mipReg_WIRE.e.m <= UInt<1>("h0") @[CSR.scala 260:37]
    node mipReg_lo_lo_hi = cat(_mipReg_WIRE.s.h, _mipReg_WIRE.s.s) @[CSR.scala 260:53]
    node mipReg_lo_lo = cat(mipReg_lo_lo_hi, _mipReg_WIRE.s.u) @[CSR.scala 260:53]
    node mipReg_lo_hi_hi = cat(_mipReg_WIRE.t.s, _mipReg_WIRE.t.u) @[CSR.scala 260:53]
    node mipReg_lo_hi = cat(mipReg_lo_hi_hi, _mipReg_WIRE.s.m) @[CSR.scala 260:53]
    node mipReg_lo = cat(mipReg_lo_hi, mipReg_lo_lo) @[CSR.scala 260:53]
    node mipReg_hi_lo_hi = cat(_mipReg_WIRE.e.u, _mipReg_WIRE.t.m) @[CSR.scala 260:53]
    node mipReg_hi_lo = cat(mipReg_hi_lo_hi, _mipReg_WIRE.t.h) @[CSR.scala 260:53]
    node mipReg_hi_hi_hi = cat(_mipReg_WIRE.e.m, _mipReg_WIRE.e.h) @[CSR.scala 260:53]
    node mipReg_hi_hi = cat(mipReg_hi_hi_hi, _mipReg_WIRE.e.s) @[CSR.scala 260:53]
    node mipReg_hi = cat(mipReg_hi_hi, mipReg_hi_lo) @[CSR.scala 260:53]
    node _mipReg_T = cat(mipReg_hi, mipReg_lo) @[CSR.scala 260:53]
    reg mipReg : UInt, clock with :
      reset => (reset_wky, _mipReg_T) @[CSR.scala 260:24]
    node mip_lo_lo_hi = cat(mipWire.s.h, mipWire.s.s) @[CSR.scala 262:22]
    node mip_lo_lo = cat(mip_lo_lo_hi, mipWire.s.u) @[CSR.scala 262:22]
    node mip_lo_hi_hi = cat(mipWire.t.s, mipWire.t.u) @[CSR.scala 262:22]
    node mip_lo_hi = cat(mip_lo_hi_hi, mipWire.s.m) @[CSR.scala 262:22]
    node mip_lo = cat(mip_lo_hi, mip_lo_lo) @[CSR.scala 262:22]
    node mip_hi_lo_hi = cat(mipWire.e.u, mipWire.t.m) @[CSR.scala 262:22]
    node mip_hi_lo = cat(mip_hi_lo_hi, mipWire.t.h) @[CSR.scala 262:22]
    node mip_hi_hi_hi = cat(mipWire.e.m, mipWire.e.h) @[CSR.scala 262:22]
    node mip_hi_hi = cat(mip_hi_hi_hi, mipWire.e.s) @[CSR.scala 262:22]
    node mip_hi = cat(mip_hi_hi, mip_hi_lo) @[CSR.scala 262:22]
    node _mip_T = cat(mip_hi, mip_lo) @[CSR.scala 262:22]
    node _mip_T_1 = or(_mip_T, mipReg) @[CSR.scala 262:29]
    wire mip : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 262:47]
    wire _mip_WIRE : UInt<12> @[CSR.scala 262:47]
    _mip_WIRE <= _mip_T_1 @[CSR.scala 262:47]
    node _mip_T_2 = bits(_mip_WIRE, 0, 0) @[CSR.scala 262:47]
    mip.s.u <= _mip_T_2 @[CSR.scala 262:47]
    node _mip_T_3 = bits(_mip_WIRE, 1, 1) @[CSR.scala 262:47]
    mip.s.s <= _mip_T_3 @[CSR.scala 262:47]
    node _mip_T_4 = bits(_mip_WIRE, 2, 2) @[CSR.scala 262:47]
    mip.s.h <= _mip_T_4 @[CSR.scala 262:47]
    node _mip_T_5 = bits(_mip_WIRE, 3, 3) @[CSR.scala 262:47]
    mip.s.m <= _mip_T_5 @[CSR.scala 262:47]
    node _mip_T_6 = bits(_mip_WIRE, 4, 4) @[CSR.scala 262:47]
    mip.t.u <= _mip_T_6 @[CSR.scala 262:47]
    node _mip_T_7 = bits(_mip_WIRE, 5, 5) @[CSR.scala 262:47]
    mip.t.s <= _mip_T_7 @[CSR.scala 262:47]
    node _mip_T_8 = bits(_mip_WIRE, 6, 6) @[CSR.scala 262:47]
    mip.t.h <= _mip_T_8 @[CSR.scala 262:47]
    node _mip_T_9 = bits(_mip_WIRE, 7, 7) @[CSR.scala 262:47]
    mip.t.m <= _mip_T_9 @[CSR.scala 262:47]
    node _mip_T_10 = bits(_mip_WIRE, 8, 8) @[CSR.scala 262:47]
    mip.e.u <= _mip_T_10 @[CSR.scala 262:47]
    node _mip_T_11 = bits(_mip_WIRE, 9, 9) @[CSR.scala 262:47]
    mip.e.s <= _mip_T_11 @[CSR.scala 262:47]
    node _mip_T_12 = bits(_mip_WIRE, 10, 10) @[CSR.scala 262:47]
    mip.e.h <= _mip_T_12 @[CSR.scala 262:47]
    node _mip_T_13 = bits(_mip_WIRE, 11, 11) @[CSR.scala 262:47]
    mip.e.m <= _mip_T_13 @[CSR.scala 262:47]
    node _misaInitVal_T = shl(UInt<2>("h2"), 30) @[CSR.scala 264:43]
    node _misaInitVal_T_1 = shl(UInt<1>("h1"), 0) @[CSR.scala 265:42]
    node _misaInitVal_T_2 = or(UInt<1>("h0"), _misaInitVal_T_1) @[CSR.scala 269:75]
    node _misaInitVal_T_3 = shl(UInt<1>("h1"), 18) @[CSR.scala 265:42]
    node _misaInitVal_T_4 = or(_misaInitVal_T_2, _misaInitVal_T_3) @[CSR.scala 269:75]
    node _misaInitVal_T_5 = shl(UInt<1>("h1"), 8) @[CSR.scala 265:42]
    node _misaInitVal_T_6 = or(_misaInitVal_T_4, _misaInitVal_T_5) @[CSR.scala 269:75]
    node _misaInitVal_T_7 = shl(UInt<1>("h1"), 20) @[CSR.scala 265:42]
    node _misaInitVal_T_8 = or(_misaInitVal_T_6, _misaInitVal_T_7) @[CSR.scala 269:75]
    node _misaInitVal_T_9 = shl(UInt<1>("h1"), 12) @[CSR.scala 265:42]
    node _misaInitVal_T_10 = or(_misaInitVal_T_8, _misaInitVal_T_9) @[CSR.scala 269:75]
    node misaInitVal = or(_misaInitVal_T, _misaInitVal_T_10) @[CSR.scala 269:35]
    reg misa : UInt<32>, clock with :
      reset => (reset_wky, misaInitVal) @[CSR.scala 270:21]
    reg mvendorid : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 274:26]
    reg marchid : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 275:24]
    reg mimpid : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 276:23]
    reg mhartid : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 277:24]
    reg mstatus : UInt<32>, clock with :
      reset => (reset_wky, UInt<13>("h1800")) @[CSR.scala 278:24]
    wire mstatusStruct : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 300:39]
    wire _mstatusStruct_WIRE : UInt<32> @[CSR.scala 300:39]
    _mstatusStruct_WIRE <= mstatus @[CSR.scala 300:39]
    node _mstatusStruct_T = bits(_mstatusStruct_WIRE, 0, 0) @[CSR.scala 300:39]
    mstatusStruct.ie.u <= _mstatusStruct_T @[CSR.scala 300:39]
    node _mstatusStruct_T_1 = bits(_mstatusStruct_WIRE, 1, 1) @[CSR.scala 300:39]
    mstatusStruct.ie.s <= _mstatusStruct_T_1 @[CSR.scala 300:39]
    node _mstatusStruct_T_2 = bits(_mstatusStruct_WIRE, 2, 2) @[CSR.scala 300:39]
    mstatusStruct.ie.h <= _mstatusStruct_T_2 @[CSR.scala 300:39]
    node _mstatusStruct_T_3 = bits(_mstatusStruct_WIRE, 3, 3) @[CSR.scala 300:39]
    mstatusStruct.ie.m <= _mstatusStruct_T_3 @[CSR.scala 300:39]
    node _mstatusStruct_T_4 = bits(_mstatusStruct_WIRE, 4, 4) @[CSR.scala 300:39]
    mstatusStruct.pie.u <= _mstatusStruct_T_4 @[CSR.scala 300:39]
    node _mstatusStruct_T_5 = bits(_mstatusStruct_WIRE, 5, 5) @[CSR.scala 300:39]
    mstatusStruct.pie.s <= _mstatusStruct_T_5 @[CSR.scala 300:39]
    node _mstatusStruct_T_6 = bits(_mstatusStruct_WIRE, 6, 6) @[CSR.scala 300:39]
    mstatusStruct.pie.h <= _mstatusStruct_T_6 @[CSR.scala 300:39]
    node _mstatusStruct_T_7 = bits(_mstatusStruct_WIRE, 7, 7) @[CSR.scala 300:39]
    mstatusStruct.pie.m <= _mstatusStruct_T_7 @[CSR.scala 300:39]
    node _mstatusStruct_T_8 = bits(_mstatusStruct_WIRE, 8, 8) @[CSR.scala 300:39]
    mstatusStruct.spp <= _mstatusStruct_T_8 @[CSR.scala 300:39]
    node _mstatusStruct_T_9 = bits(_mstatusStruct_WIRE, 10, 9) @[CSR.scala 300:39]
    mstatusStruct.hpp <= _mstatusStruct_T_9 @[CSR.scala 300:39]
    node _mstatusStruct_T_10 = bits(_mstatusStruct_WIRE, 12, 11) @[CSR.scala 300:39]
    mstatusStruct.mpp <= _mstatusStruct_T_10 @[CSR.scala 300:39]
    node _mstatusStruct_T_11 = bits(_mstatusStruct_WIRE, 14, 13) @[CSR.scala 300:39]
    mstatusStruct.fs <= _mstatusStruct_T_11 @[CSR.scala 300:39]
    node _mstatusStruct_T_12 = bits(_mstatusStruct_WIRE, 16, 15) @[CSR.scala 300:39]
    mstatusStruct.xs <= _mstatusStruct_T_12 @[CSR.scala 300:39]
    node _mstatusStruct_T_13 = bits(_mstatusStruct_WIRE, 17, 17) @[CSR.scala 300:39]
    mstatusStruct.mprv <= _mstatusStruct_T_13 @[CSR.scala 300:39]
    node _mstatusStruct_T_14 = bits(_mstatusStruct_WIRE, 18, 18) @[CSR.scala 300:39]
    mstatusStruct.sum <= _mstatusStruct_T_14 @[CSR.scala 300:39]
    node _mstatusStruct_T_15 = bits(_mstatusStruct_WIRE, 19, 19) @[CSR.scala 300:39]
    mstatusStruct.mxr <= _mstatusStruct_T_15 @[CSR.scala 300:39]
    node _mstatusStruct_T_16 = bits(_mstatusStruct_WIRE, 20, 20) @[CSR.scala 300:39]
    mstatusStruct.tvm <= _mstatusStruct_T_16 @[CSR.scala 300:39]
    node _mstatusStruct_T_17 = bits(_mstatusStruct_WIRE, 21, 21) @[CSR.scala 300:39]
    mstatusStruct.tw <= _mstatusStruct_T_17 @[CSR.scala 300:39]
    node _mstatusStruct_T_18 = bits(_mstatusStruct_WIRE, 22, 22) @[CSR.scala 300:39]
    mstatusStruct.tsr <= _mstatusStruct_T_18 @[CSR.scala 300:39]
    node _mstatusStruct_T_19 = bits(_mstatusStruct_WIRE, 30, 23) @[CSR.scala 300:39]
    mstatusStruct.pad0 <= _mstatusStruct_T_19 @[CSR.scala 300:39]
    node _mstatusStruct_T_20 = bits(_mstatusStruct_WIRE, 31, 31) @[CSR.scala 300:39]
    mstatusStruct.sd <= _mstatusStruct_T_20 @[CSR.scala 300:39]
    reg medeleg : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 307:24]
    reg mideleg : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 308:24]
    reg mscratch : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 309:25]
    reg pmpcfg0 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 311:24]
    reg pmpcfg1 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 312:24]
    reg pmpcfg2 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 313:24]
    reg pmpcfg3 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 314:24]
    reg pmpaddr0 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 315:25]
    reg pmpaddr1 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 316:25]
    reg pmpaddr2 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 317:25]
    reg pmpaddr3 : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 318:25]
    node sstatusRmask = or(UInt<20>("hc6122"), UInt<64>("h8000000300018000")) @[CSR.scala 330:35]
    reg stvec : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 332:22]
    reg satp : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 340:21]
    reg sepc : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 341:21]
    reg scause : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 342:23]
    reg stval : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 343:22]
    reg sscratch : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 344:25]
    reg scounteren : UInt<32>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 345:27]
    reg uepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), uepc) @[CSR.scala 352:17]
    wire setLr : UInt<1> @[CSR.scala 355:23]
    setLr <= UInt<1>("h0") @[CSR.scala 355:23]
    wire setLrVal : UInt<1> @[CSR.scala 356:26]
    setLrVal <= UInt<1>("h0") @[CSR.scala 356:26]
    wire setLrAddr : UInt<64> @[CSR.scala 357:27]
    setLrAddr is invalid @[CSR.scala 357:27]
    reg lr : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 358:19]
    reg lrAddr : UInt<64>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 359:23]
    when setLr : @[CSR.scala 366:14]
    {
      lr <= setLrVal @[CSR.scala 367:8]
      lrAddr <= setLrAddr @[CSR.scala 368:12]
    }
    reg priviledgeMode : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h3")) @[CSR.scala 372:31]
    reg perfCnts_0 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[CSR.scala 377:47]
    reg perfCnts_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[CSR.scala 377:47]
    reg perfCnts_2 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[CSR.scala 377:47]
    node _T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_2 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_3 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_4 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_5 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_6 = bits(perfCnts_0, 63, 32) @[CSR.scala 379:99]
    node _T_7 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_8 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_9 = bits(perfCnts_1, 63, 32) @[CSR.scala 379:99]
    node _T_10 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_11 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_12 = bits(perfCnts_2, 63, 32) @[CSR.scala 379:99]
    node _T_13 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_14 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_15 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_16 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_17 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_18 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_19 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_20 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_21 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_22 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_23 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_24 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_25 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_26 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node lo_lo_hi = cat(mip.s.h, mip.s.s) @[CSR.scala 420:27]
    node lo_lo = cat(lo_lo_hi, mip.s.u) @[CSR.scala 420:27]
    node lo_hi_hi = cat(mip.t.s, mip.t.u) @[CSR.scala 420:27]
    node lo_hi = cat(lo_hi_hi, mip.s.m) @[CSR.scala 420:27]
    node lo = cat(lo_hi, lo_lo) @[CSR.scala 420:27]
    node hi_lo_hi = cat(mip.e.u, mip.t.m) @[CSR.scala 420:27]
    node hi_lo = cat(hi_lo_hi, mip.t.h) @[CSR.scala 420:27]
    node hi_hi_hi = cat(mip.e.m, mip.e.h) @[CSR.scala 420:27]
    node hi_hi = cat(hi_hi_hi, mip.e.s) @[CSR.scala 420:27]
    node hi = cat(hi_hi, hi_lo) @[CSR.scala 420:27]
    node _T_27 = cat(hi, lo) @[CSR.scala 420:27]
    node _T_28 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_29 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_30 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_31 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_32 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_33 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_34 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_35 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_36 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_37 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_38 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_39 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_40 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_41 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_42 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_43 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_44 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_45 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_46 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_47 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_48 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_49 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_50 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_51 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_52 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node lo_lo_hi_1 = cat(mip.s.h, mip.s.s) @[CSR.scala 446:27]
    node lo_lo_1 = cat(lo_lo_hi_1, mip.s.u) @[CSR.scala 446:27]
    node lo_hi_hi_1 = cat(mip.t.s, mip.t.u) @[CSR.scala 446:27]
    node lo_hi_1 = cat(lo_hi_hi_1, mip.s.m) @[CSR.scala 446:27]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[CSR.scala 446:27]
    node hi_lo_hi_1 = cat(mip.e.u, mip.t.m) @[CSR.scala 446:27]
    node hi_lo_1 = cat(hi_lo_hi_1, mip.t.h) @[CSR.scala 446:27]
    node hi_hi_hi_1 = cat(mip.e.m, mip.e.h) @[CSR.scala 446:27]
    node hi_hi_1 = cat(hi_hi_hi_1, mip.e.s) @[CSR.scala 446:27]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[CSR.scala 446:27]
    node _T_53 = cat(hi_1, lo_1) @[CSR.scala 446:27]
    node _T_54 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_55 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_56 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_57 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_58 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_59 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_60 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_61 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_62 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_63 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_64 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_65 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_66 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_67 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_68 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_69 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_70 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node addr = bits(io.in.bits_wky.src2, 11, 0) @[CSR.scala 460:18]
    wire rdata : UInt<32> @[CSR.scala 461:19]
    node _csri_T = bits(io.cfIn.instr, 19, 15) @[CSR.scala 462:35]
    node csri = cat(UInt<27>("h0"), _csri_T) @[Cat.scala 33:92]
    node _wdata_T = or(rdata, io.in.bits_wky.src1) @[CSR.scala 465:30]
    node _wdata_T_1 = not(io.in.bits_wky.src1) @[CSR.scala 466:32]
    node _wdata_T_2 = and(rdata, _wdata_T_1) @[CSR.scala 466:30]
    node _wdata_T_3 = or(rdata, csri) @[CSR.scala 468:30]
    node _wdata_T_4 = not(csri) @[CSR.scala 469:32]
    node _wdata_T_5 = and(rdata, _wdata_T_4) @[CSR.scala 469:30]
    node _wdata_T_6 = eq(UInt<1>("h1"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _wdata_T_7 = eq(UInt<2>("h2"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _wdata_T_8 = eq(UInt<2>("h3"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _wdata_T_9 = eq(UInt<3>("h5"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _wdata_T_10 = eq(UInt<3>("h6"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _wdata_T_11 = eq(UInt<3>("h7"), io.in.bits_wky.func) @[LookupTree.scala 24:34]
    node _wdata_T_12 = mux(_wdata_T_6, io.in.bits_wky.src1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _wdata_T_13 = mux(_wdata_T_7, _wdata_T, UInt<1>("h0")) @[Mux.scala 27:73]
    node _wdata_T_14 = mux(_wdata_T_8, _wdata_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _wdata_T_15 = mux(_wdata_T_9, csri, UInt<1>("h0")) @[Mux.scala 27:73]
    node _wdata_T_16 = mux(_wdata_T_10, _wdata_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _wdata_T_17 = mux(_wdata_T_11, _wdata_T_5, UInt<1>("h0")) @[Mux.scala 27:73]
    node _wdata_T_18 = or(_wdata_T_12, _wdata_T_13) @[Mux.scala 27:73]
    node _wdata_T_19 = or(_wdata_T_18, _wdata_T_14) @[Mux.scala 27:73]
    node _wdata_T_20 = or(_wdata_T_19, _wdata_T_15) @[Mux.scala 27:73]
    node _wdata_T_21 = or(_wdata_T_20, _wdata_T_16) @[Mux.scala 27:73]
    node _wdata_T_22 = or(_wdata_T_21, _wdata_T_17) @[Mux.scala 27:73]
    wire wdata : UInt<32> @[Mux.scala 27:73]
    wdata <= _wdata_T_22 @[Mux.scala 27:73]
    wire _satpLegalMode_WIRE : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[CSR.scala 473:38]
    wire _satpLegalMode_WIRE_1 : UInt<64> @[CSR.scala 473:38]
    _satpLegalMode_WIRE_1 <= wdata @[CSR.scala 473:38]
    node _satpLegalMode_T = bits(_satpLegalMode_WIRE_1, 43, 0) @[CSR.scala 473:38]
    _satpLegalMode_WIRE.ppn <= _satpLegalMode_T @[CSR.scala 473:38]
    node _satpLegalMode_T_1 = bits(_satpLegalMode_WIRE_1, 59, 44) @[CSR.scala 473:38]
    _satpLegalMode_WIRE.asid <= _satpLegalMode_T_1 @[CSR.scala 473:38]
    node _satpLegalMode_T_2 = bits(_satpLegalMode_WIRE_1, 63, 60) @[CSR.scala 473:38]
    _satpLegalMode_WIRE.mode <= _satpLegalMode_T_2 @[CSR.scala 473:38]
    node _satpLegalMode_T_3 = eq(_satpLegalMode_WIRE.mode, UInt<1>("h0")) @[CSR.scala 473:60]
    wire _satpLegalMode_WIRE_2 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[CSR.scala 473:87]
    wire _satpLegalMode_WIRE_3 : UInt<64> @[CSR.scala 473:87]
    _satpLegalMode_WIRE_3 <= wdata @[CSR.scala 473:87]
    node _satpLegalMode_T_4 = bits(_satpLegalMode_WIRE_3, 43, 0) @[CSR.scala 473:87]
    _satpLegalMode_WIRE_2.ppn <= _satpLegalMode_T_4 @[CSR.scala 473:87]
    node _satpLegalMode_T_5 = bits(_satpLegalMode_WIRE_3, 59, 44) @[CSR.scala 473:87]
    _satpLegalMode_WIRE_2.asid <= _satpLegalMode_T_5 @[CSR.scala 473:87]
    node _satpLegalMode_T_6 = bits(_satpLegalMode_WIRE_3, 63, 60) @[CSR.scala 473:87]
    _satpLegalMode_WIRE_2.mode <= _satpLegalMode_T_6 @[CSR.scala 473:87]
    node _satpLegalMode_T_7 = eq(_satpLegalMode_WIRE_2.mode, UInt<4>("h8")) @[CSR.scala 473:109]
    node satpLegalMode = or(_satpLegalMode_T_3, _satpLegalMode_T_7) @[CSR.scala 473:69]
    node _wen_T = neq(io.in.bits_wky.func, UInt<1>("h0")) @[CSR.scala 476:28]
    node _wen_T_1 = and(io.in.valid, _wen_T) @[CSR.scala 476:20]
    node _wen_T_2 = neq(addr, UInt<9>("h180")) @[CSR.scala 476:56]
    node _wen_T_3 = or(_wen_T_2, satpLegalMode) @[CSR.scala 476:67]
    node _wen_T_4 = and(_wen_T_1, _wen_T_3) @[CSR.scala 476:47]
    node _wen_T_5 = eq(io.isBackendException, UInt<1>("h0")) @[CSR.scala 476:88]
    node wen = and(_wen_T_4, _wen_T_5) @[CSR.scala 476:85]
    node _isIllegalMode_T = bits(addr, 9, 8) @[CSR.scala 477:45]
    node isIllegalMode = lt(priviledgeMode, _isIllegalMode_T) @[CSR.scala 477:39]
    node _justRead_T = eq(io.in.bits_wky.func, UInt<2>("h2")) @[CSR.scala 478:24]
    node _justRead_T_1 = eq(io.in.bits_wky.func, UInt<3>("h6")) @[CSR.scala 478:50]
    node _justRead_T_2 = or(_justRead_T, _justRead_T_1) @[CSR.scala 478:42]
    node _justRead_T_3 = eq(io.in.bits_wky.src1, UInt<1>("h0")) @[CSR.scala 478:78]
    node justRead = and(_justRead_T_2, _justRead_T_3) @[CSR.scala 478:70]
    node _isIllegalWrite_T = bits(addr, 11, 10) @[CSR.scala 479:36]
    node _isIllegalWrite_T_1 = eq(_isIllegalWrite_T, UInt<2>("h3")) @[CSR.scala 479:45]
    node _isIllegalWrite_T_2 = and(wen, _isIllegalWrite_T_1) @[CSR.scala 479:28]
    node _isIllegalWrite_T_3 = eq(justRead, UInt<1>("h0")) @[CSR.scala 479:61]
    node isIllegalWrite = and(_isIllegalWrite_T_2, _isIllegalWrite_T_3) @[CSR.scala 479:58]
    node isIllegalAccess = or(isIllegalMode, isIllegalWrite) @[CSR.scala 480:39]
    node _T_71 = eq(isIllegalAccess, UInt<1>("h0")) @[CSR.scala 482:54]
    node _T_72 = and(wen, _T_71) @[CSR.scala 482:51]
    node _rdata_T = and(marchid, _T_31) @[RegMap.scala 48:84]
    node _rdata_T_1 = and(satp, _T_29) @[RegMap.scala 48:84]
    node _rdata_T_2 = and(pmpaddr1, _T_66) @[RegMap.scala 48:84]
    node _rdata_T_3 = and(pmpcfg2, _T_60) @[RegMap.scala 48:84]
    node _rdata_T_4 = and(sscratch, _T_20) @[RegMap.scala 48:84]
    node _rdata_T_5 = and(medeleg, _T_37) @[RegMap.scala 48:84]
    node _rdata_T_6 = and(stvec, _T_16) @[RegMap.scala 48:84]
    node _rdata_T_7 = and(sepc, _T_22) @[RegMap.scala 48:84]
    node _rdata_T_8 = and(mcause, _T_50) @[RegMap.scala 48:84]
    node _rdata_T_9 = and(mcounteren, _T_44) @[RegMap.scala 48:84]
    node _rdata_T_10 = and(mvendorid, _T_30) @[RegMap.scala 48:84]
    node _rdata_T_11 = and(mie, UInt<10>("h222")) @[RegMap.scala 48:84]
    node _rdata_T_12 = and(_T_27, UInt<10>("h222")) @[RegMap.scala 48:84]
    node _rdata_T_13 = and(mstatus, sstatusRmask) @[RegMap.scala 48:84]
    node _rdata_T_14 = and(mtvec, _T_42) @[RegMap.scala 48:84]
    node _rdata_T_15 = and(mie, _T_40) @[RegMap.scala 48:84]
    node _rdata_T_16 = and(perfCnts_1, _T_3) @[RegMap.scala 48:84]
    node _rdata_T_17 = and(pmpaddr3, _T_70) @[RegMap.scala 48:84]
    node _rdata_T_18 = and(stval, _T_26) @[RegMap.scala 48:84]
    node _rdata_T_19 = and(misa, _T_36) @[RegMap.scala 48:84]
    node _rdata_T_20 = and(mstatus, _T_34) @[RegMap.scala 48:84]
    node _rdata_T_21 = and(perfCnts_0, _T_1) @[RegMap.scala 48:84]
    node _rdata_T_22 = and(pmpaddr0, _T_64) @[RegMap.scala 48:84]
    node _rdata_T_23 = and(_T_53, _T_54) @[RegMap.scala 48:84]
    node _rdata_T_24 = and(perfCnts_2, _T_5) @[RegMap.scala 48:84]
    node _rdata_T_25 = and(pmpcfg3, _T_62) @[RegMap.scala 48:84]
    node _rdata_T_26 = and(mideleg, _T_38) @[RegMap.scala 48:84]
    node _rdata_T_27 = and(pmpaddr2, _T_68) @[RegMap.scala 48:84]
    node _rdata_T_28 = and(mimpid, _T_32) @[RegMap.scala 48:84]
    node _rdata_T_29 = and(pmpcfg1, _T_58) @[RegMap.scala 48:84]
    node _rdata_T_30 = and(mscratch, _T_46) @[RegMap.scala 48:84]
    node _rdata_T_31 = and(mhartid, _T_33) @[RegMap.scala 48:84]
    node _rdata_T_32 = and(mepc, _T_48) @[RegMap.scala 48:84]
    node _rdata_T_33 = and(mtval, _T_52) @[RegMap.scala 48:84]
    node _rdata_T_34 = and(scounteren, _T_18) @[RegMap.scala 48:84]
    node _rdata_T_35 = and(pmpcfg0, _T_56) @[RegMap.scala 48:84]
    node _rdata_T_36 = and(scause, _T_24) @[RegMap.scala 48:84]
    node _rdata_T_37 = eq(UInt<12>("hf12"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_38 = eq(UInt<9>("h180"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_39 = eq(UInt<10>("h3b1"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_40 = eq(UInt<10>("h3a2"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_41 = eq(UInt<9>("h140"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_42 = eq(UInt<10>("h302"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_43 = eq(UInt<9>("h105"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_44 = eq(UInt<9>("h141"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_45 = eq(UInt<10>("h342"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_46 = eq(UInt<10>("h306"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_47 = eq(UInt<12>("hf11"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_48 = eq(UInt<9>("h104"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_49 = eq(UInt<9>("h144"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_50 = eq(UInt<9>("h100"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_51 = eq(UInt<10>("h305"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_52 = eq(UInt<10>("h304"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_53 = eq(UInt<12>("hb01"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_54 = eq(UInt<10>("h3b3"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_55 = eq(UInt<9>("h143"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_56 = eq(UInt<10>("h301"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_57 = eq(UInt<10>("h300"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_58 = eq(UInt<12>("hb00"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_59 = eq(UInt<10>("h3b0"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_60 = eq(UInt<10>("h344"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_61 = eq(UInt<12>("hb02"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_62 = eq(UInt<10>("h3a3"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_63 = eq(UInt<10>("h303"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_64 = eq(UInt<10>("h3b2"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_65 = eq(UInt<12>("hf13"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_66 = eq(UInt<10>("h3a1"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_67 = eq(UInt<10>("h340"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_68 = eq(UInt<12>("hf14"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_69 = eq(UInt<10>("h341"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_70 = eq(UInt<10>("h343"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_71 = eq(UInt<9>("h106"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_72 = eq(UInt<10>("h3a0"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_73 = eq(UInt<9>("h142"), addr) @[LookupTree.scala 24:34]
    node _rdata_T_74 = mux(_rdata_T_37, _rdata_T, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_75 = mux(_rdata_T_38, _rdata_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_76 = mux(_rdata_T_39, _rdata_T_2, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_77 = mux(_rdata_T_40, _rdata_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_78 = mux(_rdata_T_41, _rdata_T_4, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_79 = mux(_rdata_T_42, _rdata_T_5, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_80 = mux(_rdata_T_43, _rdata_T_6, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_81 = mux(_rdata_T_44, _rdata_T_7, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_82 = mux(_rdata_T_45, _rdata_T_8, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_83 = mux(_rdata_T_46, _rdata_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_84 = mux(_rdata_T_47, _rdata_T_10, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_85 = mux(_rdata_T_48, _rdata_T_11, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_86 = mux(_rdata_T_49, _rdata_T_12, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_87 = mux(_rdata_T_50, _rdata_T_13, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_88 = mux(_rdata_T_51, _rdata_T_14, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_89 = mux(_rdata_T_52, _rdata_T_15, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_90 = mux(_rdata_T_53, _rdata_T_16, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_91 = mux(_rdata_T_54, _rdata_T_17, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_92 = mux(_rdata_T_55, _rdata_T_18, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_93 = mux(_rdata_T_56, _rdata_T_19, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_94 = mux(_rdata_T_57, _rdata_T_20, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_95 = mux(_rdata_T_58, _rdata_T_21, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_96 = mux(_rdata_T_59, _rdata_T_22, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_97 = mux(_rdata_T_60, _rdata_T_23, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_98 = mux(_rdata_T_61, _rdata_T_24, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_99 = mux(_rdata_T_62, _rdata_T_25, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_100 = mux(_rdata_T_63, _rdata_T_26, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_101 = mux(_rdata_T_64, _rdata_T_27, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_102 = mux(_rdata_T_65, _rdata_T_28, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_103 = mux(_rdata_T_66, _rdata_T_29, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_104 = mux(_rdata_T_67, _rdata_T_30, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_105 = mux(_rdata_T_68, _rdata_T_31, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_106 = mux(_rdata_T_69, _rdata_T_32, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_107 = mux(_rdata_T_70, _rdata_T_33, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_108 = mux(_rdata_T_71, _rdata_T_34, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_109 = mux(_rdata_T_72, _rdata_T_35, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_110 = mux(_rdata_T_73, _rdata_T_36, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdata_T_111 = or(_rdata_T_74, _rdata_T_75) @[Mux.scala 27:73]
    node _rdata_T_112 = or(_rdata_T_111, _rdata_T_76) @[Mux.scala 27:73]
    node _rdata_T_113 = or(_rdata_T_112, _rdata_T_77) @[Mux.scala 27:73]
    node _rdata_T_114 = or(_rdata_T_113, _rdata_T_78) @[Mux.scala 27:73]
    node _rdata_T_115 = or(_rdata_T_114, _rdata_T_79) @[Mux.scala 27:73]
    node _rdata_T_116 = or(_rdata_T_115, _rdata_T_80) @[Mux.scala 27:73]
    node _rdata_T_117 = or(_rdata_T_116, _rdata_T_81) @[Mux.scala 27:73]
    node _rdata_T_118 = or(_rdata_T_117, _rdata_T_82) @[Mux.scala 27:73]
    node _rdata_T_119 = or(_rdata_T_118, _rdata_T_83) @[Mux.scala 27:73]
    node _rdata_T_120 = or(_rdata_T_119, _rdata_T_84) @[Mux.scala 27:73]
    node _rdata_T_121 = or(_rdata_T_120, _rdata_T_85) @[Mux.scala 27:73]
    node _rdata_T_122 = or(_rdata_T_121, _rdata_T_86) @[Mux.scala 27:73]
    node _rdata_T_123 = or(_rdata_T_122, _rdata_T_87) @[Mux.scala 27:73]
    node _rdata_T_124 = or(_rdata_T_123, _rdata_T_88) @[Mux.scala 27:73]
    node _rdata_T_125 = or(_rdata_T_124, _rdata_T_89) @[Mux.scala 27:73]
    node _rdata_T_126 = or(_rdata_T_125, _rdata_T_90) @[Mux.scala 27:73]
    node _rdata_T_127 = or(_rdata_T_126, _rdata_T_91) @[Mux.scala 27:73]
    node _rdata_T_128 = or(_rdata_T_127, _rdata_T_92) @[Mux.scala 27:73]
    node _rdata_T_129 = or(_rdata_T_128, _rdata_T_93) @[Mux.scala 27:73]
    node _rdata_T_130 = or(_rdata_T_129, _rdata_T_94) @[Mux.scala 27:73]
    node _rdata_T_131 = or(_rdata_T_130, _rdata_T_95) @[Mux.scala 27:73]
    node _rdata_T_132 = or(_rdata_T_131, _rdata_T_96) @[Mux.scala 27:73]
    node _rdata_T_133 = or(_rdata_T_132, _rdata_T_97) @[Mux.scala 27:73]
    node _rdata_T_134 = or(_rdata_T_133, _rdata_T_98) @[Mux.scala 27:73]
    node _rdata_T_135 = or(_rdata_T_134, _rdata_T_99) @[Mux.scala 27:73]
    node _rdata_T_136 = or(_rdata_T_135, _rdata_T_100) @[Mux.scala 27:73]
    node _rdata_T_137 = or(_rdata_T_136, _rdata_T_101) @[Mux.scala 27:73]
    node _rdata_T_138 = or(_rdata_T_137, _rdata_T_102) @[Mux.scala 27:73]
    node _rdata_T_139 = or(_rdata_T_138, _rdata_T_103) @[Mux.scala 27:73]
    node _rdata_T_140 = or(_rdata_T_139, _rdata_T_104) @[Mux.scala 27:73]
    node _rdata_T_141 = or(_rdata_T_140, _rdata_T_105) @[Mux.scala 27:73]
    node _rdata_T_142 = or(_rdata_T_141, _rdata_T_106) @[Mux.scala 27:73]
    node _rdata_T_143 = or(_rdata_T_142, _rdata_T_107) @[Mux.scala 27:73]
    node _rdata_T_144 = or(_rdata_T_143, _rdata_T_108) @[Mux.scala 27:73]
    node _rdata_T_145 = or(_rdata_T_144, _rdata_T_109) @[Mux.scala 27:73]
    node _rdata_T_146 = or(_rdata_T_145, _rdata_T_110) @[Mux.scala 27:73]
    wire _rdata_WIRE : UInt<64> @[Mux.scala 27:73]
    _rdata_WIRE <= _rdata_T_146 @[Mux.scala 27:73]
    rdata <= _rdata_WIRE @[RegMap.scala 48:11]
    node _T_73 = eq(addr, UInt<9>("h180")) @[RegMap.scala 50:65]
    node _T_74 = and(_T_72, _T_73) @[RegMap.scala 50:56]
    when _T_74 : @[RegMap.scala 50:72]
    {
      node _satp_T = and(wdata, _T_28) @[BitUtils.scala 32:13]
      node _satp_T_1 = not(_T_28) @[BitUtils.scala 32:38]
      node _satp_T_2 = and(satp, _satp_T_1) @[BitUtils.scala 32:36]
      node _satp_T_3 = or(_satp_T, _satp_T_2) @[BitUtils.scala 32:25]
      satp <= _satp_T_3 @[RegMap.scala 50:76]
    }
    node _T_75 = eq(addr, UInt<10>("h3b1")) @[RegMap.scala 50:65]
    node _T_76 = and(_T_72, _T_75) @[RegMap.scala 50:56]
    when _T_76 : @[RegMap.scala 50:72]
    {
      node _pmpaddr1_T = and(wdata, _T_65) @[BitUtils.scala 32:13]
      node _pmpaddr1_T_1 = not(_T_65) @[BitUtils.scala 32:38]
      node _pmpaddr1_T_2 = and(pmpaddr1, _pmpaddr1_T_1) @[BitUtils.scala 32:36]
      node _pmpaddr1_T_3 = or(_pmpaddr1_T, _pmpaddr1_T_2) @[BitUtils.scala 32:25]
      pmpaddr1 <= _pmpaddr1_T_3 @[RegMap.scala 50:76]
    }
    node _T_77 = eq(addr, UInt<10>("h3a2")) @[RegMap.scala 50:65]
    node _T_78 = and(_T_72, _T_77) @[RegMap.scala 50:56]
    when _T_78 : @[RegMap.scala 50:72]
    {
      node _pmpcfg2_T = and(wdata, _T_59) @[BitUtils.scala 32:13]
      node _pmpcfg2_T_1 = not(_T_59) @[BitUtils.scala 32:38]
      node _pmpcfg2_T_2 = and(pmpcfg2, _pmpcfg2_T_1) @[BitUtils.scala 32:36]
      node _pmpcfg2_T_3 = or(_pmpcfg2_T, _pmpcfg2_T_2) @[BitUtils.scala 32:25]
      pmpcfg2 <= _pmpcfg2_T_3 @[RegMap.scala 50:76]
    }
    node _T_79 = eq(addr, UInt<9>("h140")) @[RegMap.scala 50:65]
    node _T_80 = and(_T_72, _T_79) @[RegMap.scala 50:56]
    when _T_80 : @[RegMap.scala 50:72]
    {
      node _sscratch_T = and(wdata, _T_19) @[BitUtils.scala 32:13]
      node _sscratch_T_1 = not(_T_19) @[BitUtils.scala 32:38]
      node _sscratch_T_2 = and(sscratch, _sscratch_T_1) @[BitUtils.scala 32:36]
      node _sscratch_T_3 = or(_sscratch_T, _sscratch_T_2) @[BitUtils.scala 32:25]
      sscratch <= _sscratch_T_3 @[RegMap.scala 50:76]
    }
    node _T_81 = eq(addr, UInt<10>("h302")) @[RegMap.scala 50:65]
    node _T_82 = and(_T_72, _T_81) @[RegMap.scala 50:56]
    when _T_82 : @[RegMap.scala 50:72]
    {
      node _medeleg_T = and(wdata, UInt<16>("hbbff")) @[BitUtils.scala 32:13]
      node _medeleg_T_1 = not(UInt<16>("hbbff")) @[BitUtils.scala 32:38]
      node _medeleg_T_2 = and(medeleg, _medeleg_T_1) @[BitUtils.scala 32:36]
      node _medeleg_T_3 = or(_medeleg_T, _medeleg_T_2) @[BitUtils.scala 32:25]
      medeleg <= _medeleg_T_3 @[RegMap.scala 50:76]
    }
    node _T_83 = eq(addr, UInt<9>("h105")) @[RegMap.scala 50:65]
    node _T_84 = and(_T_72, _T_83) @[RegMap.scala 50:56]
    when _T_84 : @[RegMap.scala 50:72]
    {
      node _stvec_T = and(wdata, _T_15) @[BitUtils.scala 32:13]
      node _stvec_T_1 = not(_T_15) @[BitUtils.scala 32:38]
      node _stvec_T_2 = and(stvec, _stvec_T_1) @[BitUtils.scala 32:36]
      node _stvec_T_3 = or(_stvec_T, _stvec_T_2) @[BitUtils.scala 32:25]
      stvec <= _stvec_T_3 @[RegMap.scala 50:76]
    }
    node _T_85 = eq(addr, UInt<9>("h141")) @[RegMap.scala 50:65]
    node _T_86 = and(_T_72, _T_85) @[RegMap.scala 50:56]
    when _T_86 : @[RegMap.scala 50:72]
    {
      node _sepc_T = and(wdata, _T_21) @[BitUtils.scala 32:13]
      node _sepc_T_1 = not(_T_21) @[BitUtils.scala 32:38]
      node _sepc_T_2 = and(sepc, _sepc_T_1) @[BitUtils.scala 32:36]
      node _sepc_T_3 = or(_sepc_T, _sepc_T_2) @[BitUtils.scala 32:25]
      sepc <= _sepc_T_3 @[RegMap.scala 50:76]
    }
    node _T_87 = eq(addr, UInt<10>("h342")) @[RegMap.scala 50:65]
    node _T_88 = and(_T_72, _T_87) @[RegMap.scala 50:56]
    when _T_88 : @[RegMap.scala 50:72]
    {
      node _mcause_T = and(wdata, _T_49) @[BitUtils.scala 32:13]
      node _mcause_T_1 = not(_T_49) @[BitUtils.scala 32:38]
      node _mcause_T_2 = and(mcause, _mcause_T_1) @[BitUtils.scala 32:36]
      node _mcause_T_3 = or(_mcause_T, _mcause_T_2) @[BitUtils.scala 32:25]
      mcause <= _mcause_T_3 @[RegMap.scala 50:76]
    }
    node _T_89 = eq(addr, UInt<10>("h306")) @[RegMap.scala 50:65]
    node _T_90 = and(_T_72, _T_89) @[RegMap.scala 50:56]
    when _T_90 : @[RegMap.scala 50:72]
    {
      node _mcounteren_T = and(wdata, _T_43) @[BitUtils.scala 32:13]
      node _mcounteren_T_1 = not(_T_43) @[BitUtils.scala 32:38]
      node _mcounteren_T_2 = and(mcounteren, _mcounteren_T_1) @[BitUtils.scala 32:36]
      node _mcounteren_T_3 = or(_mcounteren_T, _mcounteren_T_2) @[BitUtils.scala 32:25]
      mcounteren <= _mcounteren_T_3 @[RegMap.scala 50:76]
    }
    node _T_91 = eq(addr, UInt<9>("h104")) @[RegMap.scala 50:65]
    node _T_92 = and(_T_72, _T_91) @[RegMap.scala 50:56]
    when _T_92 : @[RegMap.scala 50:72]
    {
      node _mie_T = and(wdata, UInt<10>("h222")) @[BitUtils.scala 32:13]
      node _mie_T_1 = not(UInt<10>("h222")) @[BitUtils.scala 32:38]
      node _mie_T_2 = and(mie, _mie_T_1) @[BitUtils.scala 32:36]
      node _mie_T_3 = or(_mie_T, _mie_T_2) @[BitUtils.scala 32:25]
      mie <= _mie_T_3 @[RegMap.scala 50:76]
    }
    node _T_93 = eq(addr, UInt<9>("h100")) @[RegMap.scala 50:65]
    node _T_94 = and(_T_72, _T_93) @[RegMap.scala 50:56]
    when _T_94 : @[RegMap.scala 50:72]
    {
      node _mstatus_T = and(wdata, UInt<20>("hc6122")) @[BitUtils.scala 32:13]
      node _mstatus_T_1 = not(UInt<20>("hc6122")) @[BitUtils.scala 32:38]
      node _mstatus_T_2 = and(mstatus, _mstatus_T_1) @[BitUtils.scala 32:36]
      node _mstatus_T_3 = or(_mstatus_T, _mstatus_T_2) @[BitUtils.scala 32:25]
      wire _mstatus_mstatusOld_WIRE : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 302:47]
      wire _mstatus_mstatusOld_WIRE_1 : UInt<32> @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_1 <= _mstatus_T_3 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T = bits(_mstatus_mstatusOld_WIRE_1, 0, 0) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.ie.u <= _mstatus_mstatusOld_T @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_1 = bits(_mstatus_mstatusOld_WIRE_1, 1, 1) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.ie.s <= _mstatus_mstatusOld_T_1 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_2 = bits(_mstatus_mstatusOld_WIRE_1, 2, 2) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.ie.h <= _mstatus_mstatusOld_T_2 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_3 = bits(_mstatus_mstatusOld_WIRE_1, 3, 3) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.ie.m <= _mstatus_mstatusOld_T_3 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_4 = bits(_mstatus_mstatusOld_WIRE_1, 4, 4) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.pie.u <= _mstatus_mstatusOld_T_4 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_5 = bits(_mstatus_mstatusOld_WIRE_1, 5, 5) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.pie.s <= _mstatus_mstatusOld_T_5 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_6 = bits(_mstatus_mstatusOld_WIRE_1, 6, 6) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.pie.h <= _mstatus_mstatusOld_T_6 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_7 = bits(_mstatus_mstatusOld_WIRE_1, 7, 7) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.pie.m <= _mstatus_mstatusOld_T_7 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_8 = bits(_mstatus_mstatusOld_WIRE_1, 8, 8) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.spp <= _mstatus_mstatusOld_T_8 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_9 = bits(_mstatus_mstatusOld_WIRE_1, 10, 9) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.hpp <= _mstatus_mstatusOld_T_9 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_10 = bits(_mstatus_mstatusOld_WIRE_1, 12, 11) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.mpp <= _mstatus_mstatusOld_T_10 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_11 = bits(_mstatus_mstatusOld_WIRE_1, 14, 13) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.fs <= _mstatus_mstatusOld_T_11 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_12 = bits(_mstatus_mstatusOld_WIRE_1, 16, 15) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.xs <= _mstatus_mstatusOld_T_12 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_13 = bits(_mstatus_mstatusOld_WIRE_1, 17, 17) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.mprv <= _mstatus_mstatusOld_T_13 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_14 = bits(_mstatus_mstatusOld_WIRE_1, 18, 18) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.sum <= _mstatus_mstatusOld_T_14 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_15 = bits(_mstatus_mstatusOld_WIRE_1, 19, 19) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.mxr <= _mstatus_mstatusOld_T_15 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_16 = bits(_mstatus_mstatusOld_WIRE_1, 20, 20) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.tvm <= _mstatus_mstatusOld_T_16 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_17 = bits(_mstatus_mstatusOld_WIRE_1, 21, 21) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.tw <= _mstatus_mstatusOld_T_17 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_18 = bits(_mstatus_mstatusOld_WIRE_1, 22, 22) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.tsr <= _mstatus_mstatusOld_T_18 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_19 = bits(_mstatus_mstatusOld_WIRE_1, 30, 23) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.pad0 <= _mstatus_mstatusOld_T_19 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_20 = bits(_mstatus_mstatusOld_WIRE_1, 31, 31) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE.sd <= _mstatus_mstatusOld_T_20 @[CSR.scala 302:47]
      wire mstatus_mstatusOld : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 302:30]
      mstatus_mstatusOld <= _mstatus_mstatusOld_WIRE @[CSR.scala 302:30]
      node _mstatus_mstatusNew_T = eq(mstatus_mstatusOld.fs, UInt<2>("h3")) @[CSR.scala 303:40]
      node _mstatus_mstatusNew_T_1 = bits(_mstatus_T_3, 30, 0) @[CSR.scala 303:60]
      node mstatus_mstatusNew = cat(_mstatus_mstatusNew_T, _mstatus_mstatusNew_T_1) @[Cat.scala 33:92]
      mstatus <= mstatus_mstatusNew @[RegMap.scala 50:76]
    }
    node _T_95 = eq(addr, UInt<10>("h305")) @[RegMap.scala 50:65]
    node _T_96 = and(_T_72, _T_95) @[RegMap.scala 50:56]
    when _T_96 : @[RegMap.scala 50:72]
    {
      node _mtvec_T = and(wdata, _T_41) @[BitUtils.scala 32:13]
      node _mtvec_T_1 = not(_T_41) @[BitUtils.scala 32:38]
      node _mtvec_T_2 = and(mtvec, _mtvec_T_1) @[BitUtils.scala 32:36]
      node _mtvec_T_3 = or(_mtvec_T, _mtvec_T_2) @[BitUtils.scala 32:25]
      mtvec <= _mtvec_T_3 @[RegMap.scala 50:76]
    }
    node _T_97 = eq(addr, UInt<10>("h304")) @[RegMap.scala 50:65]
    node _T_98 = and(_T_72, _T_97) @[RegMap.scala 50:56]
    when _T_98 : @[RegMap.scala 50:72]
    {
      node _mie_T_4 = and(wdata, _T_39) @[BitUtils.scala 32:13]
      node _mie_T_5 = not(_T_39) @[BitUtils.scala 32:38]
      node _mie_T_6 = and(mie, _mie_T_5) @[BitUtils.scala 32:36]
      node _mie_T_7 = or(_mie_T_4, _mie_T_6) @[BitUtils.scala 32:25]
      mie <= _mie_T_7 @[RegMap.scala 50:76]
    }
    node _T_99 = eq(addr, UInt<12>("hb01")) @[RegMap.scala 50:65]
    node _T_100 = and(_T_72, _T_99) @[RegMap.scala 50:56]
    when _T_100 : @[RegMap.scala 50:72]
    {
      node _perfCnts_1_T = and(wdata, _T_2) @[BitUtils.scala 32:13]
      node _perfCnts_1_T_1 = not(_T_2) @[BitUtils.scala 32:38]
      node _perfCnts_1_T_2 = and(perfCnts_1, _perfCnts_1_T_1) @[BitUtils.scala 32:36]
      node _perfCnts_1_T_3 = or(_perfCnts_1_T, _perfCnts_1_T_2) @[BitUtils.scala 32:25]
      perfCnts_1 <= _perfCnts_1_T_3 @[RegMap.scala 50:76]
    }
    node _T_101 = eq(addr, UInt<10>("h3b3")) @[RegMap.scala 50:65]
    node _T_102 = and(_T_72, _T_101) @[RegMap.scala 50:56]
    when _T_102 : @[RegMap.scala 50:72]
    {
      node _pmpaddr3_T = and(wdata, _T_69) @[BitUtils.scala 32:13]
      node _pmpaddr3_T_1 = not(_T_69) @[BitUtils.scala 32:38]
      node _pmpaddr3_T_2 = and(pmpaddr3, _pmpaddr3_T_1) @[BitUtils.scala 32:36]
      node _pmpaddr3_T_3 = or(_pmpaddr3_T, _pmpaddr3_T_2) @[BitUtils.scala 32:25]
      pmpaddr3 <= _pmpaddr3_T_3 @[RegMap.scala 50:76]
    }
    node _T_103 = eq(addr, UInt<9>("h143")) @[RegMap.scala 50:65]
    node _T_104 = and(_T_72, _T_103) @[RegMap.scala 50:56]
    when _T_104 : @[RegMap.scala 50:72]
    {
      node _stval_T = and(wdata, _T_25) @[BitUtils.scala 32:13]
      node _stval_T_1 = not(_T_25) @[BitUtils.scala 32:38]
      node _stval_T_2 = and(stval, _stval_T_1) @[BitUtils.scala 32:36]
      node _stval_T_3 = or(_stval_T, _stval_T_2) @[BitUtils.scala 32:25]
      stval <= _stval_T_3 @[RegMap.scala 50:76]
    }
    node _T_105 = eq(addr, UInt<10>("h301")) @[RegMap.scala 50:65]
    node _T_106 = and(_T_72, _T_105) @[RegMap.scala 50:56]
    when _T_106 : @[RegMap.scala 50:72]
    {
      node _misa_T = and(wdata, _T_35) @[BitUtils.scala 32:13]
      node _misa_T_1 = not(_T_35) @[BitUtils.scala 32:38]
      node _misa_T_2 = and(misa, _misa_T_1) @[BitUtils.scala 32:36]
      node _misa_T_3 = or(_misa_T, _misa_T_2) @[BitUtils.scala 32:25]
      misa <= _misa_T_3 @[RegMap.scala 50:76]
    }
    node _T_107 = eq(addr, UInt<10>("h300")) @[RegMap.scala 50:65]
    node _T_108 = and(_T_72, _T_107) @[RegMap.scala 50:56]
    when _T_108 : @[RegMap.scala 50:72]
    {
      node _mstatus_T_4 = and(wdata, UInt<64>("hffffffffffffffff")) @[BitUtils.scala 32:13]
      node _mstatus_T_5 = not(UInt<64>("hffffffffffffffff")) @[BitUtils.scala 32:38]
      node _mstatus_T_6 = and(mstatus, _mstatus_T_5) @[BitUtils.scala 32:36]
      node _mstatus_T_7 = or(_mstatus_T_4, _mstatus_T_6) @[BitUtils.scala 32:25]
      wire _mstatus_mstatusOld_WIRE_2 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 302:47]
      wire _mstatus_mstatusOld_WIRE_3 : UInt<32> @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_3 <= _mstatus_T_7 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_21 = bits(_mstatus_mstatusOld_WIRE_3, 0, 0) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.ie.u <= _mstatus_mstatusOld_T_21 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_22 = bits(_mstatus_mstatusOld_WIRE_3, 1, 1) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.ie.s <= _mstatus_mstatusOld_T_22 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_23 = bits(_mstatus_mstatusOld_WIRE_3, 2, 2) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.ie.h <= _mstatus_mstatusOld_T_23 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_24 = bits(_mstatus_mstatusOld_WIRE_3, 3, 3) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.ie.m <= _mstatus_mstatusOld_T_24 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_25 = bits(_mstatus_mstatusOld_WIRE_3, 4, 4) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.pie.u <= _mstatus_mstatusOld_T_25 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_26 = bits(_mstatus_mstatusOld_WIRE_3, 5, 5) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.pie.s <= _mstatus_mstatusOld_T_26 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_27 = bits(_mstatus_mstatusOld_WIRE_3, 6, 6) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.pie.h <= _mstatus_mstatusOld_T_27 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_28 = bits(_mstatus_mstatusOld_WIRE_3, 7, 7) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.pie.m <= _mstatus_mstatusOld_T_28 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_29 = bits(_mstatus_mstatusOld_WIRE_3, 8, 8) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.spp <= _mstatus_mstatusOld_T_29 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_30 = bits(_mstatus_mstatusOld_WIRE_3, 10, 9) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.hpp <= _mstatus_mstatusOld_T_30 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_31 = bits(_mstatus_mstatusOld_WIRE_3, 12, 11) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.mpp <= _mstatus_mstatusOld_T_31 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_32 = bits(_mstatus_mstatusOld_WIRE_3, 14, 13) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.fs <= _mstatus_mstatusOld_T_32 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_33 = bits(_mstatus_mstatusOld_WIRE_3, 16, 15) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.xs <= _mstatus_mstatusOld_T_33 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_34 = bits(_mstatus_mstatusOld_WIRE_3, 17, 17) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.mprv <= _mstatus_mstatusOld_T_34 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_35 = bits(_mstatus_mstatusOld_WIRE_3, 18, 18) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.sum <= _mstatus_mstatusOld_T_35 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_36 = bits(_mstatus_mstatusOld_WIRE_3, 19, 19) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.mxr <= _mstatus_mstatusOld_T_36 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_37 = bits(_mstatus_mstatusOld_WIRE_3, 20, 20) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.tvm <= _mstatus_mstatusOld_T_37 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_38 = bits(_mstatus_mstatusOld_WIRE_3, 21, 21) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.tw <= _mstatus_mstatusOld_T_38 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_39 = bits(_mstatus_mstatusOld_WIRE_3, 22, 22) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.tsr <= _mstatus_mstatusOld_T_39 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_40 = bits(_mstatus_mstatusOld_WIRE_3, 30, 23) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.pad0 <= _mstatus_mstatusOld_T_40 @[CSR.scala 302:47]
      node _mstatus_mstatusOld_T_41 = bits(_mstatus_mstatusOld_WIRE_3, 31, 31) @[CSR.scala 302:47]
      _mstatus_mstatusOld_WIRE_2.sd <= _mstatus_mstatusOld_T_41 @[CSR.scala 302:47]
      wire mstatus_mstatusOld_1 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 302:30]
      mstatus_mstatusOld_1 <= _mstatus_mstatusOld_WIRE_2 @[CSR.scala 302:30]
      node _mstatus_mstatusNew_T_2 = eq(mstatus_mstatusOld_1.fs, UInt<2>("h3")) @[CSR.scala 303:40]
      node _mstatus_mstatusNew_T_3 = bits(_mstatus_T_7, 30, 0) @[CSR.scala 303:60]
      node mstatus_mstatusNew_1 = cat(_mstatus_mstatusNew_T_2, _mstatus_mstatusNew_T_3) @[Cat.scala 33:92]
      mstatus <= mstatus_mstatusNew_1 @[RegMap.scala 50:76]
    }
    node _T_109 = eq(addr, UInt<12>("hb00")) @[RegMap.scala 50:65]
    node _T_110 = and(_T_72, _T_109) @[RegMap.scala 50:56]
    when _T_110 : @[RegMap.scala 50:72]
    {
      node _perfCnts_0_T = and(wdata, _T) @[BitUtils.scala 32:13]
      node _perfCnts_0_T_1 = not(_T) @[BitUtils.scala 32:38]
      node _perfCnts_0_T_2 = and(perfCnts_0, _perfCnts_0_T_1) @[BitUtils.scala 32:36]
      node _perfCnts_0_T_3 = or(_perfCnts_0_T, _perfCnts_0_T_2) @[BitUtils.scala 32:25]
      perfCnts_0 <= _perfCnts_0_T_3 @[RegMap.scala 50:76]
    }
    node _T_111 = eq(addr, UInt<10>("h3b0")) @[RegMap.scala 50:65]
    node _T_112 = and(_T_72, _T_111) @[RegMap.scala 50:56]
    when _T_112 : @[RegMap.scala 50:72]
    {
      node _pmpaddr0_T = and(wdata, _T_63) @[BitUtils.scala 32:13]
      node _pmpaddr0_T_1 = not(_T_63) @[BitUtils.scala 32:38]
      node _pmpaddr0_T_2 = and(pmpaddr0, _pmpaddr0_T_1) @[BitUtils.scala 32:36]
      node _pmpaddr0_T_3 = or(_pmpaddr0_T, _pmpaddr0_T_2) @[BitUtils.scala 32:25]
      pmpaddr0 <= _pmpaddr0_T_3 @[RegMap.scala 50:76]
    }
    node _T_113 = eq(addr, UInt<12>("hb02")) @[RegMap.scala 50:65]
    node _T_114 = and(_T_72, _T_113) @[RegMap.scala 50:56]
    when _T_114 : @[RegMap.scala 50:72]
    {
      node _perfCnts_2_T = and(wdata, _T_4) @[BitUtils.scala 32:13]
      node _perfCnts_2_T_1 = not(_T_4) @[BitUtils.scala 32:38]
      node _perfCnts_2_T_2 = and(perfCnts_2, _perfCnts_2_T_1) @[BitUtils.scala 32:36]
      node _perfCnts_2_T_3 = or(_perfCnts_2_T, _perfCnts_2_T_2) @[BitUtils.scala 32:25]
      perfCnts_2 <= _perfCnts_2_T_3 @[RegMap.scala 50:76]
    }
    node _T_115 = eq(addr, UInt<10>("h3a3")) @[RegMap.scala 50:65]
    node _T_116 = and(_T_72, _T_115) @[RegMap.scala 50:56]
    when _T_116 : @[RegMap.scala 50:72]
    {
      node _pmpcfg3_T = and(wdata, _T_61) @[BitUtils.scala 32:13]
      node _pmpcfg3_T_1 = not(_T_61) @[BitUtils.scala 32:38]
      node _pmpcfg3_T_2 = and(pmpcfg3, _pmpcfg3_T_1) @[BitUtils.scala 32:36]
      node _pmpcfg3_T_3 = or(_pmpcfg3_T, _pmpcfg3_T_2) @[BitUtils.scala 32:25]
      pmpcfg3 <= _pmpcfg3_T_3 @[RegMap.scala 50:76]
    }
    node _T_117 = eq(addr, UInt<10>("h303")) @[RegMap.scala 50:65]
    node _T_118 = and(_T_72, _T_117) @[RegMap.scala 50:56]
    when _T_118 : @[RegMap.scala 50:72]
    {
      node _mideleg_T = and(wdata, UInt<10>("h222")) @[BitUtils.scala 32:13]
      node _mideleg_T_1 = not(UInt<10>("h222")) @[BitUtils.scala 32:38]
      node _mideleg_T_2 = and(mideleg, _mideleg_T_1) @[BitUtils.scala 32:36]
      node _mideleg_T_3 = or(_mideleg_T, _mideleg_T_2) @[BitUtils.scala 32:25]
      mideleg <= _mideleg_T_3 @[RegMap.scala 50:76]
    }
    node _T_119 = eq(addr, UInt<10>("h3b2")) @[RegMap.scala 50:65]
    node _T_120 = and(_T_72, _T_119) @[RegMap.scala 50:56]
    when _T_120 : @[RegMap.scala 50:72]
    {
      node _pmpaddr2_T = and(wdata, _T_67) @[BitUtils.scala 32:13]
      node _pmpaddr2_T_1 = not(_T_67) @[BitUtils.scala 32:38]
      node _pmpaddr2_T_2 = and(pmpaddr2, _pmpaddr2_T_1) @[BitUtils.scala 32:36]
      node _pmpaddr2_T_3 = or(_pmpaddr2_T, _pmpaddr2_T_2) @[BitUtils.scala 32:25]
      pmpaddr2 <= _pmpaddr2_T_3 @[RegMap.scala 50:76]
    }
    node _T_121 = eq(addr, UInt<10>("h3a1")) @[RegMap.scala 50:65]
    node _T_122 = and(_T_72, _T_121) @[RegMap.scala 50:56]
    when _T_122 : @[RegMap.scala 50:72]
    {
      node _pmpcfg1_T = and(wdata, _T_57) @[BitUtils.scala 32:13]
      node _pmpcfg1_T_1 = not(_T_57) @[BitUtils.scala 32:38]
      node _pmpcfg1_T_2 = and(pmpcfg1, _pmpcfg1_T_1) @[BitUtils.scala 32:36]
      node _pmpcfg1_T_3 = or(_pmpcfg1_T, _pmpcfg1_T_2) @[BitUtils.scala 32:25]
      pmpcfg1 <= _pmpcfg1_T_3 @[RegMap.scala 50:76]
    }
    node _T_123 = eq(addr, UInt<10>("h340")) @[RegMap.scala 50:65]
    node _T_124 = and(_T_72, _T_123) @[RegMap.scala 50:56]
    when _T_124 : @[RegMap.scala 50:72]
    {
      node _mscratch_T = and(wdata, _T_45) @[BitUtils.scala 32:13]
      node _mscratch_T_1 = not(_T_45) @[BitUtils.scala 32:38]
      node _mscratch_T_2 = and(mscratch, _mscratch_T_1) @[BitUtils.scala 32:36]
      node _mscratch_T_3 = or(_mscratch_T, _mscratch_T_2) @[BitUtils.scala 32:25]
      mscratch <= _mscratch_T_3 @[RegMap.scala 50:76]
    }
    node _T_125 = eq(addr, UInt<10>("h341")) @[RegMap.scala 50:65]
    node _T_126 = and(_T_72, _T_125) @[RegMap.scala 50:56]
    when _T_126 : @[RegMap.scala 50:72]
    {
      node _mepc_T = and(wdata, _T_47) @[BitUtils.scala 32:13]
      node _mepc_T_1 = not(_T_47) @[BitUtils.scala 32:38]
      node _mepc_T_2 = and(mepc, _mepc_T_1) @[BitUtils.scala 32:36]
      node _mepc_T_3 = or(_mepc_T, _mepc_T_2) @[BitUtils.scala 32:25]
      mepc <= _mepc_T_3 @[RegMap.scala 50:76]
    }
    node _T_127 = eq(addr, UInt<10>("h343")) @[RegMap.scala 50:65]
    node _T_128 = and(_T_72, _T_127) @[RegMap.scala 50:56]
    when _T_128 : @[RegMap.scala 50:72]
    {
      node _mtval_T = and(wdata, _T_51) @[BitUtils.scala 32:13]
      node _mtval_T_1 = not(_T_51) @[BitUtils.scala 32:38]
      node _mtval_T_2 = and(mtval, _mtval_T_1) @[BitUtils.scala 32:36]
      node _mtval_T_3 = or(_mtval_T, _mtval_T_2) @[BitUtils.scala 32:25]
      mtval <= _mtval_T_3 @[RegMap.scala 50:76]
    }
    node _T_129 = eq(addr, UInt<9>("h106")) @[RegMap.scala 50:65]
    node _T_130 = and(_T_72, _T_129) @[RegMap.scala 50:56]
    when _T_130 : @[RegMap.scala 50:72]
    {
      node _scounteren_T = and(wdata, _T_17) @[BitUtils.scala 32:13]
      node _scounteren_T_1 = not(_T_17) @[BitUtils.scala 32:38]
      node _scounteren_T_2 = and(scounteren, _scounteren_T_1) @[BitUtils.scala 32:36]
      node _scounteren_T_3 = or(_scounteren_T, _scounteren_T_2) @[BitUtils.scala 32:25]
      scounteren <= _scounteren_T_3 @[RegMap.scala 50:76]
    }
    node _T_131 = eq(addr, UInt<10>("h3a0")) @[RegMap.scala 50:65]
    node _T_132 = and(_T_72, _T_131) @[RegMap.scala 50:56]
    when _T_132 : @[RegMap.scala 50:72]
    {
      node _pmpcfg0_T = and(wdata, _T_55) @[BitUtils.scala 32:13]
      node _pmpcfg0_T_1 = not(_T_55) @[BitUtils.scala 32:38]
      node _pmpcfg0_T_2 = and(pmpcfg0, _pmpcfg0_T_1) @[BitUtils.scala 32:36]
      node _pmpcfg0_T_3 = or(_pmpcfg0_T, _pmpcfg0_T_2) @[BitUtils.scala 32:25]
      pmpcfg0 <= _pmpcfg0_T_3 @[RegMap.scala 50:76]
    }
    node _T_133 = eq(addr, UInt<9>("h142")) @[RegMap.scala 50:65]
    node _T_134 = and(_T_72, _T_133) @[RegMap.scala 50:56]
    when _T_134 : @[RegMap.scala 50:72]
    {
      node _scause_T = and(wdata, _T_23) @[BitUtils.scala 32:13]
      node _scause_T_1 = not(_T_23) @[BitUtils.scala 32:38]
      node _scause_T_2 = and(scause, _scause_T_1) @[BitUtils.scala 32:36]
      node _scause_T_3 = or(_scause_T, _scause_T_2) @[BitUtils.scala 32:25]
      scause <= _scause_T_3 @[RegMap.scala 50:76]
    }
    wire isIllegalAddr : UInt<1> @[RegMap.scala 54:27]
    node _isIllegalAddr_illegalAddr_T = eq(UInt<12>("hf12"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_1 = mux(_isIllegalAddr_illegalAddr_T, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_2 = eq(UInt<9>("h180"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_3 = mux(_isIllegalAddr_illegalAddr_T_2, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_1) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_4 = eq(UInt<10>("h3b1"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_5 = mux(_isIllegalAddr_illegalAddr_T_4, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_3) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_6 = eq(UInt<10>("h3a2"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_7 = mux(_isIllegalAddr_illegalAddr_T_6, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_5) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_8 = eq(UInt<9>("h140"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_9 = mux(_isIllegalAddr_illegalAddr_T_8, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_7) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_10 = eq(UInt<10>("h302"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_11 = mux(_isIllegalAddr_illegalAddr_T_10, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_9) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_12 = eq(UInt<9>("h105"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_13 = mux(_isIllegalAddr_illegalAddr_T_12, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_11) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_14 = eq(UInt<9>("h141"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_15 = mux(_isIllegalAddr_illegalAddr_T_14, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_13) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_16 = eq(UInt<10>("h342"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_17 = mux(_isIllegalAddr_illegalAddr_T_16, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_15) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_18 = eq(UInt<10>("h306"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_19 = mux(_isIllegalAddr_illegalAddr_T_18, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_17) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_20 = eq(UInt<12>("hf11"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_21 = mux(_isIllegalAddr_illegalAddr_T_20, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_19) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_22 = eq(UInt<9>("h104"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_23 = mux(_isIllegalAddr_illegalAddr_T_22, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_21) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_24 = eq(UInt<9>("h144"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_25 = mux(_isIllegalAddr_illegalAddr_T_24, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_23) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_26 = eq(UInt<9>("h100"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_27 = mux(_isIllegalAddr_illegalAddr_T_26, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_25) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_28 = eq(UInt<10>("h305"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_29 = mux(_isIllegalAddr_illegalAddr_T_28, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_27) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_30 = eq(UInt<10>("h304"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_31 = mux(_isIllegalAddr_illegalAddr_T_30, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_29) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_32 = eq(UInt<12>("hb01"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_33 = mux(_isIllegalAddr_illegalAddr_T_32, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_31) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_34 = eq(UInt<10>("h3b3"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_35 = mux(_isIllegalAddr_illegalAddr_T_34, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_33) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_36 = eq(UInt<9>("h143"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_37 = mux(_isIllegalAddr_illegalAddr_T_36, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_35) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_38 = eq(UInt<10>("h301"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_39 = mux(_isIllegalAddr_illegalAddr_T_38, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_37) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_40 = eq(UInt<10>("h300"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_41 = mux(_isIllegalAddr_illegalAddr_T_40, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_39) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_42 = eq(UInt<12>("hb00"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_43 = mux(_isIllegalAddr_illegalAddr_T_42, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_41) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_44 = eq(UInt<10>("h3b0"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_45 = mux(_isIllegalAddr_illegalAddr_T_44, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_43) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_46 = eq(UInt<10>("h344"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_47 = mux(_isIllegalAddr_illegalAddr_T_46, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_45) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_48 = eq(UInt<12>("hb02"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_49 = mux(_isIllegalAddr_illegalAddr_T_48, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_47) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_50 = eq(UInt<10>("h3a3"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_51 = mux(_isIllegalAddr_illegalAddr_T_50, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_49) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_52 = eq(UInt<10>("h303"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_53 = mux(_isIllegalAddr_illegalAddr_T_52, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_51) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_54 = eq(UInt<10>("h3b2"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_55 = mux(_isIllegalAddr_illegalAddr_T_54, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_53) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_56 = eq(UInt<12>("hf13"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_57 = mux(_isIllegalAddr_illegalAddr_T_56, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_55) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_58 = eq(UInt<10>("h3a1"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_59 = mux(_isIllegalAddr_illegalAddr_T_58, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_57) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_60 = eq(UInt<10>("h340"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_61 = mux(_isIllegalAddr_illegalAddr_T_60, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_59) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_62 = eq(UInt<12>("hf14"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_63 = mux(_isIllegalAddr_illegalAddr_T_62, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_61) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_64 = eq(UInt<10>("h341"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_65 = mux(_isIllegalAddr_illegalAddr_T_64, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_63) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_66 = eq(UInt<10>("h343"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_67 = mux(_isIllegalAddr_illegalAddr_T_66, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_65) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_68 = eq(UInt<9>("h106"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_69 = mux(_isIllegalAddr_illegalAddr_T_68, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_67) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_70 = eq(UInt<10>("h3a0"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_71 = mux(_isIllegalAddr_illegalAddr_T_70, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_69) @[Mux.scala 81:58]
    node _isIllegalAddr_illegalAddr_T_72 = eq(UInt<9>("h142"), addr) @[Mux.scala 81:61]
    node _isIllegalAddr_illegalAddr_T_73 = mux(_isIllegalAddr_illegalAddr_T_72, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_71) @[Mux.scala 81:58]
    isIllegalAddr <= _isIllegalAddr_illegalAddr_T_73 @[RegMap.scala 56:17]
    node _resetSatp_T = eq(addr, UInt<9>("h180")) @[CSR.scala 484:24]
    node resetSatp = and(_resetSatp_T, wen) @[CSR.scala 484:35]
    io.out.bits_wky <= rdata @[CSR.scala 485:15]
    node _T_135 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    wire rdataDummy : UInt<32> @[CSR.scala 492:24]
    node _T_136 = eq(isIllegalAccess, UInt<1>("h0")) @[CSR.scala 493:62]
    node _T_137 = and(wen, _T_136) @[CSR.scala 493:59]
    node _rdataDummy_T = and(mipReg, _T_135) @[RegMap.scala 48:84]
    node _rdataDummy_T_1 = and(mipReg, UInt<10>("h222")) @[RegMap.scala 48:84]
    node _rdataDummy_T_2 = eq(UInt<10>("h344"), addr) @[LookupTree.scala 24:34]
    node _rdataDummy_T_3 = eq(UInt<9>("h144"), addr) @[LookupTree.scala 24:34]
    node _rdataDummy_T_4 = mux(_rdataDummy_T_2, _rdataDummy_T, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataDummy_T_5 = mux(_rdataDummy_T_3, _rdataDummy_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _rdataDummy_T_6 = or(_rdataDummy_T_4, _rdataDummy_T_5) @[Mux.scala 27:73]
    wire _rdataDummy_WIRE : UInt @[Mux.scala 27:73]
    _rdataDummy_WIRE <= _rdataDummy_T_6 @[Mux.scala 27:73]
    rdataDummy <= _rdataDummy_WIRE @[RegMap.scala 48:11]
    node _T_138 = eq(addr, UInt<10>("h344")) @[RegMap.scala 50:65]
    node _T_139 = and(_T_137, _T_138) @[RegMap.scala 50:56]
    when _T_139 : @[RegMap.scala 50:72]
    {
      node _mipReg_T_1 = and(wdata, UInt<11>("h77f")) @[BitUtils.scala 32:13]
      node _mipReg_T_2 = not(UInt<11>("h77f")) @[BitUtils.scala 32:38]
      node _mipReg_T_3 = and(mipReg, _mipReg_T_2) @[BitUtils.scala 32:36]
      node _mipReg_T_4 = or(_mipReg_T_1, _mipReg_T_3) @[BitUtils.scala 32:25]
      mipReg <= _mipReg_T_4 @[RegMap.scala 50:76]
    }
    node _T_140 = eq(addr, UInt<9>("h144")) @[RegMap.scala 50:65]
    node _T_141 = and(_T_137, _T_140) @[RegMap.scala 50:56]
    when _T_141 : @[RegMap.scala 50:72]
    {
      node _mipReg_T_5 = and(wdata, UInt<10>("h222")) @[BitUtils.scala 32:13]
      node _mipReg_T_6 = not(UInt<10>("h222")) @[BitUtils.scala 32:38]
      node _mipReg_T_7 = and(mipReg, _mipReg_T_6) @[BitUtils.scala 32:36]
      node _mipReg_T_8 = or(_mipReg_T_5, _mipReg_T_7) @[BitUtils.scala 32:25]
      mipReg <= _mipReg_T_8 @[RegMap.scala 50:76]
    }
    wire ret : UInt<1> @[CSR.scala 496:17]
    node _isEbreak_T = eq(addr, UInt<1>("h1")) @[CSR.scala 497:23]
    node _isEbreak_T_1 = eq(io.in.bits_wky.func, UInt<1>("h0")) @[CSR.scala 497:46]
    node _isEbreak_T_2 = and(_isEbreak_T, _isEbreak_T_1) @[CSR.scala 497:38]
    node _isEbreak_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[CSR.scala 497:67]
    node isEbreak = and(_isEbreak_T_2, _isEbreak_T_3) @[CSR.scala 497:64]
    node _isEcall_T = eq(addr, UInt<1>("h0")) @[CSR.scala 498:22]
    node _isEcall_T_1 = eq(io.in.bits_wky.func, UInt<1>("h0")) @[CSR.scala 498:44]
    node _isEcall_T_2 = and(_isEcall_T, _isEcall_T_1) @[CSR.scala 498:36]
    node _isEcall_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[CSR.scala 498:65]
    node isEcall = and(_isEcall_T_2, _isEcall_T_3) @[CSR.scala 498:62]
    node _isMret_T = eq(addr, UInt<10>("h302")) @[CSR.scala 499:21]
    node _isMret_T_1 = eq(io.in.bits_wky.func, UInt<1>("h0")) @[CSR.scala 499:44]
    node _isMret_T_2 = and(_isMret_T, _isMret_T_1) @[CSR.scala 499:36]
    node _isMret_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[CSR.scala 499:65]
    node isMret = and(_isMret_T_2, _isMret_T_3) @[CSR.scala 499:62]
    node _isSret_T = eq(addr, UInt<9>("h102")) @[CSR.scala 500:21]
    node _isSret_T_1 = eq(io.in.bits_wky.func, UInt<1>("h0")) @[CSR.scala 500:44]
    node _isSret_T_2 = and(_isSret_T, _isSret_T_1) @[CSR.scala 500:36]
    node _isSret_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[CSR.scala 500:65]
    node isSret = and(_isSret_T_2, _isSret_T_3) @[CSR.scala 500:62]
    node _isUret_T = eq(addr, UInt<2>("h2")) @[CSR.scala 501:21]
    node _isUret_T_1 = eq(io.in.bits_wky.func, UInt<1>("h0")) @[CSR.scala 501:44]
    node _isUret_T_2 = and(_isUret_T, _isUret_T_1) @[CSR.scala 501:36]
    node _isUret_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[CSR.scala 501:65]
    node isUret = and(_isUret_T_2, _isUret_T_3) @[CSR.scala 501:62]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_142 = and(wen, enableDisplay) @[Debug.scala 55:16]
    when _T_142 : @[Debug.scala 55:31]
    {
      node _T_143 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_144 = eq(_T_143, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_144 : @[Debug.scala 56:24]
      {
      }
      node _T_145 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_146 = eq(_T_145, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_146 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    reg c_2 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[GTimer.scala 25:12]
    c_2 <= _c_T_5 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_147 = and(wen, enableDisplay_1) @[Debug.scala 55:16]
    when _T_147 : @[Debug.scala 55:31]
    {
      node _T_148 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_149 = eq(_T_148, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_149 : @[Debug.scala 56:24]
      {
      }
      node _T_150 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_151 = eq(_T_150, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_151 : @[Debug.scala 57:13]
      {
    }
    }
    io.imemMMU.priviledgeMode <= priviledgeMode @[CSR.scala 532:29]
    node _io_dmemMMU_priviledgeMode_T = bits(mstatusStruct.mprv, 0, 0) @[CSR.scala 533:55]
    node _io_dmemMMU_priviledgeMode_T_1 = mux(_io_dmemMMU_priviledgeMode_T, mstatusStruct.mpp, priviledgeMode) @[CSR.scala 533:35]
    io.dmemMMU.priviledgeMode <= _io_dmemMMU_priviledgeMode_T_1 @[CSR.scala 533:29]
    node _io_imemMMU_status_sum_T = bits(mstatusStruct.sum, 0, 0) @[CSR.scala 534:46]
    io.imemMMU.status_sum <= _io_imemMMU_status_sum_T @[CSR.scala 534:25]
    node _io_dmemMMU_status_sum_T = bits(mstatusStruct.sum, 0, 0) @[CSR.scala 535:46]
    io.dmemMMU.status_sum <= _io_dmemMMU_status_sum_T @[CSR.scala 535:25]
    io.imemMMU.status_mxr is invalid @[CSR.scala 536:25]
    node _io_dmemMMU_status_mxr_T = bits(mstatusStruct.mxr, 0, 0) @[CSR.scala 537:46]
    io.dmemMMU.status_mxr <= _io_dmemMMU_status_mxr_T @[CSR.scala 537:25]
    wire hasInstrPageFault : UInt<1> @[CSR.scala 539:31]
    wire hasLoadPageFault : UInt<1> @[CSR.scala 540:30]
    wire hasStorePageFault : UInt<1> @[CSR.scala 541:31]
    wire hasStoreAddrMisaligned : UInt<1> @[CSR.scala 542:36]
    wire hasLoadAddrMisaligned : UInt<1> @[CSR.scala 543:35]
    wire dmemPagefaultAddr : UInt<32> @[CSR.scala 545:31]
    wire dmemAddrMisalignedAddr : UInt<32> @[CSR.scala 546:36]
    wire lsuAddr : UInt<64> @[CSR.scala 547:25]
    lsuAddr <= UInt<64>("h0") @[CSR.scala 547:25]
    node _hasInstrPageFault_T = and(io.cfIn.exceptionVec[12], io.in.valid) @[CSR.scala 558:63]
    hasInstrPageFault <= _hasInstrPageFault_T @[CSR.scala 558:23]
    hasLoadPageFault <= io.dmemMMU.loadPF @[CSR.scala 559:22]
    hasStorePageFault <= io.dmemMMU.storePF @[CSR.scala 560:23]
    hasStoreAddrMisaligned <= io.cfIn.exceptionVec[6] @[CSR.scala 561:28]
    hasLoadAddrMisaligned <= io.cfIn.exceptionVec[4] @[CSR.scala 562:27]
    dmemPagefaultAddr <= io.dmemMMU.addr @[CSR.scala 563:23]
    dmemAddrMisalignedAddr <= lsuAddr @[CSR.scala 564:28]
    node _T_152 = or(hasInstrPageFault, hasLoadPageFault) @[CSR.scala 567:26]
    node _T_153 = or(_T_152, hasStorePageFault) @[CSR.scala 567:46]
    when _T_153 : @[CSR.scala 567:67]
    {
      node _tval_T = add(io.cfIn.pc, UInt<2>("h2")) @[CSR.scala 568:88]
      node _tval_T_1 = tail(_tval_T, 1) @[CSR.scala 568:88]
      node _tval_T_2 = bits(_tval_T_1, 31, 0) @[CSR.scala 568:94]
      node tval_signBit = bits(_tval_T_2, 31, 31) @[BitUtils.scala 39:20]
      node _tval_T_3 = bits(_tval_T_2, 31, 0) @[BitUtils.scala 40:23]
      node _tval_T_4 = bits(io.cfIn.pc, 31, 0) @[CSR.scala 568:136]
      node tval_signBit_1 = bits(_tval_T_4, 31, 31) @[BitUtils.scala 39:20]
      node _tval_T_5 = bits(_tval_T_4, 31, 0) @[BitUtils.scala 40:23]
      node _tval_T_6 = mux(io.cfIn.crossPageIPFFix, _tval_T_3, _tval_T_5) @[CSR.scala 568:42]
      node tval_signBit_2 = bits(dmemPagefaultAddr, 31, 31) @[BitUtils.scala 39:20]
      node _tval_T_7 = bits(dmemPagefaultAddr, 31, 0) @[BitUtils.scala 40:23]
      node tval = mux(hasInstrPageFault, _tval_T_6, _tval_T_7) @[CSR.scala 568:19]
      node _T_154 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 569:25]
      when _T_154 : @[CSR.scala 569:35]
      {
        mtval <= tval @[CSR.scala 570:13]
      }
      else :
      {
        stval <= tval @[CSR.scala 572:13]
      }
      reg c_3 : UInt<64>, clock with :
        reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
      node _c_T_6 = add(c_3, UInt<1>("h1")) @[GTimer.scala 25:12]
      node _c_T_7 = tail(_c_T_6, 1) @[GTimer.scala 25:12]
      c_3 <= _c_T_7 @[GTimer.scala 25:7]
      node signBit = bits(dmemPagefaultAddr, 31, 31) @[BitUtils.scala 39:20]
      node _T_155 = bits(dmemPagefaultAddr, 31, 0) @[BitUtils.scala 40:23]
      reg c_4 : UInt<64>, clock with :
        reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
      node _c_T_8 = add(c_4, UInt<1>("h1")) @[GTimer.scala 25:12]
      node _c_T_9 = tail(_c_T_8, 1) @[GTimer.scala 25:12]
      c_4 <= _c_T_9 @[GTimer.scala 25:7]
      wire enableDisplay_2 : UInt<1> @[Debug.scala 40:33]
      enableDisplay_2 <= UInt<1>("h0") @[Debug.scala 40:33]
      node _T_156 = and(UInt<1>("h1"), enableDisplay_2) @[Debug.scala 55:16]
      when _T_156 : @[Debug.scala 55:31]
      {
        node _T_157 = asUInt(reset_wky) @[Debug.scala 56:24]
        node _T_158 = eq(_T_157, UInt<1>("h0")) @[Debug.scala 56:24]
        when _T_158 : @[Debug.scala 56:24]
        {
        }
        node _T_159 = asUInt(reset_wky) @[Debug.scala 57:13]
        node _T_160 = eq(_T_159, UInt<1>("h0")) @[Debug.scala 57:13]
        when _T_160 : @[Debug.scala 57:13]
        {
    }
    }
    }
    node _T_161 = or(hasLoadAddrMisaligned, hasStoreAddrMisaligned) @[CSR.scala 577:30]
    when _T_161 : @[CSR.scala 578:3]
    {
      node mtval_signBit = bits(dmemAddrMisalignedAddr, 31, 31) @[BitUtils.scala 39:20]
      node _mtval_T_4 = bits(dmemAddrMisalignedAddr, 31, 0) @[BitUtils.scala 40:23]
      mtval <= _mtval_T_4 @[CSR.scala 579:11]
      reg c_5 : UInt<64>, clock with :
        reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
      node _c_T_10 = add(c_5, UInt<1>("h1")) @[GTimer.scala 25:12]
      node _c_T_11 = tail(_c_T_10, 1) @[GTimer.scala 25:12]
      c_5 <= _c_T_11 @[GTimer.scala 25:7]
      node signBit_1 = bits(dmemAddrMisalignedAddr, 31, 31) @[BitUtils.scala 39:20]
      node _T_162 = bits(dmemAddrMisalignedAddr, 31, 0) @[BitUtils.scala 40:23]
      reg c_6 : UInt<64>, clock with :
        reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
      node _c_T_12 = add(c_6, UInt<1>("h1")) @[GTimer.scala 25:12]
      node _c_T_13 = tail(_c_T_12, 1) @[GTimer.scala 25:12]
      c_6 <= _c_T_13 @[GTimer.scala 25:7]
      wire enableDisplay_3 : UInt<1> @[Debug.scala 40:33]
      enableDisplay_3 <= UInt<1>("h0") @[Debug.scala 40:33]
      node _T_163 = and(UInt<1>("h1"), enableDisplay_3) @[Debug.scala 55:16]
      when _T_163 : @[Debug.scala 55:31]
      {
        node _T_164 = asUInt(reset_wky) @[Debug.scala 56:24]
        node _T_165 = eq(_T_164, UInt<1>("h0")) @[Debug.scala 56:24]
        when _T_165 : @[Debug.scala 56:24]
        {
        }
        node _T_166 = asUInt(reset_wky) @[Debug.scala 57:13]
        node _T_167 = eq(_T_166, UInt<1>("h0")) @[Debug.scala 57:13]
        when _T_167 : @[Debug.scala 57:13]
        {
    }
    }
    }
    wire mtip : UInt<1> @[CSR.scala 587:22]
    mtip <= UInt<1>("h0") @[CSR.scala 587:22]
    wire meip : UInt<1> @[CSR.scala 588:22]
    meip <= UInt<1>("h0") @[CSR.scala 588:22]
    wire msip : UInt<1> @[CSR.scala 589:22]
    msip <= UInt<1>("h0") @[CSR.scala 589:22]
    mipWire.t.m <= mtip @[CSR.scala 593:15]
    mipWire.e.m <= meip @[CSR.scala 594:15]
    mipWire.s.m <= msip @[CSR.scala 595:15]
    wire mipRaiseIntr : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 600:30]
    mipRaiseIntr <= mip @[CSR.scala 600:30]
    node _mipRaiseIntr_e_s_T = or(mip.e.s, meip) @[CSR.scala 601:31]
    mipRaiseIntr.e.s <= _mipRaiseIntr_e_s_T @[CSR.scala 601:20]
    node ideleg_lo_lo_hi = cat(mipRaiseIntr.s.h, mipRaiseIntr.s.s) @[CSR.scala 603:41]
    node ideleg_lo_lo = cat(ideleg_lo_lo_hi, mipRaiseIntr.s.u) @[CSR.scala 603:41]
    node ideleg_lo_hi_hi = cat(mipRaiseIntr.t.s, mipRaiseIntr.t.u) @[CSR.scala 603:41]
    node ideleg_lo_hi = cat(ideleg_lo_hi_hi, mipRaiseIntr.s.m) @[CSR.scala 603:41]
    node ideleg_lo = cat(ideleg_lo_hi, ideleg_lo_lo) @[CSR.scala 603:41]
    node ideleg_hi_lo_hi = cat(mipRaiseIntr.e.u, mipRaiseIntr.t.m) @[CSR.scala 603:41]
    node ideleg_hi_lo = cat(ideleg_hi_lo_hi, mipRaiseIntr.t.h) @[CSR.scala 603:41]
    node ideleg_hi_hi_hi = cat(mipRaiseIntr.e.m, mipRaiseIntr.e.h) @[CSR.scala 603:41]
    node ideleg_hi_hi = cat(ideleg_hi_hi_hi, mipRaiseIntr.e.s) @[CSR.scala 603:41]
    node ideleg_hi = cat(ideleg_hi_hi, ideleg_hi_lo) @[CSR.scala 603:41]
    node _ideleg_T = cat(ideleg_hi, ideleg_lo) @[CSR.scala 603:41]
    node ideleg = and(mideleg, _ideleg_T) @[CSR.scala 603:26]
    wire intrVecEnable : UInt<1>[12] @[CSR.scala 607:27]
    node _T_168 = bits(ideleg, 0, 0) @[CSR.scala 608:28]
    node _T_169 = bits(ideleg, 1, 1) @[CSR.scala 608:28]
    node _T_170 = bits(ideleg, 2, 2) @[CSR.scala 608:28]
    node _T_171 = bits(ideleg, 3, 3) @[CSR.scala 608:28]
    node _T_172 = bits(ideleg, 4, 4) @[CSR.scala 608:28]
    node _T_173 = bits(ideleg, 5, 5) @[CSR.scala 608:28]
    node _T_174 = bits(ideleg, 6, 6) @[CSR.scala 608:28]
    node _T_175 = bits(ideleg, 7, 7) @[CSR.scala 608:28]
    node _T_176 = bits(ideleg, 8, 8) @[CSR.scala 608:28]
    node _T_177 = bits(ideleg, 9, 9) @[CSR.scala 608:28]
    node _T_178 = bits(ideleg, 10, 10) @[CSR.scala 608:28]
    node _T_179 = bits(ideleg, 11, 11) @[CSR.scala 608:28]
    node _T_180 = bits(ideleg, 12, 12) @[CSR.scala 608:28]
    node _T_181 = bits(ideleg, 13, 13) @[CSR.scala 608:28]
    node _T_182 = bits(ideleg, 14, 14) @[CSR.scala 608:28]
    node _T_183 = bits(ideleg, 15, 15) @[CSR.scala 608:28]
    node _T_184 = bits(ideleg, 16, 16) @[CSR.scala 608:28]
    node _T_185 = bits(ideleg, 17, 17) @[CSR.scala 608:28]
    node _T_186 = bits(ideleg, 18, 18) @[CSR.scala 608:28]
    node _T_187 = bits(ideleg, 19, 19) @[CSR.scala 608:28]
    node _T_188 = bits(ideleg, 20, 20) @[CSR.scala 608:28]
    node _T_189 = bits(ideleg, 21, 21) @[CSR.scala 608:28]
    node _T_190 = bits(ideleg, 22, 22) @[CSR.scala 608:28]
    node _T_191 = bits(ideleg, 23, 23) @[CSR.scala 608:28]
    node _T_192 = bits(ideleg, 24, 24) @[CSR.scala 608:28]
    node _T_193 = bits(ideleg, 25, 25) @[CSR.scala 608:28]
    node _T_194 = bits(ideleg, 26, 26) @[CSR.scala 608:28]
    node _T_195 = bits(ideleg, 27, 27) @[CSR.scala 608:28]
    node _T_196 = bits(ideleg, 28, 28) @[CSR.scala 608:28]
    node _T_197 = bits(ideleg, 29, 29) @[CSR.scala 608:28]
    node _T_198 = bits(ideleg, 30, 30) @[CSR.scala 608:28]
    node _T_199 = bits(ideleg, 31, 31) @[CSR.scala 608:28]
    node _intrVecEnable_0_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_0_T_1 = and(_intrVecEnable_0_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_0_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_0_T_3 = or(_intrVecEnable_0_T_1, _intrVecEnable_0_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_0_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_0_T_5 = and(_intrVecEnable_0_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_0_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_0_T_7 = or(_intrVecEnable_0_T_5, _intrVecEnable_0_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_0_T_8 = mux(_T_168, _intrVecEnable_0_T_3, _intrVecEnable_0_T_7) @[CSR.scala 604:51]
    intrVecEnable[0] <= _intrVecEnable_0_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_1_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_1_T_1 = and(_intrVecEnable_1_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_1_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_1_T_3 = or(_intrVecEnable_1_T_1, _intrVecEnable_1_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_1_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_1_T_5 = and(_intrVecEnable_1_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_1_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_1_T_7 = or(_intrVecEnable_1_T_5, _intrVecEnable_1_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_1_T_8 = mux(_T_169, _intrVecEnable_1_T_3, _intrVecEnable_1_T_7) @[CSR.scala 604:51]
    intrVecEnable[1] <= _intrVecEnable_1_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_2_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_2_T_1 = and(_intrVecEnable_2_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_2_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_2_T_3 = or(_intrVecEnable_2_T_1, _intrVecEnable_2_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_2_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_2_T_5 = and(_intrVecEnable_2_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_2_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_2_T_7 = or(_intrVecEnable_2_T_5, _intrVecEnable_2_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_2_T_8 = mux(_T_170, _intrVecEnable_2_T_3, _intrVecEnable_2_T_7) @[CSR.scala 604:51]
    intrVecEnable[2] <= _intrVecEnable_2_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_3_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_3_T_1 = and(_intrVecEnable_3_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_3_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_3_T_3 = or(_intrVecEnable_3_T_1, _intrVecEnable_3_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_3_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_3_T_5 = and(_intrVecEnable_3_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_3_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_3_T_7 = or(_intrVecEnable_3_T_5, _intrVecEnable_3_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_3_T_8 = mux(_T_171, _intrVecEnable_3_T_3, _intrVecEnable_3_T_7) @[CSR.scala 604:51]
    intrVecEnable[3] <= _intrVecEnable_3_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_4_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_4_T_1 = and(_intrVecEnable_4_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_4_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_4_T_3 = or(_intrVecEnable_4_T_1, _intrVecEnable_4_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_4_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_4_T_5 = and(_intrVecEnable_4_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_4_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_4_T_7 = or(_intrVecEnable_4_T_5, _intrVecEnable_4_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_4_T_8 = mux(_T_172, _intrVecEnable_4_T_3, _intrVecEnable_4_T_7) @[CSR.scala 604:51]
    intrVecEnable[4] <= _intrVecEnable_4_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_5_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_5_T_1 = and(_intrVecEnable_5_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_5_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_5_T_3 = or(_intrVecEnable_5_T_1, _intrVecEnable_5_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_5_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_5_T_5 = and(_intrVecEnable_5_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_5_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_5_T_7 = or(_intrVecEnable_5_T_5, _intrVecEnable_5_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_5_T_8 = mux(_T_173, _intrVecEnable_5_T_3, _intrVecEnable_5_T_7) @[CSR.scala 604:51]
    intrVecEnable[5] <= _intrVecEnable_5_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_6_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_6_T_1 = and(_intrVecEnable_6_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_6_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_6_T_3 = or(_intrVecEnable_6_T_1, _intrVecEnable_6_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_6_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_6_T_5 = and(_intrVecEnable_6_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_6_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_6_T_7 = or(_intrVecEnable_6_T_5, _intrVecEnable_6_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_6_T_8 = mux(_T_174, _intrVecEnable_6_T_3, _intrVecEnable_6_T_7) @[CSR.scala 604:51]
    intrVecEnable[6] <= _intrVecEnable_6_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_7_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_7_T_1 = and(_intrVecEnable_7_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_7_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_7_T_3 = or(_intrVecEnable_7_T_1, _intrVecEnable_7_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_7_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_7_T_5 = and(_intrVecEnable_7_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_7_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_7_T_7 = or(_intrVecEnable_7_T_5, _intrVecEnable_7_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_7_T_8 = mux(_T_175, _intrVecEnable_7_T_3, _intrVecEnable_7_T_7) @[CSR.scala 604:51]
    intrVecEnable[7] <= _intrVecEnable_7_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_8_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_8_T_1 = and(_intrVecEnable_8_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_8_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_8_T_3 = or(_intrVecEnable_8_T_1, _intrVecEnable_8_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_8_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_8_T_5 = and(_intrVecEnable_8_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_8_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_8_T_7 = or(_intrVecEnable_8_T_5, _intrVecEnable_8_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_8_T_8 = mux(_T_176, _intrVecEnable_8_T_3, _intrVecEnable_8_T_7) @[CSR.scala 604:51]
    intrVecEnable[8] <= _intrVecEnable_8_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_9_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_9_T_1 = and(_intrVecEnable_9_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_9_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_9_T_3 = or(_intrVecEnable_9_T_1, _intrVecEnable_9_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_9_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_9_T_5 = and(_intrVecEnable_9_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_9_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_9_T_7 = or(_intrVecEnable_9_T_5, _intrVecEnable_9_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_9_T_8 = mux(_T_177, _intrVecEnable_9_T_3, _intrVecEnable_9_T_7) @[CSR.scala 604:51]
    intrVecEnable[9] <= _intrVecEnable_9_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_10_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_10_T_1 = and(_intrVecEnable_10_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_10_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_10_T_3 = or(_intrVecEnable_10_T_1, _intrVecEnable_10_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_10_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_10_T_5 = and(_intrVecEnable_10_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_10_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_10_T_7 = or(_intrVecEnable_10_T_5, _intrVecEnable_10_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_10_T_8 = mux(_T_178, _intrVecEnable_10_T_3, _intrVecEnable_10_T_7) @[CSR.scala 604:51]
    intrVecEnable[10] <= _intrVecEnable_10_T_8 @[CSR.scala 608:56]
    node _intrVecEnable_11_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:72]
    node _intrVecEnable_11_T_1 = and(_intrVecEnable_11_T, mstatusStruct.ie.s) @[CSR.scala 604:83]
    node _intrVecEnable_11_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[CSR.scala 604:125]
    node _intrVecEnable_11_T_3 = or(_intrVecEnable_11_T_1, _intrVecEnable_11_T_2) @[CSR.scala 604:106]
    node _intrVecEnable_11_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:53]
    node _intrVecEnable_11_T_5 = and(_intrVecEnable_11_T_4, mstatusStruct.ie.m) @[CSR.scala 605:64]
    node _intrVecEnable_11_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 605:106]
    node _intrVecEnable_11_T_7 = or(_intrVecEnable_11_T_5, _intrVecEnable_11_T_6) @[CSR.scala 605:87]
    node _intrVecEnable_11_T_8 = mux(_T_179, _intrVecEnable_11_T_3, _intrVecEnable_11_T_7) @[CSR.scala 604:51]
    intrVecEnable[11] <= _intrVecEnable_11_T_8 @[CSR.scala 608:56]
    node _intrVec_T = bits(mie, 11, 0) @[CSR.scala 609:20]
    node intrVec_lo_lo_hi = cat(mipRaiseIntr.s.h, mipRaiseIntr.s.s) @[CSR.scala 609:42]
    node intrVec_lo_lo = cat(intrVec_lo_lo_hi, mipRaiseIntr.s.u) @[CSR.scala 609:42]
    node intrVec_lo_hi_hi = cat(mipRaiseIntr.t.s, mipRaiseIntr.t.u) @[CSR.scala 609:42]
    node intrVec_lo_hi = cat(intrVec_lo_hi_hi, mipRaiseIntr.s.m) @[CSR.scala 609:42]
    node intrVec_lo = cat(intrVec_lo_hi, intrVec_lo_lo) @[CSR.scala 609:42]
    node intrVec_hi_lo_hi = cat(mipRaiseIntr.e.u, mipRaiseIntr.t.m) @[CSR.scala 609:42]
    node intrVec_hi_lo = cat(intrVec_hi_lo_hi, mipRaiseIntr.t.h) @[CSR.scala 609:42]
    node intrVec_hi_hi_hi = cat(mipRaiseIntr.e.m, mipRaiseIntr.e.h) @[CSR.scala 609:42]
    node intrVec_hi_hi = cat(intrVec_hi_hi_hi, mipRaiseIntr.e.s) @[CSR.scala 609:42]
    node intrVec_hi = cat(intrVec_hi_hi, intrVec_hi_lo) @[CSR.scala 609:42]
    node _intrVec_T_1 = cat(intrVec_hi, intrVec_lo) @[CSR.scala 609:42]
    node _intrVec_T_2 = and(_intrVec_T, _intrVec_T_1) @[CSR.scala 609:27]
    node intrVec_lo_lo_hi_1 = cat(intrVecEnable[2], intrVecEnable[1]) @[CSR.scala 609:65]
    node intrVec_lo_lo_1 = cat(intrVec_lo_lo_hi_1, intrVecEnable[0]) @[CSR.scala 609:65]
    node intrVec_lo_hi_hi_1 = cat(intrVecEnable[5], intrVecEnable[4]) @[CSR.scala 609:65]
    node intrVec_lo_hi_1 = cat(intrVec_lo_hi_hi_1, intrVecEnable[3]) @[CSR.scala 609:65]
    node intrVec_lo_1 = cat(intrVec_lo_hi_1, intrVec_lo_lo_1) @[CSR.scala 609:65]
    node intrVec_hi_lo_hi_1 = cat(intrVecEnable[8], intrVecEnable[7]) @[CSR.scala 609:65]
    node intrVec_hi_lo_1 = cat(intrVec_hi_lo_hi_1, intrVecEnable[6]) @[CSR.scala 609:65]
    node intrVec_hi_hi_hi_1 = cat(intrVecEnable[11], intrVecEnable[10]) @[CSR.scala 609:65]
    node intrVec_hi_hi_1 = cat(intrVec_hi_hi_hi_1, intrVecEnable[9]) @[CSR.scala 609:65]
    node intrVec_hi_1 = cat(intrVec_hi_hi_1, intrVec_hi_lo_1) @[CSR.scala 609:65]
    node _intrVec_T_3 = cat(intrVec_hi_1, intrVec_lo_1) @[CSR.scala 609:65]
    node intrVec = and(_intrVec_T_2, _intrVec_T_3) @[CSR.scala 609:49]
    node _intrNO_T = mux(io.cfIn.intrVec[4], UInt<3>("h4"), UInt<1>("h0")) @[CSR.scala 613:69]
    node _intrNO_T_1 = mux(io.cfIn.intrVec[8], UInt<4>("h8"), _intrNO_T) @[CSR.scala 613:69]
    node _intrNO_T_2 = mux(io.cfIn.intrVec[0], UInt<1>("h0"), _intrNO_T_1) @[CSR.scala 613:69]
    node _intrNO_T_3 = mux(io.cfIn.intrVec[5], UInt<3>("h5"), _intrNO_T_2) @[CSR.scala 613:69]
    node _intrNO_T_4 = mux(io.cfIn.intrVec[9], UInt<4>("h9"), _intrNO_T_3) @[CSR.scala 613:69]
    node _intrNO_T_5 = mux(io.cfIn.intrVec[1], UInt<1>("h1"), _intrNO_T_4) @[CSR.scala 613:69]
    node _intrNO_T_6 = mux(io.cfIn.intrVec[7], UInt<3>("h7"), _intrNO_T_5) @[CSR.scala 613:69]
    node _intrNO_T_7 = mux(io.cfIn.intrVec[11], UInt<4>("hb"), _intrNO_T_6) @[CSR.scala 613:69]
    node intrNO = mux(io.cfIn.intrVec[3], UInt<2>("h3"), _intrNO_T_7) @[CSR.scala 613:69]
    node raiseIntr_lo_lo_hi = cat(io.cfIn.intrVec[2], io.cfIn.intrVec[1]) @[CSR.scala 615:35]
    node raiseIntr_lo_lo = cat(raiseIntr_lo_lo_hi, io.cfIn.intrVec[0]) @[CSR.scala 615:35]
    node raiseIntr_lo_hi_hi = cat(io.cfIn.intrVec[5], io.cfIn.intrVec[4]) @[CSR.scala 615:35]
    node raiseIntr_lo_hi = cat(raiseIntr_lo_hi_hi, io.cfIn.intrVec[3]) @[CSR.scala 615:35]
    node raiseIntr_lo = cat(raiseIntr_lo_hi, raiseIntr_lo_lo) @[CSR.scala 615:35]
    node raiseIntr_hi_lo_hi = cat(io.cfIn.intrVec[8], io.cfIn.intrVec[7]) @[CSR.scala 615:35]
    node raiseIntr_hi_lo = cat(raiseIntr_hi_lo_hi, io.cfIn.intrVec[6]) @[CSR.scala 615:35]
    node raiseIntr_hi_hi_hi = cat(io.cfIn.intrVec[11], io.cfIn.intrVec[10]) @[CSR.scala 615:35]
    node raiseIntr_hi_hi = cat(raiseIntr_hi_hi_hi, io.cfIn.intrVec[9]) @[CSR.scala 615:35]
    node raiseIntr_hi = cat(raiseIntr_hi_hi, raiseIntr_hi_lo) @[CSR.scala 615:35]
    node _raiseIntr_T = cat(raiseIntr_hi, raiseIntr_lo) @[CSR.scala 615:35]
    node raiseIntr = orr(_raiseIntr_T) @[CSR.scala 615:42]
    wire csrExceptionVec : UInt<1>[16] @[CSR.scala 620:29]
    csrExceptionVec[0] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[1] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[2] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[3] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[4] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[5] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[6] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[7] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[8] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[9] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[10] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[11] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[12] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[13] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[14] <= UInt<1>("h0") @[CSR.scala 621:25]
    csrExceptionVec[15] <= UInt<1>("h0") @[CSR.scala 621:25]
    node _csrExceptionVec_3_T = and(io.in.valid, isEbreak) @[CSR.scala 622:46]
    csrExceptionVec[3] <= _csrExceptionVec_3_T @[CSR.scala 622:31]
    node _csrExceptionVec_11_T = eq(priviledgeMode, UInt<2>("h3")) @[CSR.scala 623:45]
    node _csrExceptionVec_11_T_1 = and(_csrExceptionVec_11_T, io.in.valid) @[CSR.scala 623:55]
    node _csrExceptionVec_11_T_2 = and(_csrExceptionVec_11_T_1, isEcall) @[CSR.scala 623:70]
    csrExceptionVec[11] <= _csrExceptionVec_11_T_2 @[CSR.scala 623:27]
    node _csrExceptionVec_9_T = eq(priviledgeMode, UInt<1>("h1")) @[CSR.scala 624:45]
    node _csrExceptionVec_9_T_1 = and(_csrExceptionVec_9_T, io.in.valid) @[CSR.scala 624:55]
    node _csrExceptionVec_9_T_2 = and(_csrExceptionVec_9_T_1, isEcall) @[CSR.scala 624:70]
    csrExceptionVec[9] <= _csrExceptionVec_9_T_2 @[CSR.scala 624:27]
    node _csrExceptionVec_8_T = eq(priviledgeMode, UInt<1>("h0")) @[CSR.scala 625:45]
    node _csrExceptionVec_8_T_1 = and(_csrExceptionVec_8_T, io.in.valid) @[CSR.scala 625:55]
    node _csrExceptionVec_8_T_2 = and(_csrExceptionVec_8_T_1, isEcall) @[CSR.scala 625:70]
    csrExceptionVec[8] <= _csrExceptionVec_8_T_2 @[CSR.scala 625:27]
    node _csrExceptionVec_2_T = or(isIllegalAddr, isIllegalAccess) @[CSR.scala 626:51]
    node _csrExceptionVec_2_T_1 = and(_csrExceptionVec_2_T, wen) @[CSR.scala 626:71]
    node _csrExceptionVec_2_T_2 = eq(io.isBackendException, UInt<1>("h0")) @[CSR.scala 626:81]
    node _csrExceptionVec_2_T_3 = and(_csrExceptionVec_2_T_1, _csrExceptionVec_2_T_2) @[CSR.scala 626:78]
    csrExceptionVec[2] <= _csrExceptionVec_2_T_3 @[CSR.scala 626:33]
    csrExceptionVec[13] <= hasLoadPageFault @[CSR.scala 627:34]
    csrExceptionVec[15] <= hasStorePageFault @[CSR.scala 628:35]
    node raiseExceptionVec_lo_lo_lo = cat(csrExceptionVec[1], csrExceptionVec[0]) @[CSR.scala 630:43]
    node raiseExceptionVec_lo_lo_hi = cat(csrExceptionVec[3], csrExceptionVec[2]) @[CSR.scala 630:43]
    node raiseExceptionVec_lo_lo = cat(raiseExceptionVec_lo_lo_hi, raiseExceptionVec_lo_lo_lo) @[CSR.scala 630:43]
    node raiseExceptionVec_lo_hi_lo = cat(csrExceptionVec[5], csrExceptionVec[4]) @[CSR.scala 630:43]
    node raiseExceptionVec_lo_hi_hi = cat(csrExceptionVec[7], csrExceptionVec[6]) @[CSR.scala 630:43]
    node raiseExceptionVec_lo_hi = cat(raiseExceptionVec_lo_hi_hi, raiseExceptionVec_lo_hi_lo) @[CSR.scala 630:43]
    node raiseExceptionVec_lo = cat(raiseExceptionVec_lo_hi, raiseExceptionVec_lo_lo) @[CSR.scala 630:43]
    node raiseExceptionVec_hi_lo_lo = cat(csrExceptionVec[9], csrExceptionVec[8]) @[CSR.scala 630:43]
    node raiseExceptionVec_hi_lo_hi = cat(csrExceptionVec[11], csrExceptionVec[10]) @[CSR.scala 630:43]
    node raiseExceptionVec_hi_lo = cat(raiseExceptionVec_hi_lo_hi, raiseExceptionVec_hi_lo_lo) @[CSR.scala 630:43]
    node raiseExceptionVec_hi_hi_lo = cat(csrExceptionVec[13], csrExceptionVec[12]) @[CSR.scala 630:43]
    node raiseExceptionVec_hi_hi_hi = cat(csrExceptionVec[15], csrExceptionVec[14]) @[CSR.scala 630:43]
    node raiseExceptionVec_hi_hi = cat(raiseExceptionVec_hi_hi_hi, raiseExceptionVec_hi_hi_lo) @[CSR.scala 630:43]
    node raiseExceptionVec_hi = cat(raiseExceptionVec_hi_hi, raiseExceptionVec_hi_lo) @[CSR.scala 630:43]
    node _raiseExceptionVec_T = cat(raiseExceptionVec_hi, raiseExceptionVec_lo) @[CSR.scala 630:43]
    node raiseExceptionVec_lo_lo_lo_1 = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[CSR.scala 630:68]
    node raiseExceptionVec_lo_lo_hi_1 = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[CSR.scala 630:68]
    node raiseExceptionVec_lo_lo_1 = cat(raiseExceptionVec_lo_lo_hi_1, raiseExceptionVec_lo_lo_lo_1) @[CSR.scala 630:68]
    node raiseExceptionVec_lo_hi_lo_1 = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[CSR.scala 630:68]
    node raiseExceptionVec_lo_hi_hi_1 = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[CSR.scala 630:68]
    node raiseExceptionVec_lo_hi_1 = cat(raiseExceptionVec_lo_hi_hi_1, raiseExceptionVec_lo_hi_lo_1) @[CSR.scala 630:68]
    node raiseExceptionVec_lo_1 = cat(raiseExceptionVec_lo_hi_1, raiseExceptionVec_lo_lo_1) @[CSR.scala 630:68]
    node raiseExceptionVec_hi_lo_lo_1 = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[CSR.scala 630:68]
    node raiseExceptionVec_hi_lo_hi_1 = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[CSR.scala 630:68]
    node raiseExceptionVec_hi_lo_1 = cat(raiseExceptionVec_hi_lo_hi_1, raiseExceptionVec_hi_lo_lo_1) @[CSR.scala 630:68]
    node raiseExceptionVec_hi_hi_lo_1 = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[CSR.scala 630:68]
    node raiseExceptionVec_hi_hi_hi_1 = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[CSR.scala 630:68]
    node raiseExceptionVec_hi_hi_1 = cat(raiseExceptionVec_hi_hi_hi_1, raiseExceptionVec_hi_hi_lo_1) @[CSR.scala 630:68]
    node raiseExceptionVec_hi_1 = cat(raiseExceptionVec_hi_hi_1, raiseExceptionVec_hi_lo_1) @[CSR.scala 630:68]
    node _raiseExceptionVec_T_1 = cat(raiseExceptionVec_hi_1, raiseExceptionVec_lo_1) @[CSR.scala 630:68]
    node raiseExceptionVec = or(_raiseExceptionVec_T, _raiseExceptionVec_T_1) @[CSR.scala 630:50]
    node raiseException = orr(raiseExceptionVec) @[CSR.scala 631:42]
    node _exceptionNO_T = bits(raiseExceptionVec, 5, 5) @[CSR.scala 632:92]
    node _exceptionNO_T_1 = mux(_exceptionNO_T, UInt<3>("h5"), UInt<1>("h0")) @[CSR.scala 632:74]
    node _exceptionNO_T_2 = bits(raiseExceptionVec, 7, 7) @[CSR.scala 632:92]
    node _exceptionNO_T_3 = mux(_exceptionNO_T_2, UInt<3>("h7"), _exceptionNO_T_1) @[CSR.scala 632:74]
    node _exceptionNO_T_4 = bits(raiseExceptionVec, 13, 13) @[CSR.scala 632:92]
    node _exceptionNO_T_5 = mux(_exceptionNO_T_4, UInt<4>("hd"), _exceptionNO_T_3) @[CSR.scala 632:74]
    node _exceptionNO_T_6 = bits(raiseExceptionVec, 15, 15) @[CSR.scala 632:92]
    node _exceptionNO_T_7 = mux(_exceptionNO_T_6, UInt<4>("hf"), _exceptionNO_T_5) @[CSR.scala 632:74]
    node _exceptionNO_T_8 = bits(raiseExceptionVec, 4, 4) @[CSR.scala 632:92]
    node _exceptionNO_T_9 = mux(_exceptionNO_T_8, UInt<3>("h4"), _exceptionNO_T_7) @[CSR.scala 632:74]
    node _exceptionNO_T_10 = bits(raiseExceptionVec, 6, 6) @[CSR.scala 632:92]
    node _exceptionNO_T_11 = mux(_exceptionNO_T_10, UInt<3>("h6"), _exceptionNO_T_9) @[CSR.scala 632:74]
    node _exceptionNO_T_12 = bits(raiseExceptionVec, 8, 8) @[CSR.scala 632:92]
    node _exceptionNO_T_13 = mux(_exceptionNO_T_12, UInt<4>("h8"), _exceptionNO_T_11) @[CSR.scala 632:74]
    node _exceptionNO_T_14 = bits(raiseExceptionVec, 9, 9) @[CSR.scala 632:92]
    node _exceptionNO_T_15 = mux(_exceptionNO_T_14, UInt<4>("h9"), _exceptionNO_T_13) @[CSR.scala 632:74]
    node _exceptionNO_T_16 = bits(raiseExceptionVec, 11, 11) @[CSR.scala 632:92]
    node _exceptionNO_T_17 = mux(_exceptionNO_T_16, UInt<4>("hb"), _exceptionNO_T_15) @[CSR.scala 632:74]
    node _exceptionNO_T_18 = bits(raiseExceptionVec, 0, 0) @[CSR.scala 632:92]
    node _exceptionNO_T_19 = mux(_exceptionNO_T_18, UInt<1>("h0"), _exceptionNO_T_17) @[CSR.scala 632:74]
    node _exceptionNO_T_20 = bits(raiseExceptionVec, 2, 2) @[CSR.scala 632:92]
    node _exceptionNO_T_21 = mux(_exceptionNO_T_20, UInt<2>("h2"), _exceptionNO_T_19) @[CSR.scala 632:74]
    node _exceptionNO_T_22 = bits(raiseExceptionVec, 1, 1) @[CSR.scala 632:92]
    node _exceptionNO_T_23 = mux(_exceptionNO_T_22, UInt<1>("h1"), _exceptionNO_T_21) @[CSR.scala 632:74]
    node _exceptionNO_T_24 = bits(raiseExceptionVec, 12, 12) @[CSR.scala 632:92]
    node _exceptionNO_T_25 = mux(_exceptionNO_T_24, UInt<4>("hc"), _exceptionNO_T_23) @[CSR.scala 632:74]
    node _exceptionNO_T_26 = bits(raiseExceptionVec, 3, 3) @[CSR.scala 632:92]
    node exceptionNO = mux(_exceptionNO_T_26, UInt<2>("h3"), _exceptionNO_T_25) @[CSR.scala 632:74]
    io.wenFix <= raiseException @[CSR.scala 633:13]
    node _causeNO_T = shl(raiseIntr, 31) @[CSR.scala 635:28]
    node _causeNO_T_1 = mux(raiseIntr, intrNO, exceptionNO) @[CSR.scala 635:46]
    node causeNO = or(_causeNO_T, _causeNO_T_1) @[CSR.scala 635:41]
    node _io_intrNO_T = mux(raiseIntr, causeNO, UInt<1>("h0")) @[CSR.scala 636:19]
    io.intrNO <= _io_intrNO_T @[CSR.scala 636:13]
    node _raiseExceptionIntr_T = or(raiseException, raiseIntr) @[CSR.scala 638:44]
    node raiseExceptionIntr = and(_raiseExceptionIntr_T, io.instrValid) @[CSR.scala 638:58]
    wire retTarget : UInt<32> @[CSR.scala 639:23]
    wire trapTarget : UInt<32> @[CSR.scala 640:24]
    node _io_redirect_valid_T = eq(io.in.bits_wky.func, UInt<1>("h0")) @[CSR.scala 641:39]
    node _io_redirect_valid_T_1 = and(io.in.valid, _io_redirect_valid_T) @[CSR.scala 641:31]
    node _io_redirect_valid_T_2 = or(_io_redirect_valid_T_1, raiseExceptionIntr) @[CSR.scala 641:58]
    node _io_redirect_valid_T_3 = or(_io_redirect_valid_T_2, resetSatp) @[CSR.scala 641:80]
    io.redirect.valid <= _io_redirect_valid_T_3 @[CSR.scala 641:21]
    io.redirect.rtype <= UInt<1>("h0") @[CSR.scala 642:21]
    node _io_redirect_target_T = add(io.cfIn.pc, UInt<3>("h4")) @[CSR.scala 643:51]
    node _io_redirect_target_T_1 = tail(_io_redirect_target_T, 1) @[CSR.scala 643:51]
    node _io_redirect_target_T_2 = mux(raiseExceptionIntr, trapTarget, retTarget) @[CSR.scala 643:61]
    node _io_redirect_target_T_3 = mux(resetSatp, _io_redirect_target_T_1, _io_redirect_target_T_2) @[CSR.scala 643:28]
    io.redirect.target <= _io_redirect_target_T_3 @[CSR.scala 643:22]
    node lo_lo_lo = cat(csrExceptionVec[1], csrExceptionVec[0]) @[CSR.scala 645:67]
    node lo_lo_hi_2 = cat(csrExceptionVec[3], csrExceptionVec[2]) @[CSR.scala 645:67]
    node lo_lo_2 = cat(lo_lo_hi_2, lo_lo_lo) @[CSR.scala 645:67]
    node lo_hi_lo = cat(csrExceptionVec[5], csrExceptionVec[4]) @[CSR.scala 645:67]
    node lo_hi_hi_2 = cat(csrExceptionVec[7], csrExceptionVec[6]) @[CSR.scala 645:67]
    node lo_hi_2 = cat(lo_hi_hi_2, lo_hi_lo) @[CSR.scala 645:67]
    node lo_2 = cat(lo_hi_2, lo_lo_2) @[CSR.scala 645:67]
    node hi_lo_lo = cat(csrExceptionVec[9], csrExceptionVec[8]) @[CSR.scala 645:67]
    node hi_lo_hi_2 = cat(csrExceptionVec[11], csrExceptionVec[10]) @[CSR.scala 645:67]
    node hi_lo_2 = cat(hi_lo_hi_2, hi_lo_lo) @[CSR.scala 645:67]
    node hi_hi_lo = cat(csrExceptionVec[13], csrExceptionVec[12]) @[CSR.scala 645:67]
    node hi_hi_hi_2 = cat(csrExceptionVec[15], csrExceptionVec[14]) @[CSR.scala 645:67]
    node hi_hi_2 = cat(hi_hi_hi_2, hi_hi_lo) @[CSR.scala 645:67]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[CSR.scala 645:67]
    node _T_200 = cat(hi_2, lo_2) @[CSR.scala 645:67]
    node lo_lo_lo_1 = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[CSR.scala 645:91]
    node lo_lo_hi_3 = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[CSR.scala 645:91]
    node lo_lo_3 = cat(lo_lo_hi_3, lo_lo_lo_1) @[CSR.scala 645:91]
    node lo_hi_lo_1 = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[CSR.scala 645:91]
    node lo_hi_hi_3 = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[CSR.scala 645:91]
    node lo_hi_3 = cat(lo_hi_hi_3, lo_hi_lo_1) @[CSR.scala 645:91]
    node lo_3 = cat(lo_hi_3, lo_lo_3) @[CSR.scala 645:91]
    node hi_lo_lo_1 = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[CSR.scala 645:91]
    node hi_lo_hi_3 = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[CSR.scala 645:91]
    node hi_lo_3 = cat(hi_lo_hi_3, hi_lo_lo_1) @[CSR.scala 645:91]
    node hi_hi_lo_1 = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[CSR.scala 645:91]
    node hi_hi_hi_3 = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[CSR.scala 645:91]
    node hi_hi_3 = cat(hi_hi_hi_3, hi_hi_lo_1) @[CSR.scala 645:91]
    node hi_3 = cat(hi_hi_3, hi_lo_3) @[CSR.scala 645:91]
    node _T_201 = cat(hi_3, lo_3) @[CSR.scala 645:91]
    reg c_7 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[GTimer.scala 25:12]
    c_7 <= _c_T_15 @[GTimer.scala 25:7]
    wire enableDisplay_4 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_4 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_202 = and(raiseExceptionIntr, enableDisplay_4) @[Debug.scala 55:16]
    when _T_202 : @[Debug.scala 55:31]
    {
      node _T_203 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_204 = eq(_T_203, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_204 : @[Debug.scala 56:24]
      {
      }
      node _T_205 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_206 = eq(_T_205, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_206 : @[Debug.scala 57:13]
      {
    }
    }
    node lo_lo_hi_4 = cat(io.cfIn.intrVec[2], io.cfIn.intrVec[1]) @[CSR.scala 646:109]
    node lo_lo_4 = cat(lo_lo_hi_4, io.cfIn.intrVec[0]) @[CSR.scala 646:109]
    node lo_hi_hi_4 = cat(io.cfIn.intrVec[5], io.cfIn.intrVec[4]) @[CSR.scala 646:109]
    node lo_hi_4 = cat(lo_hi_hi_4, io.cfIn.intrVec[3]) @[CSR.scala 646:109]
    node lo_4 = cat(lo_hi_4, lo_lo_4) @[CSR.scala 646:109]
    node hi_lo_hi_4 = cat(io.cfIn.intrVec[8], io.cfIn.intrVec[7]) @[CSR.scala 646:109]
    node hi_lo_4 = cat(hi_lo_hi_4, io.cfIn.intrVec[6]) @[CSR.scala 646:109]
    node hi_hi_hi_4 = cat(io.cfIn.intrVec[11], io.cfIn.intrVec[10]) @[CSR.scala 646:109]
    node hi_hi_4 = cat(hi_hi_hi_4, io.cfIn.intrVec[9]) @[CSR.scala 646:109]
    node hi_4 = cat(hi_hi_4, hi_lo_4) @[CSR.scala 646:109]
    node _T_207 = cat(hi_4, lo_4) @[CSR.scala 646:109]
    reg c_8 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[GTimer.scala 25:12]
    c_8 <= _c_T_17 @[GTimer.scala 25:7]
    wire enableDisplay_5 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_5 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_208 = and(raiseExceptionIntr, enableDisplay_5) @[Debug.scala 55:16]
    when _T_208 : @[Debug.scala 55:31]
    {
      node _T_209 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_210 = eq(_T_209, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_210 : @[Debug.scala 56:24]
      {
      }
      node _T_211 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_212 = eq(_T_211, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_212 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_9 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[GTimer.scala 25:12]
    c_9 <= _c_T_19 @[GTimer.scala 25:7]
    reg c_10 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[GTimer.scala 25:12]
    c_10 <= _c_T_21 @[GTimer.scala 25:7]
    wire enableDisplay_6 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_6 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_213 = and(raiseExceptionIntr, enableDisplay_6) @[Debug.scala 55:16]
    when _T_213 : @[Debug.scala 55:31]
    {
      node _T_214 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_215 = eq(_T_214, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_215 : @[Debug.scala 56:24]
      {
      }
      node _T_216 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_217 = eq(_T_216, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_217 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_11 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[GTimer.scala 25:12]
    c_11 <= _c_T_23 @[GTimer.scala 25:7]
    wire enableDisplay_7 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_7 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_218 = and(io.redirect.valid, enableDisplay_7) @[Debug.scala 55:16]
    when _T_218 : @[Debug.scala 55:31]
    {
      node _T_219 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_220 = eq(_T_219, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_220 : @[Debug.scala 56:24]
      {
      }
      node _T_221 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_222 = eq(_T_221, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_222 : @[Debug.scala 57:13]
      {
    }
    }
    reg c_12 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_24 = add(c_12, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_25 = tail(_c_T_24, 1) @[GTimer.scala 25:12]
    c_12 <= _c_T_25 @[GTimer.scala 25:7]
    wire enableDisplay_8 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_8 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_223 = and(resetSatp, enableDisplay_8) @[Debug.scala 55:16]
    when _T_223 : @[Debug.scala 55:31]
    {
      node _T_224 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_225 = eq(_T_224, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_225 : @[Debug.scala 56:24]
      {
      }
      node _T_226 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_227 = eq(_T_226, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_227 : @[Debug.scala 57:13]
      {
    }
    }
    node deleg = mux(raiseIntr, mideleg, medeleg) @[CSR.scala 653:18]
    node _delegS_T = bits(causeNO, 3, 0) @[CSR.scala 655:30]
    node _delegS_T_1 = dshr(deleg, _delegS_T) @[CSR.scala 655:22]
    node _delegS_T_2 = bits(_delegS_T_1, 0, 0) @[CSR.scala 655:22]
    node _delegS_T_3 = lt(priviledgeMode, UInt<2>("h3")) @[CSR.scala 655:57]
    node delegS = and(_delegS_T_2, _delegS_T_3) @[CSR.scala 655:38]
    node _tvalWen_T = or(hasInstrPageFault, hasLoadPageFault) @[CSR.scala 656:37]
    node _tvalWen_T_1 = or(_tvalWen_T, hasStorePageFault) @[CSR.scala 656:57]
    node _tvalWen_T_2 = or(_tvalWen_T_1, hasLoadAddrMisaligned) @[CSR.scala 656:78]
    node _tvalWen_T_3 = or(_tvalWen_T_2, hasStoreAddrMisaligned) @[CSR.scala 656:103]
    node _tvalWen_T_4 = eq(_tvalWen_T_3, UInt<1>("h0")) @[CSR.scala 656:17]
    node tvalWen = or(_tvalWen_T_4, raiseIntr) @[CSR.scala 656:130]
    node _ret_T = or(isMret, isSret) @[CSR.scala 658:17]
    node _ret_T_1 = or(_ret_T, isUret) @[CSR.scala 658:27]
    ret <= _ret_T_1 @[CSR.scala 658:7]
    node _trapTarget_T = mux(delegS, stvec, mtvec) @[CSR.scala 659:20]
    node _trapTarget_T_1 = bits(_trapTarget_T, 31, 0) @[CSR.scala 659:42]
    trapTarget <= _trapTarget_T_1 @[CSR.scala 659:14]
    retTarget is invalid @[CSR.scala 660:13]
    node _T_228 = and(io.in.valid, isMret) @[CSR.scala 664:15]
    when _T_228 : @[CSR.scala 664:26]
    {
      wire _mstatusOld_WIRE : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 665:47]
      wire _mstatusOld_WIRE_1 : UInt<32> @[CSR.scala 665:47]
      _mstatusOld_WIRE_1 <= mstatus @[CSR.scala 665:47]
      node _mstatusOld_T = bits(_mstatusOld_WIRE_1, 0, 0) @[CSR.scala 665:47]
      _mstatusOld_WIRE.ie.u <= _mstatusOld_T @[CSR.scala 665:47]
      node _mstatusOld_T_1 = bits(_mstatusOld_WIRE_1, 1, 1) @[CSR.scala 665:47]
      _mstatusOld_WIRE.ie.s <= _mstatusOld_T_1 @[CSR.scala 665:47]
      node _mstatusOld_T_2 = bits(_mstatusOld_WIRE_1, 2, 2) @[CSR.scala 665:47]
      _mstatusOld_WIRE.ie.h <= _mstatusOld_T_2 @[CSR.scala 665:47]
      node _mstatusOld_T_3 = bits(_mstatusOld_WIRE_1, 3, 3) @[CSR.scala 665:47]
      _mstatusOld_WIRE.ie.m <= _mstatusOld_T_3 @[CSR.scala 665:47]
      node _mstatusOld_T_4 = bits(_mstatusOld_WIRE_1, 4, 4) @[CSR.scala 665:47]
      _mstatusOld_WIRE.pie.u <= _mstatusOld_T_4 @[CSR.scala 665:47]
      node _mstatusOld_T_5 = bits(_mstatusOld_WIRE_1, 5, 5) @[CSR.scala 665:47]
      _mstatusOld_WIRE.pie.s <= _mstatusOld_T_5 @[CSR.scala 665:47]
      node _mstatusOld_T_6 = bits(_mstatusOld_WIRE_1, 6, 6) @[CSR.scala 665:47]
      _mstatusOld_WIRE.pie.h <= _mstatusOld_T_6 @[CSR.scala 665:47]
      node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[CSR.scala 665:47]
      _mstatusOld_WIRE.pie.m <= _mstatusOld_T_7 @[CSR.scala 665:47]
      node _mstatusOld_T_8 = bits(_mstatusOld_WIRE_1, 8, 8) @[CSR.scala 665:47]
      _mstatusOld_WIRE.spp <= _mstatusOld_T_8 @[CSR.scala 665:47]
      node _mstatusOld_T_9 = bits(_mstatusOld_WIRE_1, 10, 9) @[CSR.scala 665:47]
      _mstatusOld_WIRE.hpp <= _mstatusOld_T_9 @[CSR.scala 665:47]
      node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[CSR.scala 665:47]
      _mstatusOld_WIRE.mpp <= _mstatusOld_T_10 @[CSR.scala 665:47]
      node _mstatusOld_T_11 = bits(_mstatusOld_WIRE_1, 14, 13) @[CSR.scala 665:47]
      _mstatusOld_WIRE.fs <= _mstatusOld_T_11 @[CSR.scala 665:47]
      node _mstatusOld_T_12 = bits(_mstatusOld_WIRE_1, 16, 15) @[CSR.scala 665:47]
      _mstatusOld_WIRE.xs <= _mstatusOld_T_12 @[CSR.scala 665:47]
      node _mstatusOld_T_13 = bits(_mstatusOld_WIRE_1, 17, 17) @[CSR.scala 665:47]
      _mstatusOld_WIRE.mprv <= _mstatusOld_T_13 @[CSR.scala 665:47]
      node _mstatusOld_T_14 = bits(_mstatusOld_WIRE_1, 18, 18) @[CSR.scala 665:47]
      _mstatusOld_WIRE.sum <= _mstatusOld_T_14 @[CSR.scala 665:47]
      node _mstatusOld_T_15 = bits(_mstatusOld_WIRE_1, 19, 19) @[CSR.scala 665:47]
      _mstatusOld_WIRE.mxr <= _mstatusOld_T_15 @[CSR.scala 665:47]
      node _mstatusOld_T_16 = bits(_mstatusOld_WIRE_1, 20, 20) @[CSR.scala 665:47]
      _mstatusOld_WIRE.tvm <= _mstatusOld_T_16 @[CSR.scala 665:47]
      node _mstatusOld_T_17 = bits(_mstatusOld_WIRE_1, 21, 21) @[CSR.scala 665:47]
      _mstatusOld_WIRE.tw <= _mstatusOld_T_17 @[CSR.scala 665:47]
      node _mstatusOld_T_18 = bits(_mstatusOld_WIRE_1, 22, 22) @[CSR.scala 665:47]
      _mstatusOld_WIRE.tsr <= _mstatusOld_T_18 @[CSR.scala 665:47]
      node _mstatusOld_T_19 = bits(_mstatusOld_WIRE_1, 30, 23) @[CSR.scala 665:47]
      _mstatusOld_WIRE.pad0 <= _mstatusOld_T_19 @[CSR.scala 665:47]
      node _mstatusOld_T_20 = bits(_mstatusOld_WIRE_1, 31, 31) @[CSR.scala 665:47]
      _mstatusOld_WIRE.sd <= _mstatusOld_T_20 @[CSR.scala 665:47]
      wire mstatusOld : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 665:30]
      mstatusOld <= _mstatusOld_WIRE @[CSR.scala 665:30]
      wire _mstatusNew_WIRE : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 666:47]
      wire _mstatusNew_WIRE_1 : UInt<32> @[CSR.scala 666:47]
      _mstatusNew_WIRE_1 <= mstatus @[CSR.scala 666:47]
      node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[CSR.scala 666:47]
      _mstatusNew_WIRE.ie.u <= _mstatusNew_T @[CSR.scala 666:47]
      node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[CSR.scala 666:47]
      _mstatusNew_WIRE.ie.s <= _mstatusNew_T_1 @[CSR.scala 666:47]
      node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[CSR.scala 666:47]
      _mstatusNew_WIRE.ie.h <= _mstatusNew_T_2 @[CSR.scala 666:47]
      node _mstatusNew_T_3 = bits(_mstatusNew_WIRE_1, 3, 3) @[CSR.scala 666:47]
      _mstatusNew_WIRE.ie.m <= _mstatusNew_T_3 @[CSR.scala 666:47]
      node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[CSR.scala 666:47]
      _mstatusNew_WIRE.pie.u <= _mstatusNew_T_4 @[CSR.scala 666:47]
      node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[CSR.scala 666:47]
      _mstatusNew_WIRE.pie.s <= _mstatusNew_T_5 @[CSR.scala 666:47]
      node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[CSR.scala 666:47]
      _mstatusNew_WIRE.pie.h <= _mstatusNew_T_6 @[CSR.scala 666:47]
      node _mstatusNew_T_7 = bits(_mstatusNew_WIRE_1, 7, 7) @[CSR.scala 666:47]
      _mstatusNew_WIRE.pie.m <= _mstatusNew_T_7 @[CSR.scala 666:47]
      node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[CSR.scala 666:47]
      _mstatusNew_WIRE.spp <= _mstatusNew_T_8 @[CSR.scala 666:47]
      node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[CSR.scala 666:47]
      _mstatusNew_WIRE.hpp <= _mstatusNew_T_9 @[CSR.scala 666:47]
      node _mstatusNew_T_10 = bits(_mstatusNew_WIRE_1, 12, 11) @[CSR.scala 666:47]
      _mstatusNew_WIRE.mpp <= _mstatusNew_T_10 @[CSR.scala 666:47]
      node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[CSR.scala 666:47]
      _mstatusNew_WIRE.fs <= _mstatusNew_T_11 @[CSR.scala 666:47]
      node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[CSR.scala 666:47]
      _mstatusNew_WIRE.xs <= _mstatusNew_T_12 @[CSR.scala 666:47]
      node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[CSR.scala 666:47]
      _mstatusNew_WIRE.mprv <= _mstatusNew_T_13 @[CSR.scala 666:47]
      node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[CSR.scala 666:47]
      _mstatusNew_WIRE.sum <= _mstatusNew_T_14 @[CSR.scala 666:47]
      node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[CSR.scala 666:47]
      _mstatusNew_WIRE.mxr <= _mstatusNew_T_15 @[CSR.scala 666:47]
      node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[CSR.scala 666:47]
      _mstatusNew_WIRE.tvm <= _mstatusNew_T_16 @[CSR.scala 666:47]
      node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[CSR.scala 666:47]
      _mstatusNew_WIRE.tw <= _mstatusNew_T_17 @[CSR.scala 666:47]
      node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[CSR.scala 666:47]
      _mstatusNew_WIRE.tsr <= _mstatusNew_T_18 @[CSR.scala 666:47]
      node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 30, 23) @[CSR.scala 666:47]
      _mstatusNew_WIRE.pad0 <= _mstatusNew_T_19 @[CSR.scala 666:47]
      node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 31, 31) @[CSR.scala 666:47]
      _mstatusNew_WIRE.sd <= _mstatusNew_T_20 @[CSR.scala 666:47]
      wire mstatusNew : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 666:30]
      mstatusNew <= _mstatusNew_WIRE @[CSR.scala 666:30]
      mstatusNew.ie.m <= mstatusOld.pie.m @[CSR.scala 668:21]
      priviledgeMode <= mstatusOld.mpp @[CSR.scala 669:20]
      mstatusNew.pie.m <= UInt<1>("h1") @[CSR.scala 670:22]
      mstatusNew.mpp <= UInt<1>("h0") @[CSR.scala 671:20]
      node mstatus_lo_lo_lo = cat(mstatusNew.ie.s, mstatusNew.ie.u) @[CSR.scala 672:27]
      node mstatus_lo_lo_hi_hi = cat(mstatusNew.pie.u, mstatusNew.ie.m) @[CSR.scala 672:27]
      node mstatus_lo_lo_hi = cat(mstatus_lo_lo_hi_hi, mstatusNew.ie.h) @[CSR.scala 672:27]
      node mstatus_lo_lo = cat(mstatus_lo_lo_hi, mstatus_lo_lo_lo) @[CSR.scala 672:27]
      node mstatus_lo_hi_lo = cat(mstatusNew.pie.h, mstatusNew.pie.s) @[CSR.scala 672:27]
      node mstatus_lo_hi_hi_hi = cat(mstatusNew.hpp, mstatusNew.spp) @[CSR.scala 672:27]
      node mstatus_lo_hi_hi = cat(mstatus_lo_hi_hi_hi, mstatusNew.pie.m) @[CSR.scala 672:27]
      node mstatus_lo_hi = cat(mstatus_lo_hi_hi, mstatus_lo_hi_lo) @[CSR.scala 672:27]
      node mstatus_lo = cat(mstatus_lo_hi, mstatus_lo_lo) @[CSR.scala 672:27]
      node mstatus_hi_lo_lo = cat(mstatusNew.fs, mstatusNew.mpp) @[CSR.scala 672:27]
      node mstatus_hi_lo_hi_hi = cat(mstatusNew.sum, mstatusNew.mprv) @[CSR.scala 672:27]
      node mstatus_hi_lo_hi = cat(mstatus_hi_lo_hi_hi, mstatusNew.xs) @[CSR.scala 672:27]
      node mstatus_hi_lo = cat(mstatus_hi_lo_hi, mstatus_hi_lo_lo) @[CSR.scala 672:27]
      node mstatus_hi_hi_lo_hi = cat(mstatusNew.tw, mstatusNew.tvm) @[CSR.scala 672:27]
      node mstatus_hi_hi_lo = cat(mstatus_hi_hi_lo_hi, mstatusNew.mxr) @[CSR.scala 672:27]
      node mstatus_hi_hi_hi_hi = cat(mstatusNew.sd, mstatusNew.pad0) @[CSR.scala 672:27]
      node mstatus_hi_hi_hi = cat(mstatus_hi_hi_hi_hi, mstatusNew.tsr) @[CSR.scala 672:27]
      node mstatus_hi_hi = cat(mstatus_hi_hi_hi, mstatus_hi_hi_lo) @[CSR.scala 672:27]
      node mstatus_hi = cat(mstatus_hi_hi, mstatus_hi_lo) @[CSR.scala 672:27]
      node _mstatus_T_8 = cat(mstatus_hi, mstatus_lo) @[CSR.scala 672:27]
      mstatus <= _mstatus_T_8 @[CSR.scala 672:13]
      lr <= UInt<1>("h0") @[CSR.scala 673:8]
      node _retTarget_T = bits(mepc, 31, 0) @[CSR.scala 674:22]
      retTarget <= _retTarget_T @[CSR.scala 674:15]
    }
    node _T_229 = and(io.in.valid, isSret) @[CSR.scala 677:15]
    when _T_229 : @[CSR.scala 677:26]
    {
      wire _mstatusOld_WIRE_2 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 678:47]
      wire _mstatusOld_WIRE_3 : UInt<32> @[CSR.scala 678:47]
      _mstatusOld_WIRE_3 <= mstatus @[CSR.scala 678:47]
      node _mstatusOld_T_21 = bits(_mstatusOld_WIRE_3, 0, 0) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.ie.u <= _mstatusOld_T_21 @[CSR.scala 678:47]
      node _mstatusOld_T_22 = bits(_mstatusOld_WIRE_3, 1, 1) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.ie.s <= _mstatusOld_T_22 @[CSR.scala 678:47]
      node _mstatusOld_T_23 = bits(_mstatusOld_WIRE_3, 2, 2) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.ie.h <= _mstatusOld_T_23 @[CSR.scala 678:47]
      node _mstatusOld_T_24 = bits(_mstatusOld_WIRE_3, 3, 3) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.ie.m <= _mstatusOld_T_24 @[CSR.scala 678:47]
      node _mstatusOld_T_25 = bits(_mstatusOld_WIRE_3, 4, 4) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.pie.u <= _mstatusOld_T_25 @[CSR.scala 678:47]
      node _mstatusOld_T_26 = bits(_mstatusOld_WIRE_3, 5, 5) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.pie.s <= _mstatusOld_T_26 @[CSR.scala 678:47]
      node _mstatusOld_T_27 = bits(_mstatusOld_WIRE_3, 6, 6) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.pie.h <= _mstatusOld_T_27 @[CSR.scala 678:47]
      node _mstatusOld_T_28 = bits(_mstatusOld_WIRE_3, 7, 7) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.pie.m <= _mstatusOld_T_28 @[CSR.scala 678:47]
      node _mstatusOld_T_29 = bits(_mstatusOld_WIRE_3, 8, 8) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.spp <= _mstatusOld_T_29 @[CSR.scala 678:47]
      node _mstatusOld_T_30 = bits(_mstatusOld_WIRE_3, 10, 9) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.hpp <= _mstatusOld_T_30 @[CSR.scala 678:47]
      node _mstatusOld_T_31 = bits(_mstatusOld_WIRE_3, 12, 11) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.mpp <= _mstatusOld_T_31 @[CSR.scala 678:47]
      node _mstatusOld_T_32 = bits(_mstatusOld_WIRE_3, 14, 13) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.fs <= _mstatusOld_T_32 @[CSR.scala 678:47]
      node _mstatusOld_T_33 = bits(_mstatusOld_WIRE_3, 16, 15) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.xs <= _mstatusOld_T_33 @[CSR.scala 678:47]
      node _mstatusOld_T_34 = bits(_mstatusOld_WIRE_3, 17, 17) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.mprv <= _mstatusOld_T_34 @[CSR.scala 678:47]
      node _mstatusOld_T_35 = bits(_mstatusOld_WIRE_3, 18, 18) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.sum <= _mstatusOld_T_35 @[CSR.scala 678:47]
      node _mstatusOld_T_36 = bits(_mstatusOld_WIRE_3, 19, 19) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.mxr <= _mstatusOld_T_36 @[CSR.scala 678:47]
      node _mstatusOld_T_37 = bits(_mstatusOld_WIRE_3, 20, 20) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.tvm <= _mstatusOld_T_37 @[CSR.scala 678:47]
      node _mstatusOld_T_38 = bits(_mstatusOld_WIRE_3, 21, 21) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.tw <= _mstatusOld_T_38 @[CSR.scala 678:47]
      node _mstatusOld_T_39 = bits(_mstatusOld_WIRE_3, 22, 22) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.tsr <= _mstatusOld_T_39 @[CSR.scala 678:47]
      node _mstatusOld_T_40 = bits(_mstatusOld_WIRE_3, 30, 23) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.pad0 <= _mstatusOld_T_40 @[CSR.scala 678:47]
      node _mstatusOld_T_41 = bits(_mstatusOld_WIRE_3, 31, 31) @[CSR.scala 678:47]
      _mstatusOld_WIRE_2.sd <= _mstatusOld_T_41 @[CSR.scala 678:47]
      wire mstatusOld_1 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 678:30]
      mstatusOld_1 <= _mstatusOld_WIRE_2 @[CSR.scala 678:30]
      wire _mstatusNew_WIRE_2 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 679:47]
      wire _mstatusNew_WIRE_3 : UInt<32> @[CSR.scala 679:47]
      _mstatusNew_WIRE_3 <= mstatus @[CSR.scala 679:47]
      node _mstatusNew_T_21 = bits(_mstatusNew_WIRE_3, 0, 0) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.ie.u <= _mstatusNew_T_21 @[CSR.scala 679:47]
      node _mstatusNew_T_22 = bits(_mstatusNew_WIRE_3, 1, 1) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.ie.s <= _mstatusNew_T_22 @[CSR.scala 679:47]
      node _mstatusNew_T_23 = bits(_mstatusNew_WIRE_3, 2, 2) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.ie.h <= _mstatusNew_T_23 @[CSR.scala 679:47]
      node _mstatusNew_T_24 = bits(_mstatusNew_WIRE_3, 3, 3) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.ie.m <= _mstatusNew_T_24 @[CSR.scala 679:47]
      node _mstatusNew_T_25 = bits(_mstatusNew_WIRE_3, 4, 4) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.pie.u <= _mstatusNew_T_25 @[CSR.scala 679:47]
      node _mstatusNew_T_26 = bits(_mstatusNew_WIRE_3, 5, 5) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.pie.s <= _mstatusNew_T_26 @[CSR.scala 679:47]
      node _mstatusNew_T_27 = bits(_mstatusNew_WIRE_3, 6, 6) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.pie.h <= _mstatusNew_T_27 @[CSR.scala 679:47]
      node _mstatusNew_T_28 = bits(_mstatusNew_WIRE_3, 7, 7) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.pie.m <= _mstatusNew_T_28 @[CSR.scala 679:47]
      node _mstatusNew_T_29 = bits(_mstatusNew_WIRE_3, 8, 8) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.spp <= _mstatusNew_T_29 @[CSR.scala 679:47]
      node _mstatusNew_T_30 = bits(_mstatusNew_WIRE_3, 10, 9) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.hpp <= _mstatusNew_T_30 @[CSR.scala 679:47]
      node _mstatusNew_T_31 = bits(_mstatusNew_WIRE_3, 12, 11) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.mpp <= _mstatusNew_T_31 @[CSR.scala 679:47]
      node _mstatusNew_T_32 = bits(_mstatusNew_WIRE_3, 14, 13) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.fs <= _mstatusNew_T_32 @[CSR.scala 679:47]
      node _mstatusNew_T_33 = bits(_mstatusNew_WIRE_3, 16, 15) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.xs <= _mstatusNew_T_33 @[CSR.scala 679:47]
      node _mstatusNew_T_34 = bits(_mstatusNew_WIRE_3, 17, 17) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.mprv <= _mstatusNew_T_34 @[CSR.scala 679:47]
      node _mstatusNew_T_35 = bits(_mstatusNew_WIRE_3, 18, 18) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.sum <= _mstatusNew_T_35 @[CSR.scala 679:47]
      node _mstatusNew_T_36 = bits(_mstatusNew_WIRE_3, 19, 19) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.mxr <= _mstatusNew_T_36 @[CSR.scala 679:47]
      node _mstatusNew_T_37 = bits(_mstatusNew_WIRE_3, 20, 20) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.tvm <= _mstatusNew_T_37 @[CSR.scala 679:47]
      node _mstatusNew_T_38 = bits(_mstatusNew_WIRE_3, 21, 21) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.tw <= _mstatusNew_T_38 @[CSR.scala 679:47]
      node _mstatusNew_T_39 = bits(_mstatusNew_WIRE_3, 22, 22) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.tsr <= _mstatusNew_T_39 @[CSR.scala 679:47]
      node _mstatusNew_T_40 = bits(_mstatusNew_WIRE_3, 30, 23) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.pad0 <= _mstatusNew_T_40 @[CSR.scala 679:47]
      node _mstatusNew_T_41 = bits(_mstatusNew_WIRE_3, 31, 31) @[CSR.scala 679:47]
      _mstatusNew_WIRE_2.sd <= _mstatusNew_T_41 @[CSR.scala 679:47]
      wire mstatusNew_1 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 679:30]
      mstatusNew_1 <= _mstatusNew_WIRE_2 @[CSR.scala 679:30]
      mstatusNew_1.ie.s <= mstatusOld_1.pie.s @[CSR.scala 681:21]
      node _priviledgeMode_T = cat(UInt<1>("h0"), mstatusOld_1.spp) @[Cat.scala 33:92]
      priviledgeMode <= _priviledgeMode_T @[CSR.scala 682:20]
      mstatusNew_1.pie.s <= UInt<1>("h1") @[CSR.scala 683:22]
      mstatusNew_1.spp <= UInt<1>("h0") @[CSR.scala 684:20]
      node mstatus_lo_lo_lo_1 = cat(mstatusNew_1.ie.s, mstatusNew_1.ie.u) @[CSR.scala 685:27]
      node mstatus_lo_lo_hi_hi_1 = cat(mstatusNew_1.pie.u, mstatusNew_1.ie.m) @[CSR.scala 685:27]
      node mstatus_lo_lo_hi_1 = cat(mstatus_lo_lo_hi_hi_1, mstatusNew_1.ie.h) @[CSR.scala 685:27]
      node mstatus_lo_lo_1 = cat(mstatus_lo_lo_hi_1, mstatus_lo_lo_lo_1) @[CSR.scala 685:27]
      node mstatus_lo_hi_lo_1 = cat(mstatusNew_1.pie.h, mstatusNew_1.pie.s) @[CSR.scala 685:27]
      node mstatus_lo_hi_hi_hi_1 = cat(mstatusNew_1.hpp, mstatusNew_1.spp) @[CSR.scala 685:27]
      node mstatus_lo_hi_hi_1 = cat(mstatus_lo_hi_hi_hi_1, mstatusNew_1.pie.m) @[CSR.scala 685:27]
      node mstatus_lo_hi_1 = cat(mstatus_lo_hi_hi_1, mstatus_lo_hi_lo_1) @[CSR.scala 685:27]
      node mstatus_lo_1 = cat(mstatus_lo_hi_1, mstatus_lo_lo_1) @[CSR.scala 685:27]
      node mstatus_hi_lo_lo_1 = cat(mstatusNew_1.fs, mstatusNew_1.mpp) @[CSR.scala 685:27]
      node mstatus_hi_lo_hi_hi_1 = cat(mstatusNew_1.sum, mstatusNew_1.mprv) @[CSR.scala 685:27]
      node mstatus_hi_lo_hi_1 = cat(mstatus_hi_lo_hi_hi_1, mstatusNew_1.xs) @[CSR.scala 685:27]
      node mstatus_hi_lo_1 = cat(mstatus_hi_lo_hi_1, mstatus_hi_lo_lo_1) @[CSR.scala 685:27]
      node mstatus_hi_hi_lo_hi_1 = cat(mstatusNew_1.tw, mstatusNew_1.tvm) @[CSR.scala 685:27]
      node mstatus_hi_hi_lo_1 = cat(mstatus_hi_hi_lo_hi_1, mstatusNew_1.mxr) @[CSR.scala 685:27]
      node mstatus_hi_hi_hi_hi_1 = cat(mstatusNew_1.sd, mstatusNew_1.pad0) @[CSR.scala 685:27]
      node mstatus_hi_hi_hi_1 = cat(mstatus_hi_hi_hi_hi_1, mstatusNew_1.tsr) @[CSR.scala 685:27]
      node mstatus_hi_hi_1 = cat(mstatus_hi_hi_hi_1, mstatus_hi_hi_lo_1) @[CSR.scala 685:27]
      node mstatus_hi_1 = cat(mstatus_hi_hi_1, mstatus_hi_lo_1) @[CSR.scala 685:27]
      node _mstatus_T_9 = cat(mstatus_hi_1, mstatus_lo_1) @[CSR.scala 685:27]
      mstatus <= _mstatus_T_9 @[CSR.scala 685:13]
      lr <= UInt<1>("h0") @[CSR.scala 686:8]
      node _retTarget_T_1 = bits(sepc, 31, 0) @[CSR.scala 687:22]
      retTarget <= _retTarget_T_1 @[CSR.scala 687:15]
    }
    node _T_230 = and(io.in.valid, isUret) @[CSR.scala 690:15]
    when _T_230 : @[CSR.scala 690:26]
    {
      wire _mstatusOld_WIRE_4 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 691:47]
      wire _mstatusOld_WIRE_5 : UInt<32> @[CSR.scala 691:47]
      _mstatusOld_WIRE_5 <= mstatus @[CSR.scala 691:47]
      node _mstatusOld_T_42 = bits(_mstatusOld_WIRE_5, 0, 0) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.ie.u <= _mstatusOld_T_42 @[CSR.scala 691:47]
      node _mstatusOld_T_43 = bits(_mstatusOld_WIRE_5, 1, 1) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.ie.s <= _mstatusOld_T_43 @[CSR.scala 691:47]
      node _mstatusOld_T_44 = bits(_mstatusOld_WIRE_5, 2, 2) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.ie.h <= _mstatusOld_T_44 @[CSR.scala 691:47]
      node _mstatusOld_T_45 = bits(_mstatusOld_WIRE_5, 3, 3) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.ie.m <= _mstatusOld_T_45 @[CSR.scala 691:47]
      node _mstatusOld_T_46 = bits(_mstatusOld_WIRE_5, 4, 4) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.pie.u <= _mstatusOld_T_46 @[CSR.scala 691:47]
      node _mstatusOld_T_47 = bits(_mstatusOld_WIRE_5, 5, 5) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.pie.s <= _mstatusOld_T_47 @[CSR.scala 691:47]
      node _mstatusOld_T_48 = bits(_mstatusOld_WIRE_5, 6, 6) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.pie.h <= _mstatusOld_T_48 @[CSR.scala 691:47]
      node _mstatusOld_T_49 = bits(_mstatusOld_WIRE_5, 7, 7) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.pie.m <= _mstatusOld_T_49 @[CSR.scala 691:47]
      node _mstatusOld_T_50 = bits(_mstatusOld_WIRE_5, 8, 8) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.spp <= _mstatusOld_T_50 @[CSR.scala 691:47]
      node _mstatusOld_T_51 = bits(_mstatusOld_WIRE_5, 10, 9) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.hpp <= _mstatusOld_T_51 @[CSR.scala 691:47]
      node _mstatusOld_T_52 = bits(_mstatusOld_WIRE_5, 12, 11) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.mpp <= _mstatusOld_T_52 @[CSR.scala 691:47]
      node _mstatusOld_T_53 = bits(_mstatusOld_WIRE_5, 14, 13) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.fs <= _mstatusOld_T_53 @[CSR.scala 691:47]
      node _mstatusOld_T_54 = bits(_mstatusOld_WIRE_5, 16, 15) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.xs <= _mstatusOld_T_54 @[CSR.scala 691:47]
      node _mstatusOld_T_55 = bits(_mstatusOld_WIRE_5, 17, 17) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.mprv <= _mstatusOld_T_55 @[CSR.scala 691:47]
      node _mstatusOld_T_56 = bits(_mstatusOld_WIRE_5, 18, 18) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.sum <= _mstatusOld_T_56 @[CSR.scala 691:47]
      node _mstatusOld_T_57 = bits(_mstatusOld_WIRE_5, 19, 19) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.mxr <= _mstatusOld_T_57 @[CSR.scala 691:47]
      node _mstatusOld_T_58 = bits(_mstatusOld_WIRE_5, 20, 20) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.tvm <= _mstatusOld_T_58 @[CSR.scala 691:47]
      node _mstatusOld_T_59 = bits(_mstatusOld_WIRE_5, 21, 21) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.tw <= _mstatusOld_T_59 @[CSR.scala 691:47]
      node _mstatusOld_T_60 = bits(_mstatusOld_WIRE_5, 22, 22) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.tsr <= _mstatusOld_T_60 @[CSR.scala 691:47]
      node _mstatusOld_T_61 = bits(_mstatusOld_WIRE_5, 30, 23) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.pad0 <= _mstatusOld_T_61 @[CSR.scala 691:47]
      node _mstatusOld_T_62 = bits(_mstatusOld_WIRE_5, 31, 31) @[CSR.scala 691:47]
      _mstatusOld_WIRE_4.sd <= _mstatusOld_T_62 @[CSR.scala 691:47]
      wire mstatusOld_2 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 691:30]
      mstatusOld_2 <= _mstatusOld_WIRE_4 @[CSR.scala 691:30]
      wire _mstatusNew_WIRE_4 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 692:47]
      wire _mstatusNew_WIRE_5 : UInt<32> @[CSR.scala 692:47]
      _mstatusNew_WIRE_5 <= mstatus @[CSR.scala 692:47]
      node _mstatusNew_T_42 = bits(_mstatusNew_WIRE_5, 0, 0) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.ie.u <= _mstatusNew_T_42 @[CSR.scala 692:47]
      node _mstatusNew_T_43 = bits(_mstatusNew_WIRE_5, 1, 1) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.ie.s <= _mstatusNew_T_43 @[CSR.scala 692:47]
      node _mstatusNew_T_44 = bits(_mstatusNew_WIRE_5, 2, 2) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.ie.h <= _mstatusNew_T_44 @[CSR.scala 692:47]
      node _mstatusNew_T_45 = bits(_mstatusNew_WIRE_5, 3, 3) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.ie.m <= _mstatusNew_T_45 @[CSR.scala 692:47]
      node _mstatusNew_T_46 = bits(_mstatusNew_WIRE_5, 4, 4) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.pie.u <= _mstatusNew_T_46 @[CSR.scala 692:47]
      node _mstatusNew_T_47 = bits(_mstatusNew_WIRE_5, 5, 5) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.pie.s <= _mstatusNew_T_47 @[CSR.scala 692:47]
      node _mstatusNew_T_48 = bits(_mstatusNew_WIRE_5, 6, 6) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.pie.h <= _mstatusNew_T_48 @[CSR.scala 692:47]
      node _mstatusNew_T_49 = bits(_mstatusNew_WIRE_5, 7, 7) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.pie.m <= _mstatusNew_T_49 @[CSR.scala 692:47]
      node _mstatusNew_T_50 = bits(_mstatusNew_WIRE_5, 8, 8) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.spp <= _mstatusNew_T_50 @[CSR.scala 692:47]
      node _mstatusNew_T_51 = bits(_mstatusNew_WIRE_5, 10, 9) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.hpp <= _mstatusNew_T_51 @[CSR.scala 692:47]
      node _mstatusNew_T_52 = bits(_mstatusNew_WIRE_5, 12, 11) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.mpp <= _mstatusNew_T_52 @[CSR.scala 692:47]
      node _mstatusNew_T_53 = bits(_mstatusNew_WIRE_5, 14, 13) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.fs <= _mstatusNew_T_53 @[CSR.scala 692:47]
      node _mstatusNew_T_54 = bits(_mstatusNew_WIRE_5, 16, 15) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.xs <= _mstatusNew_T_54 @[CSR.scala 692:47]
      node _mstatusNew_T_55 = bits(_mstatusNew_WIRE_5, 17, 17) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.mprv <= _mstatusNew_T_55 @[CSR.scala 692:47]
      node _mstatusNew_T_56 = bits(_mstatusNew_WIRE_5, 18, 18) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.sum <= _mstatusNew_T_56 @[CSR.scala 692:47]
      node _mstatusNew_T_57 = bits(_mstatusNew_WIRE_5, 19, 19) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.mxr <= _mstatusNew_T_57 @[CSR.scala 692:47]
      node _mstatusNew_T_58 = bits(_mstatusNew_WIRE_5, 20, 20) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.tvm <= _mstatusNew_T_58 @[CSR.scala 692:47]
      node _mstatusNew_T_59 = bits(_mstatusNew_WIRE_5, 21, 21) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.tw <= _mstatusNew_T_59 @[CSR.scala 692:47]
      node _mstatusNew_T_60 = bits(_mstatusNew_WIRE_5, 22, 22) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.tsr <= _mstatusNew_T_60 @[CSR.scala 692:47]
      node _mstatusNew_T_61 = bits(_mstatusNew_WIRE_5, 30, 23) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.pad0 <= _mstatusNew_T_61 @[CSR.scala 692:47]
      node _mstatusNew_T_62 = bits(_mstatusNew_WIRE_5, 31, 31) @[CSR.scala 692:47]
      _mstatusNew_WIRE_4.sd <= _mstatusNew_T_62 @[CSR.scala 692:47]
      wire mstatusNew_2 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 692:30]
      mstatusNew_2 <= _mstatusNew_WIRE_4 @[CSR.scala 692:30]
      mstatusNew_2.ie.u <= mstatusOld_2.pie.u @[CSR.scala 694:21]
      priviledgeMode <= UInt<1>("h0") @[CSR.scala 695:20]
      mstatusNew_2.pie.u <= UInt<1>("h1") @[CSR.scala 696:22]
      node mstatus_lo_lo_lo_2 = cat(mstatusNew_2.ie.s, mstatusNew_2.ie.u) @[CSR.scala 697:27]
      node mstatus_lo_lo_hi_hi_2 = cat(mstatusNew_2.pie.u, mstatusNew_2.ie.m) @[CSR.scala 697:27]
      node mstatus_lo_lo_hi_2 = cat(mstatus_lo_lo_hi_hi_2, mstatusNew_2.ie.h) @[CSR.scala 697:27]
      node mstatus_lo_lo_2 = cat(mstatus_lo_lo_hi_2, mstatus_lo_lo_lo_2) @[CSR.scala 697:27]
      node mstatus_lo_hi_lo_2 = cat(mstatusNew_2.pie.h, mstatusNew_2.pie.s) @[CSR.scala 697:27]
      node mstatus_lo_hi_hi_hi_2 = cat(mstatusNew_2.hpp, mstatusNew_2.spp) @[CSR.scala 697:27]
      node mstatus_lo_hi_hi_2 = cat(mstatus_lo_hi_hi_hi_2, mstatusNew_2.pie.m) @[CSR.scala 697:27]
      node mstatus_lo_hi_2 = cat(mstatus_lo_hi_hi_2, mstatus_lo_hi_lo_2) @[CSR.scala 697:27]
      node mstatus_lo_2 = cat(mstatus_lo_hi_2, mstatus_lo_lo_2) @[CSR.scala 697:27]
      node mstatus_hi_lo_lo_2 = cat(mstatusNew_2.fs, mstatusNew_2.mpp) @[CSR.scala 697:27]
      node mstatus_hi_lo_hi_hi_2 = cat(mstatusNew_2.sum, mstatusNew_2.mprv) @[CSR.scala 697:27]
      node mstatus_hi_lo_hi_2 = cat(mstatus_hi_lo_hi_hi_2, mstatusNew_2.xs) @[CSR.scala 697:27]
      node mstatus_hi_lo_2 = cat(mstatus_hi_lo_hi_2, mstatus_hi_lo_lo_2) @[CSR.scala 697:27]
      node mstatus_hi_hi_lo_hi_2 = cat(mstatusNew_2.tw, mstatusNew_2.tvm) @[CSR.scala 697:27]
      node mstatus_hi_hi_lo_2 = cat(mstatus_hi_hi_lo_hi_2, mstatusNew_2.mxr) @[CSR.scala 697:27]
      node mstatus_hi_hi_hi_hi_2 = cat(mstatusNew_2.sd, mstatusNew_2.pad0) @[CSR.scala 697:27]
      node mstatus_hi_hi_hi_2 = cat(mstatus_hi_hi_hi_hi_2, mstatusNew_2.tsr) @[CSR.scala 697:27]
      node mstatus_hi_hi_2 = cat(mstatus_hi_hi_hi_2, mstatus_hi_hi_lo_2) @[CSR.scala 697:27]
      node mstatus_hi_2 = cat(mstatus_hi_hi_2, mstatus_hi_lo_2) @[CSR.scala 697:27]
      node _mstatus_T_10 = cat(mstatus_hi_2, mstatus_lo_2) @[CSR.scala 697:27]
      mstatus <= _mstatus_T_10 @[CSR.scala 697:13]
      node _retTarget_T_2 = bits(uepc, 31, 0) @[CSR.scala 698:22]
      retTarget <= _retTarget_T_2 @[CSR.scala 698:15]
    }
    when raiseExceptionIntr : @[CSR.scala 701:29]
    {
      wire _mstatusOld_WIRE_6 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 702:47]
      wire _mstatusOld_WIRE_7 : UInt<32> @[CSR.scala 702:47]
      _mstatusOld_WIRE_7 <= mstatus @[CSR.scala 702:47]
      node _mstatusOld_T_63 = bits(_mstatusOld_WIRE_7, 0, 0) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.ie.u <= _mstatusOld_T_63 @[CSR.scala 702:47]
      node _mstatusOld_T_64 = bits(_mstatusOld_WIRE_7, 1, 1) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.ie.s <= _mstatusOld_T_64 @[CSR.scala 702:47]
      node _mstatusOld_T_65 = bits(_mstatusOld_WIRE_7, 2, 2) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.ie.h <= _mstatusOld_T_65 @[CSR.scala 702:47]
      node _mstatusOld_T_66 = bits(_mstatusOld_WIRE_7, 3, 3) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.ie.m <= _mstatusOld_T_66 @[CSR.scala 702:47]
      node _mstatusOld_T_67 = bits(_mstatusOld_WIRE_7, 4, 4) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.pie.u <= _mstatusOld_T_67 @[CSR.scala 702:47]
      node _mstatusOld_T_68 = bits(_mstatusOld_WIRE_7, 5, 5) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.pie.s <= _mstatusOld_T_68 @[CSR.scala 702:47]
      node _mstatusOld_T_69 = bits(_mstatusOld_WIRE_7, 6, 6) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.pie.h <= _mstatusOld_T_69 @[CSR.scala 702:47]
      node _mstatusOld_T_70 = bits(_mstatusOld_WIRE_7, 7, 7) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.pie.m <= _mstatusOld_T_70 @[CSR.scala 702:47]
      node _mstatusOld_T_71 = bits(_mstatusOld_WIRE_7, 8, 8) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.spp <= _mstatusOld_T_71 @[CSR.scala 702:47]
      node _mstatusOld_T_72 = bits(_mstatusOld_WIRE_7, 10, 9) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.hpp <= _mstatusOld_T_72 @[CSR.scala 702:47]
      node _mstatusOld_T_73 = bits(_mstatusOld_WIRE_7, 12, 11) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.mpp <= _mstatusOld_T_73 @[CSR.scala 702:47]
      node _mstatusOld_T_74 = bits(_mstatusOld_WIRE_7, 14, 13) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.fs <= _mstatusOld_T_74 @[CSR.scala 702:47]
      node _mstatusOld_T_75 = bits(_mstatusOld_WIRE_7, 16, 15) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.xs <= _mstatusOld_T_75 @[CSR.scala 702:47]
      node _mstatusOld_T_76 = bits(_mstatusOld_WIRE_7, 17, 17) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.mprv <= _mstatusOld_T_76 @[CSR.scala 702:47]
      node _mstatusOld_T_77 = bits(_mstatusOld_WIRE_7, 18, 18) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.sum <= _mstatusOld_T_77 @[CSR.scala 702:47]
      node _mstatusOld_T_78 = bits(_mstatusOld_WIRE_7, 19, 19) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.mxr <= _mstatusOld_T_78 @[CSR.scala 702:47]
      node _mstatusOld_T_79 = bits(_mstatusOld_WIRE_7, 20, 20) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.tvm <= _mstatusOld_T_79 @[CSR.scala 702:47]
      node _mstatusOld_T_80 = bits(_mstatusOld_WIRE_7, 21, 21) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.tw <= _mstatusOld_T_80 @[CSR.scala 702:47]
      node _mstatusOld_T_81 = bits(_mstatusOld_WIRE_7, 22, 22) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.tsr <= _mstatusOld_T_81 @[CSR.scala 702:47]
      node _mstatusOld_T_82 = bits(_mstatusOld_WIRE_7, 30, 23) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.pad0 <= _mstatusOld_T_82 @[CSR.scala 702:47]
      node _mstatusOld_T_83 = bits(_mstatusOld_WIRE_7, 31, 31) @[CSR.scala 702:47]
      _mstatusOld_WIRE_6.sd <= _mstatusOld_T_83 @[CSR.scala 702:47]
      wire mstatusOld_3 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 702:30]
      mstatusOld_3 <= _mstatusOld_WIRE_6 @[CSR.scala 702:30]
      wire _mstatusNew_WIRE_6 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 703:47]
      wire _mstatusNew_WIRE_7 : UInt<32> @[CSR.scala 703:47]
      _mstatusNew_WIRE_7 <= mstatus @[CSR.scala 703:47]
      node _mstatusNew_T_63 = bits(_mstatusNew_WIRE_7, 0, 0) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.ie.u <= _mstatusNew_T_63 @[CSR.scala 703:47]
      node _mstatusNew_T_64 = bits(_mstatusNew_WIRE_7, 1, 1) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.ie.s <= _mstatusNew_T_64 @[CSR.scala 703:47]
      node _mstatusNew_T_65 = bits(_mstatusNew_WIRE_7, 2, 2) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.ie.h <= _mstatusNew_T_65 @[CSR.scala 703:47]
      node _mstatusNew_T_66 = bits(_mstatusNew_WIRE_7, 3, 3) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.ie.m <= _mstatusNew_T_66 @[CSR.scala 703:47]
      node _mstatusNew_T_67 = bits(_mstatusNew_WIRE_7, 4, 4) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.pie.u <= _mstatusNew_T_67 @[CSR.scala 703:47]
      node _mstatusNew_T_68 = bits(_mstatusNew_WIRE_7, 5, 5) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.pie.s <= _mstatusNew_T_68 @[CSR.scala 703:47]
      node _mstatusNew_T_69 = bits(_mstatusNew_WIRE_7, 6, 6) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.pie.h <= _mstatusNew_T_69 @[CSR.scala 703:47]
      node _mstatusNew_T_70 = bits(_mstatusNew_WIRE_7, 7, 7) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.pie.m <= _mstatusNew_T_70 @[CSR.scala 703:47]
      node _mstatusNew_T_71 = bits(_mstatusNew_WIRE_7, 8, 8) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.spp <= _mstatusNew_T_71 @[CSR.scala 703:47]
      node _mstatusNew_T_72 = bits(_mstatusNew_WIRE_7, 10, 9) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.hpp <= _mstatusNew_T_72 @[CSR.scala 703:47]
      node _mstatusNew_T_73 = bits(_mstatusNew_WIRE_7, 12, 11) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.mpp <= _mstatusNew_T_73 @[CSR.scala 703:47]
      node _mstatusNew_T_74 = bits(_mstatusNew_WIRE_7, 14, 13) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.fs <= _mstatusNew_T_74 @[CSR.scala 703:47]
      node _mstatusNew_T_75 = bits(_mstatusNew_WIRE_7, 16, 15) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.xs <= _mstatusNew_T_75 @[CSR.scala 703:47]
      node _mstatusNew_T_76 = bits(_mstatusNew_WIRE_7, 17, 17) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.mprv <= _mstatusNew_T_76 @[CSR.scala 703:47]
      node _mstatusNew_T_77 = bits(_mstatusNew_WIRE_7, 18, 18) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.sum <= _mstatusNew_T_77 @[CSR.scala 703:47]
      node _mstatusNew_T_78 = bits(_mstatusNew_WIRE_7, 19, 19) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.mxr <= _mstatusNew_T_78 @[CSR.scala 703:47]
      node _mstatusNew_T_79 = bits(_mstatusNew_WIRE_7, 20, 20) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.tvm <= _mstatusNew_T_79 @[CSR.scala 703:47]
      node _mstatusNew_T_80 = bits(_mstatusNew_WIRE_7, 21, 21) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.tw <= _mstatusNew_T_80 @[CSR.scala 703:47]
      node _mstatusNew_T_81 = bits(_mstatusNew_WIRE_7, 22, 22) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.tsr <= _mstatusNew_T_81 @[CSR.scala 703:47]
      node _mstatusNew_T_82 = bits(_mstatusNew_WIRE_7, 30, 23) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.pad0 <= _mstatusNew_T_82 @[CSR.scala 703:47]
      node _mstatusNew_T_83 = bits(_mstatusNew_WIRE_7, 31, 31) @[CSR.scala 703:47]
      _mstatusNew_WIRE_6.sd <= _mstatusNew_T_83 @[CSR.scala 703:47]
      wire mstatusNew_3 : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[CSR.scala 703:30]
      mstatusNew_3 <= _mstatusNew_WIRE_6 @[CSR.scala 703:30]
      when delegS : @[CSR.scala 705:19]
      {
        scause <= causeNO @[CSR.scala 706:14]
        node sepc_signBit = bits(io.cfIn.pc, 31, 31) @[BitUtils.scala 39:20]
        node _sepc_T_4 = bits(io.cfIn.pc, 31, 0) @[BitUtils.scala 40:23]
        sepc <= _sepc_T_4 @[CSR.scala 707:12]
        mstatusNew_3.spp <= priviledgeMode @[CSR.scala 708:22]
        mstatusNew_3.pie.s <= mstatusOld_3.ie.s @[CSR.scala 709:24]
        mstatusNew_3.ie.s <= UInt<1>("h0") @[CSR.scala 710:23]
        priviledgeMode <= UInt<1>("h1") @[CSR.scala 711:22]
        when tvalWen : @[CSR.scala 712:20]
        {
          stval <= UInt<1>("h0") @[CSR.scala 712:27]
      }
      }
      else :
      {
        mcause <= causeNO @[CSR.scala 716:14]
        node mepc_signBit = bits(io.cfIn.pc, 31, 31) @[BitUtils.scala 39:20]
        node _mepc_T_4 = bits(io.cfIn.pc, 31, 0) @[BitUtils.scala 40:23]
        mepc <= _mepc_T_4 @[CSR.scala 717:12]
        mstatusNew_3.mpp <= priviledgeMode @[CSR.scala 718:22]
        mstatusNew_3.pie.m <= mstatusOld_3.ie.m @[CSR.scala 719:24]
        mstatusNew_3.ie.m <= UInt<1>("h0") @[CSR.scala 720:23]
        priviledgeMode <= UInt<2>("h3") @[CSR.scala 721:22]
        when tvalWen : @[CSR.scala 722:20]
        {
          mtval <= UInt<1>("h0") @[CSR.scala 722:27]
      }
      }
      node mstatus_lo_lo_lo_3 = cat(mstatusNew_3.ie.s, mstatusNew_3.ie.u) @[CSR.scala 732:27]
      node mstatus_lo_lo_hi_hi_3 = cat(mstatusNew_3.pie.u, mstatusNew_3.ie.m) @[CSR.scala 732:27]
      node mstatus_lo_lo_hi_3 = cat(mstatus_lo_lo_hi_hi_3, mstatusNew_3.ie.h) @[CSR.scala 732:27]
      node mstatus_lo_lo_3 = cat(mstatus_lo_lo_hi_3, mstatus_lo_lo_lo_3) @[CSR.scala 732:27]
      node mstatus_lo_hi_lo_3 = cat(mstatusNew_3.pie.h, mstatusNew_3.pie.s) @[CSR.scala 732:27]
      node mstatus_lo_hi_hi_hi_3 = cat(mstatusNew_3.hpp, mstatusNew_3.spp) @[CSR.scala 732:27]
      node mstatus_lo_hi_hi_3 = cat(mstatus_lo_hi_hi_hi_3, mstatusNew_3.pie.m) @[CSR.scala 732:27]
      node mstatus_lo_hi_3 = cat(mstatus_lo_hi_hi_3, mstatus_lo_hi_lo_3) @[CSR.scala 732:27]
      node mstatus_lo_3 = cat(mstatus_lo_hi_3, mstatus_lo_lo_3) @[CSR.scala 732:27]
      node mstatus_hi_lo_lo_3 = cat(mstatusNew_3.fs, mstatusNew_3.mpp) @[CSR.scala 732:27]
      node mstatus_hi_lo_hi_hi_3 = cat(mstatusNew_3.sum, mstatusNew_3.mprv) @[CSR.scala 732:27]
      node mstatus_hi_lo_hi_3 = cat(mstatus_hi_lo_hi_hi_3, mstatusNew_3.xs) @[CSR.scala 732:27]
      node mstatus_hi_lo_3 = cat(mstatus_hi_lo_hi_3, mstatus_hi_lo_lo_3) @[CSR.scala 732:27]
      node mstatus_hi_hi_lo_hi_3 = cat(mstatusNew_3.tw, mstatusNew_3.tvm) @[CSR.scala 732:27]
      node mstatus_hi_hi_lo_3 = cat(mstatus_hi_hi_lo_hi_3, mstatusNew_3.mxr) @[CSR.scala 732:27]
      node mstatus_hi_hi_hi_hi_3 = cat(mstatusNew_3.sd, mstatusNew_3.pad0) @[CSR.scala 732:27]
      node mstatus_hi_hi_hi_3 = cat(mstatus_hi_hi_hi_hi_3, mstatusNew_3.tsr) @[CSR.scala 732:27]
      node mstatus_hi_hi_3 = cat(mstatus_hi_hi_hi_3, mstatus_hi_hi_lo_3) @[CSR.scala 732:27]
      node mstatus_hi_3 = cat(mstatus_hi_hi_3, mstatus_hi_lo_3) @[CSR.scala 732:27]
      node _mstatus_T_11 = cat(mstatus_hi_3, mstatus_lo_3) @[CSR.scala 732:27]
      mstatus <= _mstatus_T_11 @[CSR.scala 732:13]
    }
    io.in.ready <= UInt<1>("h1") @[CSR.scala 735:15]
    io.out.valid <= io.in.valid @[CSR.scala 736:16]
    wire perfCntCond_0 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_0 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_1 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_1 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_2 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_2 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_3 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_3 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_4 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_4 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_5 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_5 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_6 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_6 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_7 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_7 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_8 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_8 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_9 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_9 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_10 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_10 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_11 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_11 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_12 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_12 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_13 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_13 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_14 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_14 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_15 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_15 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_16 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_16 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_17 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_17 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_18 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_18 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_19 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_19 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_20 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_20 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_21 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_21 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_22 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_22 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_23 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_23 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_24 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_24 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_25 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_25 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_26 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_26 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_27 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_27 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_28 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_28 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_29 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_29 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_30 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_30 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_31 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_31 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_32 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_32 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_33 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_33 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_34 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_34 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_35 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_35 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_36 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_36 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_37 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_37 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_38 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_38 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_39 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_39 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_40 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_40 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_41 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_41 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_42 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_42 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_43 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_43 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_44 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_44 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_45 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_45 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_46 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_46 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_47 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_47 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_48 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_48 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_49 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_49 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_50 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_50 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_51 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_51 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_52 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_52 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_53 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_53 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_54 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_54 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_55 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_55 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_56 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_56 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_57 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_57 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_58 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_58 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_59 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_59 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_60 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_60 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_61 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_61 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_62 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_62 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_63 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_63 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_64 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_64 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_65 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_65 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_66 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_66 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_67 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_67 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_68 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_68 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_69 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_69 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_70 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_70 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_71 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_71 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_72 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_72 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_73 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_73 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_74 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_74 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_75 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_75 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_76 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_76 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_77 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_77 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_78 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_78 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_79 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_79 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_80 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_80 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_81 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_81 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_82 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_82 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_83 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_83 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_84 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_84 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_85 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_85 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_86 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_86 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_87 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_87 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_88 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_88 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_89 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_89 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_90 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_90 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_91 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_91 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_92 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_92 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_93 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_93 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_94 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_94 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_95 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_95 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_96 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_96 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_97 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_97 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_98 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_98 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_99 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_99 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_100 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_100 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_101 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_101 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_102 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_102 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_103 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_103 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_104 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_104 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_105 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_105 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_106 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_106 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_107 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_107 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_108 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_108 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_109 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_109 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_110 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_110 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_111 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_111 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_112 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_112 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_113 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_113 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_114 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_114 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_115 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_115 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_116 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_116 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_117 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_117 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_118 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_118 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_119 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_119 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_120 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_120 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_121 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_121 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_122 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_122 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_123 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_123 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_124 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_124 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_125 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_125 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_126 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_126 <= UInt<1>("h0") @[CSR.scala 840:51]
    wire perfCntCond_127 : UInt<1> @[CSR.scala 840:51]
    perfCntCond_127 <= UInt<1>("h0") @[CSR.scala 840:51]
    when perfCntCond_0 : @[CSR.scala 841:62]
    {
      node _perfCnts_0_T_4 = add(perfCnts_0, UInt<1>("h1")) @[CSR.scala 841:71]
      node _perfCnts_0_T_5 = tail(_perfCnts_0_T_4, 1) @[CSR.scala 841:71]
      perfCnts_0 <= _perfCnts_0_T_5 @[CSR.scala 841:66]
    }
    when perfCntCond_1 : @[CSR.scala 841:62]
    {
      node _perfCnts_1_T_4 = add(perfCnts_1, UInt<1>("h1")) @[CSR.scala 841:71]
      node _perfCnts_1_T_5 = tail(_perfCnts_1_T_4, 1) @[CSR.scala 841:71]
      perfCnts_1 <= _perfCnts_1_T_5 @[CSR.scala 841:66]
    }
    when perfCntCond_2 : @[CSR.scala 841:62]
    {
      node _perfCnts_2_T_4 = add(perfCnts_2, UInt<1>("h1")) @[CSR.scala 841:71]
      node _perfCnts_2_T_5 = tail(_perfCnts_2_T_4, 1) @[CSR.scala 841:71]
      perfCnts_2 <= _perfCnts_2_T_5 @[CSR.scala 841:66]
    }
    wire pendingLS : UInt<5> @[CSR.scala 843:27]
    pendingLS <= UInt<5>("h0") @[CSR.scala 843:27]
    wire pendingSCmt : UInt<5> @[CSR.scala 844:29]
    pendingSCmt <= UInt<5>("h0") @[CSR.scala 844:29]
    wire pendingSReq : UInt<5> @[CSR.scala 845:29]
    pendingSReq <= UInt<5>("h0") @[CSR.scala 845:29]
    when perfCntCond_3 : @[CSR.scala 849:35]
    {
      node _perfCnts_2_T_6 = add(perfCnts_2, UInt<2>("h2")) @[CSR.scala 849:86]
      node _perfCnts_2_T_7 = tail(_perfCnts_2_T_6, 1) @[CSR.scala 849:86]
      perfCnts_2 <= _perfCnts_2_T_7 @[CSR.scala 849:60]
    }
    wire _WIRE : UInt<1> @[CSR.scala 856:33]
    _WIRE <= UInt<1>("h1") @[CSR.scala 856:33]
    perfCntCond_24 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_28 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_50 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_31 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_14 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_17 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_13 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_12 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_32 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_22 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_23 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_5 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_21 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_6 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_7 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_3 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_19 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_4 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_18 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_26 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_8 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_51 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_29 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_52 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_25 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_53 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_20 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_10 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_16 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_15 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_49 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_27 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_9 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_30 <= UInt<1>("h0") @[CSR.scala 862:34]
    perfCntCond_11 <= UInt<1>("h0") @[CSR.scala 862:34]
    wire nutcoretrap : UInt<1> @[CSR.scala 867:29]
    nutcoretrap <= UInt<1>("h0") @[CSR.scala 867:29]
    wire resultEventWire : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[ConnectHelper.scala 64:21]
    resultEventWire.exceptionInst is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.exceptionPC is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.cause is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.intrNO is invalid @[ConnectHelper.scala 65:11]
    resultEventWire.valid is invalid @[ConnectHelper.scala 65:11]
    node _resultEventWire_valid_T = and(raiseIntr, io.instrValid) @[CSR.scala 930:51]
    node _resultEventWire_valid_T_1 = and(raiseException, io.instrValid) @[CSR.scala 930:88]
    node _resultEventWire_valid_T_2 = or(_resultEventWire_valid_T, _resultEventWire_valid_T_1) @[CSR.scala 930:69]
    reg resultEventWire_valid_REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 930:39]
    resultEventWire_valid_REG <= _resultEventWire_valid_T_2 @[CSR.scala 930:39]
    resultEventWire.valid <= resultEventWire_valid_REG @[CSR.scala 930:29]
    node _resultEventWire_intrNO_T = and(raiseIntr, io.instrValid) @[CSR.scala 931:55]
    node _resultEventWire_intrNO_T_1 = and(_resultEventWire_intrNO_T, io.in.valid) @[CSR.scala 931:72]
    node _resultEventWire_intrNO_T_2 = mux(_resultEventWire_intrNO_T_1, intrNO, UInt<1>("h0")) @[CSR.scala 931:44]
    reg resultEventWire_intrNO_REG : UInt, clock with :
      reset => (UInt<1>("h0"), resultEventWire_intrNO_REG) @[CSR.scala 931:40]
    resultEventWire_intrNO_REG <= _resultEventWire_intrNO_T_2 @[CSR.scala 931:40]
    resultEventWire.intrNO <= resultEventWire_intrNO_REG @[CSR.scala 931:30]
    node _resultEventWire_cause_T = and(raiseException, io.instrValid) @[CSR.scala 932:59]
    node _resultEventWire_cause_T_1 = mux(_resultEventWire_cause_T, exceptionNO, UInt<1>("h0")) @[CSR.scala 932:43]
    reg resultEventWire_cause_REG : UInt, clock with :
      reset => (UInt<1>("h0"), resultEventWire_cause_REG) @[CSR.scala 932:39]
    resultEventWire_cause_REG <= _resultEventWire_cause_T_1 @[CSR.scala 932:39]
    resultEventWire.cause <= resultEventWire_cause_REG @[CSR.scala 932:29]
    node resultEventWire_exceptionPC_signBit = bits(io.cfIn.pc, 31, 31) @[BitUtils.scala 39:20]
    node _resultEventWire_exceptionPC_T = bits(io.cfIn.pc, 31, 0) @[BitUtils.scala 40:23]
    reg resultEventWire_exceptionPC_REG : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 933:45]
    resultEventWire_exceptionPC_REG <= _resultEventWire_exceptionPC_T @[CSR.scala 933:45]
    resultEventWire.exceptionPC <= resultEventWire_exceptionPC_REG @[CSR.scala 933:35]
    reg resultEventWire_exceptionInst_REG : UInt, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 934:47]
    resultEventWire_exceptionInst_REG <= io.cfIn.instr @[CSR.scala 934:47]
    resultEventWire.exceptionInst <= resultEventWire_exceptionInst_REG @[CSR.scala 934:37]
    node _T_231 = and(raiseIntr, io.instrValid) @[CSR.scala 975:48]
    node _T_232 = and(raiseException, io.instrValid) @[CSR.scala 975:85]
    node _T_233 = or(_T_231, _T_232) @[CSR.scala 975:66]
    reg REG : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[CSR.scala 975:36]
    REG <= _T_233 @[CSR.scala 975:36]

  module MOU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { src1 : UInt<32>, src2 : UInt<32>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : UInt<32>}, flip cfIn : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}}

    node _io_redirect_target_T = add(io.cfIn.pc, UInt<3>("h4")) @[MOU.scala 49:36]
    node _io_redirect_target_T_1 = tail(_io_redirect_target_T, 1) @[MOU.scala 49:36]
    io.redirect.target <= _io_redirect_target_T_1 @[MOU.scala 49:22]
    io.redirect.valid <= io.in.valid @[MOU.scala 50:21]
    io.redirect.rtype <= UInt<1>("h0") @[MOU.scala 51:21]
    node _flushICache_T = eq(io.in.bits_wky.func, UInt<1>("h1")) @[MOU.scala 52:36]
    node flushICache = and(io.in.valid, _flushICache_T) @[MOU.scala 52:27]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T = and(flushICache, enableDisplay) @[Debug.scala 55:16]
    when _T : @[Debug.scala 55:31]
    {
      node _T_1 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_2 = eq(_T_1, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_2 : @[Debug.scala 56:24]
      {
      }
      node _T_3 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_4 = eq(_T_3, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_4 : @[Debug.scala 57:13]
      {
    }
    }
    node _flushTLB_T = eq(io.in.bits_wky.func, UInt<2>("h2")) @[MOU.scala 56:33]
    node flushTLB = and(io.in.valid, _flushTLB_T) @[MOU.scala 56:24]
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_5 = and(flushTLB, enableDisplay_1) @[Debug.scala 55:16]
    when _T_5 : @[Debug.scala 55:31]
    {
      node _T_6 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_7 : @[Debug.scala 56:24]
      {
      }
      node _T_8 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_9 = eq(_T_8, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_9 : @[Debug.scala 57:13]
      {
    }
    }
    io.out.bits_wky <= UInt<1>("h0") @[MOU.scala 60:15]
    io.in.ready <= UInt<1>("h1") @[MOU.scala 61:15]
    io.out.valid <= io.in.valid @[MOU.scala 62:16]

  module EXU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { decode : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}, isMMIO : UInt<1>, intrNO : UInt<32>, commits : UInt<32>[5], mem_rvfi : { addr : UInt<32>, rmask : UInt<4>, wmask : UInt<4>, rdata : UInt<32>, wdata : UInt<32>}}}, flip flush : UInt<1>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, forward : { valid : UInt<1>, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<32>}, fuType : UInt<3>}, flip memMMU : { imem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}, dmem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}}}

    node src1 = bits(io.in.bits_wky.data.src1, 31, 0) @[EXU.scala 38:34]
    node src2 = bits(io.in.bits_wky.data.src2, 31, 0) @[EXU.scala 39:34]
    wire fuValids : UInt<1>[5] @[EXU.scala 43:22]
    node _fuValids_0_T = eq(io.in.bits_wky.ctrl.fuType, UInt<1>("h0")) @[EXU.scala 44:57]
    node _fuValids_0_T_1 = and(_fuValids_0_T, io.in.valid) @[EXU.scala 44:66]
    node _fuValids_0_T_2 = eq(io.flush, UInt<1>("h0")) @[EXU.scala 44:84]
    node _fuValids_0_T_3 = and(_fuValids_0_T_1, _fuValids_0_T_2) @[EXU.scala 44:81]
    fuValids[0] <= _fuValids_0_T_3 @[EXU.scala 44:46]
    node _fuValids_1_T = eq(io.in.bits_wky.ctrl.fuType, UInt<1>("h1")) @[EXU.scala 44:57]
    node _fuValids_1_T_1 = and(_fuValids_1_T, io.in.valid) @[EXU.scala 44:66]
    node _fuValids_1_T_2 = eq(io.flush, UInt<1>("h0")) @[EXU.scala 44:84]
    node _fuValids_1_T_3 = and(_fuValids_1_T_1, _fuValids_1_T_2) @[EXU.scala 44:81]
    fuValids[1] <= _fuValids_1_T_3 @[EXU.scala 44:46]
    node _fuValids_2_T = eq(io.in.bits_wky.ctrl.fuType, UInt<2>("h2")) @[EXU.scala 44:57]
    node _fuValids_2_T_1 = and(_fuValids_2_T, io.in.valid) @[EXU.scala 44:66]
    node _fuValids_2_T_2 = eq(io.flush, UInt<1>("h0")) @[EXU.scala 44:84]
    node _fuValids_2_T_3 = and(_fuValids_2_T_1, _fuValids_2_T_2) @[EXU.scala 44:81]
    fuValids[2] <= _fuValids_2_T_3 @[EXU.scala 44:46]
    node _fuValids_3_T = eq(io.in.bits_wky.ctrl.fuType, UInt<2>("h3")) @[EXU.scala 44:57]
    node _fuValids_3_T_1 = and(_fuValids_3_T, io.in.valid) @[EXU.scala 44:66]
    node _fuValids_3_T_2 = eq(io.flush, UInt<1>("h0")) @[EXU.scala 44:84]
    node _fuValids_3_T_3 = and(_fuValids_3_T_1, _fuValids_3_T_2) @[EXU.scala 44:81]
    fuValids[3] <= _fuValids_3_T_3 @[EXU.scala 44:46]
    node _fuValids_4_T = eq(io.in.bits_wky.ctrl.fuType, UInt<3>("h4")) @[EXU.scala 44:57]
    node _fuValids_4_T_1 = and(_fuValids_4_T, io.in.valid) @[EXU.scala 44:66]
    node _fuValids_4_T_2 = eq(io.flush, UInt<1>("h0")) @[EXU.scala 44:84]
    node _fuValids_4_T_3 = and(_fuValids_4_T_1, _fuValids_4_T_2) @[EXU.scala 44:81]
    fuValids[4] <= _fuValids_4_T_3 @[EXU.scala 44:46]
    inst alu aof ALU @[EXU.scala 46:19]
    alu.clock <= clock
    alu.reset_wky <= reset_wky
    alu.io.in.valid <= fuValids[UInt<1>("h0")] @[ALU.scala 80:16]
    alu.io.in.bits_wky.src1 <= src1 @[ALU.scala 81:15]
    alu.io.in.bits_wky.src2 <= src2 @[ALU.scala 82:15]
    alu.io.in.bits_wky.func <= io.in.bits_wky.ctrl.fuOpType @[ALU.scala 83:15]
    alu.io.cfIn.isBranch <= io.in.bits_wky.cf.isBranch @[EXU.scala 48:15]
    alu.io.cfIn.runahead_checkpoint_id <= io.in.bits_wky.cf.runahead_checkpoint_id @[EXU.scala 48:15]
    alu.io.cfIn.crossPageIPFFix <= io.in.bits_wky.cf.crossPageIPFFix @[EXU.scala 48:15]
    alu.io.cfIn.isRVC <= io.in.bits_wky.cf.isRVC @[EXU.scala 48:15]
    alu.io.cfIn.brIdx <= io.in.bits_wky.cf.brIdx @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[0] <= io.in.bits_wky.cf.intrVec[0] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[1] <= io.in.bits_wky.cf.intrVec[1] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[2] <= io.in.bits_wky.cf.intrVec[2] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[3] <= io.in.bits_wky.cf.intrVec[3] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[4] <= io.in.bits_wky.cf.intrVec[4] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[5] <= io.in.bits_wky.cf.intrVec[5] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[6] <= io.in.bits_wky.cf.intrVec[6] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[7] <= io.in.bits_wky.cf.intrVec[7] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[8] <= io.in.bits_wky.cf.intrVec[8] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[9] <= io.in.bits_wky.cf.intrVec[9] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[10] <= io.in.bits_wky.cf.intrVec[10] @[EXU.scala 48:15]
    alu.io.cfIn.intrVec[11] <= io.in.bits_wky.cf.intrVec[11] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[0] <= io.in.bits_wky.cf.exceptionVec[0] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[1] <= io.in.bits_wky.cf.exceptionVec[1] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[2] <= io.in.bits_wky.cf.exceptionVec[2] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[3] <= io.in.bits_wky.cf.exceptionVec[3] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[4] <= io.in.bits_wky.cf.exceptionVec[4] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[5] <= io.in.bits_wky.cf.exceptionVec[5] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[6] <= io.in.bits_wky.cf.exceptionVec[6] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[7] <= io.in.bits_wky.cf.exceptionVec[7] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[8] <= io.in.bits_wky.cf.exceptionVec[8] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[9] <= io.in.bits_wky.cf.exceptionVec[9] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[10] <= io.in.bits_wky.cf.exceptionVec[10] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[11] <= io.in.bits_wky.cf.exceptionVec[11] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[12] <= io.in.bits_wky.cf.exceptionVec[12] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[13] <= io.in.bits_wky.cf.exceptionVec[13] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[14] <= io.in.bits_wky.cf.exceptionVec[14] @[EXU.scala 48:15]
    alu.io.cfIn.exceptionVec[15] <= io.in.bits_wky.cf.exceptionVec[15] @[EXU.scala 48:15]
    alu.io.cfIn.redirect.valid <= io.in.bits_wky.cf.redirect.valid @[EXU.scala 48:15]
    alu.io.cfIn.redirect.rtype <= io.in.bits_wky.cf.redirect.rtype @[EXU.scala 48:15]
    alu.io.cfIn.redirect.target <= io.in.bits_wky.cf.redirect.target @[EXU.scala 48:15]
    alu.io.cfIn.pnpc <= io.in.bits_wky.cf.pnpc @[EXU.scala 48:15]
    alu.io.cfIn.pc <= io.in.bits_wky.cf.pc @[EXU.scala 48:15]
    alu.io.cfIn.instr <= io.in.bits_wky.cf.instr @[EXU.scala 48:15]
    alu.io.offset <= io.in.bits_wky.data.imm @[EXU.scala 49:17]
    alu.io.out.ready <= UInt<1>("h1") @[EXU.scala 50:20]
    inst lsu aof UnpipelinedLSU @[EXU.scala 54:19]
    lsu.clock <= clock
    lsu.reset_wky <= reset_wky
    wire lsuTlbPF : UInt<1> @[EXU.scala 55:26]
    lsuTlbPF <= UInt<1>("h0") @[EXU.scala 55:26]
    lsu.io.in.valid <= fuValids[UInt<1>("h1")] @[UnpipelinedLSU.scala 40:16]
    lsu.io.in.bits_wky.src1 <= src1 @[UnpipelinedLSU.scala 41:15]
    lsu.io.in.bits_wky.src2 <= io.in.bits_wky.data.imm @[UnpipelinedLSU.scala 42:15]
    lsu.io.in.bits_wky.func <= io.in.bits_wky.ctrl.fuOpType @[UnpipelinedLSU.scala 43:15]
    lsuTlbPF <= lsu.io.dtlbPF @[UnpipelinedLSU.scala 44:12]
    lsu.io.wdata <= src2 @[EXU.scala 57:16]
    lsu.io.instr <= io.in.bits_wky.cf.instr @[EXU.scala 58:16]
    node _io_out_bits_isMMIO_T = xor(io.in.bits_wky.cf.pc, UInt<30>("h30000000")) @[NutCore.scala 100:11]
    node _io_out_bits_isMMIO_T_1 = bits(_io_out_bits_isMMIO_T, 31, 28) @[NutCore.scala 100:24]
    node _io_out_bits_isMMIO_T_2 = eq(_io_out_bits_isMMIO_T_1, UInt<1>("h0")) @[NutCore.scala 100:44]
    node _io_out_bits_isMMIO_T_3 = xor(io.in.bits_wky.cf.pc, UInt<31>("h40000000")) @[NutCore.scala 100:11]
    node _io_out_bits_isMMIO_T_4 = bits(_io_out_bits_isMMIO_T_3, 31, 30) @[NutCore.scala 100:24]
    node _io_out_bits_isMMIO_T_5 = eq(_io_out_bits_isMMIO_T_4, UInt<1>("h0")) @[NutCore.scala 100:44]
    node _io_out_bits_isMMIO_T_6 = or(_io_out_bits_isMMIO_T_2, _io_out_bits_isMMIO_T_5) @[NutCore.scala 101:15]
    node _io_out_bits_isMMIO_T_7 = and(_io_out_bits_isMMIO_T_6, io.out.valid) @[EXU.scala 59:81]
    node _io_out_bits_isMMIO_T_8 = or(lsu.io.isMMIO, _io_out_bits_isMMIO_T_7) @[EXU.scala 59:39]
    io.out.bits_wky.isMMIO <= _io_out_bits_isMMIO_T_8 @[EXU.scala 59:22]
    lsu.io.dmem.resp <= io.dmem.resp @[EXU.scala 60:11]
    io.dmem.req.bits_wky <= lsu.io.dmem.req.bits_wky @[EXU.scala 60:11]
    io.dmem.req.valid <= lsu.io.dmem.req.valid @[EXU.scala 60:11]
    lsu.io.dmem.req.ready <= io.dmem.req.ready @[EXU.scala 60:11]
    lsu.io.out.ready <= UInt<1>("h1") @[EXU.scala 61:20]
    io.out.bits_wky.mem_rvfi.wdata is invalid @[EXU.scala 63:24]
    io.out.bits_wky.mem_rvfi.rdata is invalid @[EXU.scala 63:24]
    io.out.bits_wky.mem_rvfi.wmask is invalid @[EXU.scala 63:24]
    io.out.bits_wky.mem_rvfi.rmask is invalid @[EXU.scala 63:24]
    io.out.bits_wky.mem_rvfi.addr is invalid @[EXU.scala 63:24]
    wire _mem_rvfi_reg_WIRE : { addr : UInt<32>, rmask : UInt<4>, wmask : UInt<4>, rdata : UInt<32>, wdata : UInt<32>} @[EXU.scala 67:44]
    _mem_rvfi_reg_WIRE.wdata <= UInt<32>("h0") @[EXU.scala 67:44]
    _mem_rvfi_reg_WIRE.rdata <= UInt<32>("h0") @[EXU.scala 67:44]
    _mem_rvfi_reg_WIRE.wmask <= UInt<4>("h0") @[EXU.scala 67:44]
    _mem_rvfi_reg_WIRE.rmask <= UInt<4>("h0") @[EXU.scala 67:44]
    _mem_rvfi_reg_WIRE.addr <= UInt<32>("h0") @[EXU.scala 67:44]
    reg mem_rvfi_reg : { addr : UInt<32>, rmask : UInt<4>, wmask : UInt<4>, rdata : UInt<32>, wdata : UInt<32>}, clock with :
      reset => (reset_wky, _mem_rvfi_reg_WIRE) @[EXU.scala 67:31]
    node _T = eq(io.in.bits_wky.ctrl.fuType, UInt<1>("h1")) @[EXU.scala 68:18]
    when _T : @[EXU.scala 68:34]
    {
      io.out.bits_wky.mem_rvfi <= mem_rvfi_reg @[EXU.scala 69:28]
      when io.dmem.req.valid : @[EXU.scala 71:31]
      {
        node _io_out_bits_mem_rvfi_addr_T = shr(io.dmem.req.bits_wky.addr, 2) @[EXU.scala 72:61]
        node _io_out_bits_mem_rvfi_addr_T_1 = shl(_io_out_bits_mem_rvfi_addr_T, 2) @[EXU.scala 72:67]
        io.out.bits_wky.mem_rvfi.addr <= _io_out_bits_mem_rvfi_addr_T_1 @[EXU.scala 72:35]
        node _io_out_bits_mem_rvfi_rmask_T = eq(io.dmem.req.bits_wky.cmd, UInt<1>("h0")) @[EXU.scala 73:64]
        node _io_out_bits_mem_rvfi_rmask_T_1 = mux(_io_out_bits_mem_rvfi_rmask_T, io.dmem.req.bits_wky.wmask, UInt<1>("h0")) @[EXU.scala 73:42]
        io.out.bits_wky.mem_rvfi.rmask <= _io_out_bits_mem_rvfi_rmask_T_1 @[EXU.scala 73:36]
        io.out.bits_wky.mem_rvfi.wdata <= io.dmem.req.bits_wky.wdata @[EXU.scala 74:36]
        node _io_out_bits_mem_rvfi_wmask_T = eq(io.dmem.req.bits_wky.cmd, UInt<1>("h1")) @[EXU.scala 75:64]
        node _io_out_bits_mem_rvfi_wmask_T_1 = mux(_io_out_bits_mem_rvfi_wmask_T, io.dmem.req.bits_wky.wmask, UInt<1>("h0")) @[EXU.scala 75:42]
        io.out.bits_wky.mem_rvfi.wmask <= _io_out_bits_mem_rvfi_wmask_T_1 @[EXU.scala 75:36]
        node _mem_rvfi_reg_addr_T = shr(io.dmem.req.bits_wky.addr, 2) @[EXU.scala 77:53]
        node _mem_rvfi_reg_addr_T_1 = shl(_mem_rvfi_reg_addr_T, 2) @[EXU.scala 77:59]
        mem_rvfi_reg.addr <= _mem_rvfi_reg_addr_T_1 @[EXU.scala 77:27]
        node _mem_rvfi_reg_rmask_T = eq(io.dmem.req.bits_wky.cmd, UInt<1>("h0")) @[EXU.scala 78:56]
        node _mem_rvfi_reg_rmask_T_1 = mux(_mem_rvfi_reg_rmask_T, io.dmem.req.bits_wky.wmask, UInt<1>("h0")) @[EXU.scala 78:34]
        mem_rvfi_reg.rmask <= _mem_rvfi_reg_rmask_T_1 @[EXU.scala 78:28]
        mem_rvfi_reg.wdata <= io.dmem.req.bits_wky.wdata @[EXU.scala 79:28]
        node _mem_rvfi_reg_wmask_T = eq(io.dmem.req.bits_wky.cmd, UInt<1>("h1")) @[EXU.scala 80:56]
        node _mem_rvfi_reg_wmask_T_1 = mux(_mem_rvfi_reg_wmask_T, io.dmem.req.bits_wky.wmask, UInt<1>("h0")) @[EXU.scala 80:34]
        mem_rvfi_reg.wmask <= _mem_rvfi_reg_wmask_T_1 @[EXU.scala 80:28]
      }
      when io.dmem.resp.valid : @[EXU.scala 82:32]
      {
        io.out.bits_wky.mem_rvfi.rdata <= io.dmem.resp.bits_wky.rdata @[EXU.scala 83:36]
        mem_rvfi_reg.rdata <= io.dmem.resp.bits_wky.rdata @[EXU.scala 85:28]
    }
    }
    else :
    {
      wire _io_out_bits_mem_rvfi_WIRE : { addr : UInt<32>, rmask : UInt<4>, wmask : UInt<4>, rdata : UInt<32>, wdata : UInt<32>} @[EXU.scala 88:43]
      _io_out_bits_mem_rvfi_WIRE.wdata <= UInt<32>("h0") @[EXU.scala 88:43]
      _io_out_bits_mem_rvfi_WIRE.rdata <= UInt<32>("h0") @[EXU.scala 88:43]
      _io_out_bits_mem_rvfi_WIRE.wmask <= UInt<4>("h0") @[EXU.scala 88:43]
      _io_out_bits_mem_rvfi_WIRE.rmask <= UInt<4>("h0") @[EXU.scala 88:43]
      _io_out_bits_mem_rvfi_WIRE.addr <= UInt<32>("h0") @[EXU.scala 88:43]
      io.out.bits_wky.mem_rvfi <= _io_out_bits_mem_rvfi_WIRE @[EXU.scala 88:28]
    }
    inst mdu aof MDU @[EXU.scala 92:19]
    mdu.clock <= clock
    mdu.reset_wky <= reset_wky
    mdu.io.in.valid <= fuValids[UInt<2>("h2")] @[MDU.scala 140:16]
    mdu.io.in.bits_wky.src1 <= src1 @[MDU.scala 141:15]
    mdu.io.in.bits_wky.src2 <= src2 @[MDU.scala 142:15]
    mdu.io.in.bits_wky.func <= io.in.bits_wky.ctrl.fuOpType @[MDU.scala 143:15]
    mdu.io.out.ready <= UInt<1>("h1") @[EXU.scala 94:20]
    inst csr aof CSR @[EXU.scala 97:19]
    csr.clock <= clock
    csr.reset_wky <= reset_wky
    csr.io.in.valid <= fuValids[UInt<2>("h3")] @[CSR.scala 197:16]
    csr.io.in.bits_wky.src1 <= src1 @[CSR.scala 198:15]
    csr.io.in.bits_wky.src2 <= src2 @[CSR.scala 199:15]
    csr.io.in.bits_wky.func <= io.in.bits_wky.ctrl.fuOpType @[CSR.scala 200:15]
    csr.io.cfIn.isBranch <= io.in.bits_wky.cf.isBranch @[EXU.scala 99:15]
    csr.io.cfIn.runahead_checkpoint_id <= io.in.bits_wky.cf.runahead_checkpoint_id @[EXU.scala 99:15]
    csr.io.cfIn.crossPageIPFFix <= io.in.bits_wky.cf.crossPageIPFFix @[EXU.scala 99:15]
    csr.io.cfIn.isRVC <= io.in.bits_wky.cf.isRVC @[EXU.scala 99:15]
    csr.io.cfIn.brIdx <= io.in.bits_wky.cf.brIdx @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[0] <= io.in.bits_wky.cf.intrVec[0] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[1] <= io.in.bits_wky.cf.intrVec[1] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[2] <= io.in.bits_wky.cf.intrVec[2] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[3] <= io.in.bits_wky.cf.intrVec[3] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[4] <= io.in.bits_wky.cf.intrVec[4] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[5] <= io.in.bits_wky.cf.intrVec[5] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[6] <= io.in.bits_wky.cf.intrVec[6] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[7] <= io.in.bits_wky.cf.intrVec[7] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[8] <= io.in.bits_wky.cf.intrVec[8] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[9] <= io.in.bits_wky.cf.intrVec[9] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[10] <= io.in.bits_wky.cf.intrVec[10] @[EXU.scala 99:15]
    csr.io.cfIn.intrVec[11] <= io.in.bits_wky.cf.intrVec[11] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[0] <= io.in.bits_wky.cf.exceptionVec[0] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[1] <= io.in.bits_wky.cf.exceptionVec[1] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[2] <= io.in.bits_wky.cf.exceptionVec[2] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[3] <= io.in.bits_wky.cf.exceptionVec[3] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[4] <= io.in.bits_wky.cf.exceptionVec[4] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[5] <= io.in.bits_wky.cf.exceptionVec[5] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[6] <= io.in.bits_wky.cf.exceptionVec[6] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[7] <= io.in.bits_wky.cf.exceptionVec[7] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[8] <= io.in.bits_wky.cf.exceptionVec[8] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[9] <= io.in.bits_wky.cf.exceptionVec[9] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[10] <= io.in.bits_wky.cf.exceptionVec[10] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[11] <= io.in.bits_wky.cf.exceptionVec[11] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[12] <= io.in.bits_wky.cf.exceptionVec[12] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[13] <= io.in.bits_wky.cf.exceptionVec[13] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[14] <= io.in.bits_wky.cf.exceptionVec[14] @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[15] <= io.in.bits_wky.cf.exceptionVec[15] @[EXU.scala 99:15]
    csr.io.cfIn.redirect.valid <= io.in.bits_wky.cf.redirect.valid @[EXU.scala 99:15]
    csr.io.cfIn.redirect.rtype <= io.in.bits_wky.cf.redirect.rtype @[EXU.scala 99:15]
    csr.io.cfIn.redirect.target <= io.in.bits_wky.cf.redirect.target @[EXU.scala 99:15]
    csr.io.cfIn.pnpc <= io.in.bits_wky.cf.pnpc @[EXU.scala 99:15]
    csr.io.cfIn.pc <= io.in.bits_wky.cf.pc @[EXU.scala 99:15]
    csr.io.cfIn.instr <= io.in.bits_wky.cf.instr @[EXU.scala 99:15]
    csr.io.cfIn.exceptionVec[4] <= lsu.io.loadAddrMisaligned @[EXU.scala 100:48]
    csr.io.cfIn.exceptionVec[6] <= lsu.io.storeAddrMisaligned @[EXU.scala 101:49]
    node _csr_io_instrValid_T = eq(io.flush, UInt<1>("h0")) @[EXU.scala 102:39]
    node _csr_io_instrValid_T_1 = and(io.in.valid, _csr_io_instrValid_T) @[EXU.scala 102:36]
    csr.io.instrValid <= _csr_io_instrValid_T_1 @[EXU.scala 102:21]
    csr.io.isBackendException <= UInt<1>("h0") @[EXU.scala 103:29]
    io.out.bits_wky.intrNO <= csr.io.intrNO @[EXU.scala 104:22]
    csr.io.isBackendException <= UInt<1>("h0") @[EXU.scala 105:29]
    csr.io.out.ready <= UInt<1>("h1") @[EXU.scala 106:20]
    csr.io.imemMMU <= io.memMMU.imem @[EXU.scala 108:18]
    csr.io.dmemMMU <= io.memMMU.dmem @[EXU.scala 109:18]
    inst mou aof MOU @[EXU.scala 111:19]
    mou.clock <= clock
    mou.reset_wky <= reset_wky
    mou.io.in.valid <= fuValids[UInt<3>("h4")] @[MOU.scala 42:16]
    mou.io.in.bits_wky.src1 <= src1 @[MOU.scala 43:15]
    mou.io.in.bits_wky.src2 <= src2 @[MOU.scala 44:15]
    mou.io.in.bits_wky.func <= io.in.bits_wky.ctrl.fuOpType @[MOU.scala 45:15]
    mou.io.cfIn.isBranch <= io.in.bits_wky.cf.isBranch @[EXU.scala 114:15]
    mou.io.cfIn.runahead_checkpoint_id <= io.in.bits_wky.cf.runahead_checkpoint_id @[EXU.scala 114:15]
    mou.io.cfIn.crossPageIPFFix <= io.in.bits_wky.cf.crossPageIPFFix @[EXU.scala 114:15]
    mou.io.cfIn.isRVC <= io.in.bits_wky.cf.isRVC @[EXU.scala 114:15]
    mou.io.cfIn.brIdx <= io.in.bits_wky.cf.brIdx @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[0] <= io.in.bits_wky.cf.intrVec[0] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[1] <= io.in.bits_wky.cf.intrVec[1] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[2] <= io.in.bits_wky.cf.intrVec[2] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[3] <= io.in.bits_wky.cf.intrVec[3] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[4] <= io.in.bits_wky.cf.intrVec[4] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[5] <= io.in.bits_wky.cf.intrVec[5] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[6] <= io.in.bits_wky.cf.intrVec[6] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[7] <= io.in.bits_wky.cf.intrVec[7] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[8] <= io.in.bits_wky.cf.intrVec[8] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[9] <= io.in.bits_wky.cf.intrVec[9] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[10] <= io.in.bits_wky.cf.intrVec[10] @[EXU.scala 114:15]
    mou.io.cfIn.intrVec[11] <= io.in.bits_wky.cf.intrVec[11] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[0] <= io.in.bits_wky.cf.exceptionVec[0] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[1] <= io.in.bits_wky.cf.exceptionVec[1] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[2] <= io.in.bits_wky.cf.exceptionVec[2] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[3] <= io.in.bits_wky.cf.exceptionVec[3] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[4] <= io.in.bits_wky.cf.exceptionVec[4] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[5] <= io.in.bits_wky.cf.exceptionVec[5] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[6] <= io.in.bits_wky.cf.exceptionVec[6] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[7] <= io.in.bits_wky.cf.exceptionVec[7] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[8] <= io.in.bits_wky.cf.exceptionVec[8] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[9] <= io.in.bits_wky.cf.exceptionVec[9] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[10] <= io.in.bits_wky.cf.exceptionVec[10] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[11] <= io.in.bits_wky.cf.exceptionVec[11] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[12] <= io.in.bits_wky.cf.exceptionVec[12] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[13] <= io.in.bits_wky.cf.exceptionVec[13] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[14] <= io.in.bits_wky.cf.exceptionVec[14] @[EXU.scala 114:15]
    mou.io.cfIn.exceptionVec[15] <= io.in.bits_wky.cf.exceptionVec[15] @[EXU.scala 114:15]
    mou.io.cfIn.redirect.valid <= io.in.bits_wky.cf.redirect.valid @[EXU.scala 114:15]
    mou.io.cfIn.redirect.rtype <= io.in.bits_wky.cf.redirect.rtype @[EXU.scala 114:15]
    mou.io.cfIn.redirect.target <= io.in.bits_wky.cf.redirect.target @[EXU.scala 114:15]
    mou.io.cfIn.pnpc <= io.in.bits_wky.cf.pnpc @[EXU.scala 114:15]
    mou.io.cfIn.pc <= io.in.bits_wky.cf.pc @[EXU.scala 114:15]
    mou.io.cfIn.instr <= io.in.bits_wky.cf.instr @[EXU.scala 114:15]
    mou.io.out.ready <= UInt<1>("h1") @[EXU.scala 115:20]
    io.out.bits_wky.decode.data.imm is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.data.src2 is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.data.src1 is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.isBlocked is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.noSpecExec is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.isSrc2Forward is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.isSrc1Forward is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.isNutCoreTrap is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.rfDest is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.rfWen is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.rfSrc2 is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.rfSrc1 is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.fuOpType is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.fuType is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.src2Type is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.ctrl.src1Type is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.isBranch is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.runahead_checkpoint_id is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.crossPageIPFFix is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.isRVC is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.brIdx is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[0] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[1] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[2] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[3] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[4] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[5] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[6] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[7] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[8] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[9] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[10] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.intrVec[11] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[0] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[1] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[2] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[3] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[4] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[5] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[6] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[7] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[8] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[9] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[10] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[11] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[12] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[13] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[14] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.exceptionVec[15] is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.redirect.valid is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.redirect.rtype is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.redirect.target is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.pnpc is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.pc is invalid @[EXU.scala 117:22]
    io.out.bits_wky.decode.cf.instr is invalid @[EXU.scala 117:22]
    node _io_out_bits_decode_ctrl_rfWen_T = eq(lsuTlbPF, UInt<1>("h0")) @[EXU.scala 119:28]
    node _io_out_bits_decode_ctrl_rfWen_T_1 = eq(lsu.io.loadAddrMisaligned, UInt<1>("h0")) @[EXU.scala 119:41]
    node _io_out_bits_decode_ctrl_rfWen_T_2 = and(_io_out_bits_decode_ctrl_rfWen_T, _io_out_bits_decode_ctrl_rfWen_T_1) @[EXU.scala 119:38]
    node _io_out_bits_decode_ctrl_rfWen_T_3 = eq(lsu.io.storeAddrMisaligned, UInt<1>("h0")) @[EXU.scala 119:71]
    node _io_out_bits_decode_ctrl_rfWen_T_4 = and(_io_out_bits_decode_ctrl_rfWen_T_2, _io_out_bits_decode_ctrl_rfWen_T_3) @[EXU.scala 119:68]
    node _io_out_bits_decode_ctrl_rfWen_T_5 = eq(fuValids[UInt<1>("h1")], UInt<1>("h0")) @[EXU.scala 119:102]
    node _io_out_bits_decode_ctrl_rfWen_T_6 = or(_io_out_bits_decode_ctrl_rfWen_T_4, _io_out_bits_decode_ctrl_rfWen_T_5) @[EXU.scala 119:99]
    node _io_out_bits_decode_ctrl_rfWen_T_7 = and(io.in.bits_wky.ctrl.rfWen, _io_out_bits_decode_ctrl_rfWen_T_6) @[EXU.scala 119:24]
    node _io_out_bits_decode_ctrl_rfWen_T_8 = and(csr.io.wenFix, fuValids[UInt<2>("h3")]) @[EXU.scala 119:144]
    node _io_out_bits_decode_ctrl_rfWen_T_9 = eq(_io_out_bits_decode_ctrl_rfWen_T_8, UInt<1>("h0")) @[EXU.scala 119:128]
    node _io_out_bits_decode_ctrl_rfWen_T_10 = and(_io_out_bits_decode_ctrl_rfWen_T_7, _io_out_bits_decode_ctrl_rfWen_T_9) @[EXU.scala 119:125]
    io.out.bits_wky.decode.ctrl.rfWen <= _io_out_bits_decode_ctrl_rfWen_T_10 @[EXU.scala 119:13]
    io.out.bits_wky.decode.ctrl.rfDest <= io.in.bits_wky.ctrl.rfDest @[EXU.scala 120:14]
    io.out.bits_wky.decode.ctrl.fuType <= io.in.bits_wky.ctrl.fuType @[EXU.scala 121:14]
    io.out.bits_wky.decode.ctrl.rfSrc1 <= io.in.bits_wky.ctrl.rfSrc1 @[EXU.scala 122:14]
    io.out.bits_wky.decode.ctrl.rfSrc2 <= io.in.bits_wky.ctrl.rfSrc2 @[EXU.scala 123:14]
    node _io_out_bits_decode_data_src1_T = eq(io.in.bits_wky.ctrl.rfSrc1, UInt<1>("h0")) @[EXU.scala 125:62]
    node _io_out_bits_decode_data_src1_T_1 = mux(_io_out_bits_decode_data_src1_T, UInt<1>("h0"), src1) @[EXU.scala 125:38]
    io.out.bits_wky.decode.data.src1 <= _io_out_bits_decode_data_src1_T_1 @[EXU.scala 125:32]
    node _io_out_bits_decode_data_src2_T = eq(io.in.bits_wky.ctrl.rfSrc2, UInt<1>("h0")) @[EXU.scala 126:62]
    node _io_out_bits_decode_data_src2_T_1 = mux(_io_out_bits_decode_data_src2_T, UInt<1>("h0"), src2) @[EXU.scala 126:38]
    io.out.bits_wky.decode.data.src2 <= _io_out_bits_decode_data_src2_T_1 @[EXU.scala 126:32]
    io.out.bits_wky.decode.cf.pc <= io.in.bits_wky.cf.pc @[EXU.scala 127:28]
    io.out.bits_wky.decode.cf.instr <= io.in.bits_wky.cf.instr @[EXU.scala 128:31]
    io.out.bits_wky.decode.cf.runahead_checkpoint_id <= io.in.bits_wky.cf.runahead_checkpoint_id @[EXU.scala 129:48]
    io.out.bits_wky.decode.cf.isBranch <= io.in.bits_wky.cf.isBranch @[EXU.scala 130:34]
    when mou.io.redirect.valid : @[EXU.scala 131:32]
    {
      io.out.bits_wky.decode.cf.redirect <= mou.io.redirect @[EXU.scala 132:36]
    }
    else :
    {
      when csr.io.redirect.valid : @[EXU.scala 133:37]
      {
        io.out.bits_wky.decode.cf.redirect <= csr.io.redirect @[EXU.scala 134:36]
      }
      else :
      {
        io.out.bits_wky.decode.cf.redirect <= alu.io.redirect @[EXU.scala 136:36]
    }
    }
    node _T_1 = or(mou.io.redirect.valid, csr.io.redirect.valid) @[EXU.scala 139:31]
    node _T_2 = or(_T_1, alu.io.redirect.valid) @[EXU.scala 139:56]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_3 = and(_T_2, enableDisplay) @[Debug.scala 55:16]
    when _T_3 : @[Debug.scala 55:31]
    {
      node _T_4 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_5 = eq(_T_4, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_5 : @[Debug.scala 56:24]
      {
      }
      node _T_6 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_7 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_8 = or(mou.io.redirect.valid, csr.io.redirect.valid) @[EXU.scala 140:31]
    node _T_9 = or(_T_8, alu.io.redirect.valid) @[EXU.scala 140:56]
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_10 = and(_T_9, enableDisplay_1) @[Debug.scala 55:16]
    when _T_10 : @[Debug.scala 55:31]
    {
      node _T_11 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_12 = eq(_T_11, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_12 : @[Debug.scala 56:24]
      {
      }
      node _T_13 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_14 = eq(_T_13, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_14 : @[Debug.scala 57:13]
      {
    }
    }
    node _io_out_valid_T = eq(UInt<1>("h1"), io.in.bits_wky.ctrl.fuType) @[Mux.scala 81:61]
    node _io_out_valid_T_1 = mux(_io_out_valid_T, lsu.io.out.valid, UInt<1>("h1")) @[Mux.scala 81:58]
    node _io_out_valid_T_2 = eq(UInt<2>("h2"), io.in.bits_wky.ctrl.fuType) @[Mux.scala 81:61]
    node _io_out_valid_T_3 = mux(_io_out_valid_T_2, mdu.io.out.valid, _io_out_valid_T_1) @[Mux.scala 81:58]
    node _io_out_valid_T_4 = and(io.in.valid, _io_out_valid_T_3) @[EXU.scala 143:31]
    io.out.valid <= _io_out_valid_T_4 @[EXU.scala 143:16]
    io.out.bits_wky.commits[UInt<1>("h0")] <= alu.io.out.bits_wky @[EXU.scala 148:35]
    io.out.bits_wky.commits[UInt<1>("h1")] <= lsu.io.out.bits_wky @[EXU.scala 149:35]
    io.out.bits_wky.commits[UInt<2>("h3")] <= csr.io.out.bits_wky @[EXU.scala 150:35]
    io.out.bits_wky.commits[UInt<2>("h2")] <= mdu.io.out.bits_wky @[EXU.scala 151:35]
    io.out.bits_wky.commits[UInt<3>("h4")] <= UInt<1>("h0") @[EXU.scala 152:35]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>("h0")) @[EXU.scala 154:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[EXU.scala 154:31]
    io.in.ready <= _io_in_ready_T_2 @[EXU.scala 154:15]
    io.forward.valid <= io.in.valid @[EXU.scala 156:20]
    io.forward.wb.rfWen <= io.in.bits_wky.ctrl.rfWen @[EXU.scala 157:23]
    io.forward.wb.rfDest <= io.in.bits_wky.ctrl.rfDest @[EXU.scala 158:24]
    node _io_forward_wb_rfData_T = and(alu.io.out.ready, alu.io.out.valid) @[Decoupled.scala 51:35]
    node _io_forward_wb_rfData_T_1 = mux(_io_forward_wb_rfData_T, alu.io.out.bits_wky, lsu.io.out.bits_wky) @[EXU.scala 159:30]
    io.forward.wb.rfData <= _io_forward_wb_rfData_T_1 @[EXU.scala 159:24]
    io.forward.fuType <= io.in.bits_wky.ctrl.fuType @[EXU.scala 160:21]
    node isBru = bits(io.in.bits_wky.ctrl.fuOpType, 4, 4) @[ALU.scala 62:31]
    node _T_15 = and(alu.io.out.ready, alu.io.out.valid) @[Decoupled.scala 51:35]
    node _T_16 = eq(isBru, UInt<1>("h0")) @[EXU.scala 163:44]
    node _T_17 = and(_T_15, _T_16) @[EXU.scala 163:41]
    node _T_18 = and(alu.io.out.ready, alu.io.out.valid) @[Decoupled.scala 51:35]
    node _T_19 = and(_T_18, isBru) @[EXU.scala 164:41]
    node _T_20 = and(lsu.io.out.ready, lsu.io.out.valid) @[Decoupled.scala 51:35]
    node _T_21 = and(mdu.io.out.ready, mdu.io.out.valid) @[Decoupled.scala 51:35]
    node _T_22 = and(csr.io.out.ready, csr.io.out.valid) @[Decoupled.scala 51:35]

  module RiscvTrans :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip inst_wky : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<32>, mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}}, flip now : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>}}

    wire now : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[RiscvCore.scala 17:18]
    wire next : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[RiscvCore.scala 18:18]
    wire iFetchpc : UInt<32> @[RiscvCore.scala 20:22]
    wire mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[RiscvCore.scala 21:22]
    wire inst_wky: UInt<32> @[RiscvCore.scala 23:25]
    wire global_data : { setpc : UInt<1>} @[RiscvCore.scala 24:25]
    wire event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[RiscvCore.scala 25:25]
    wire raiseExceptionIntr : UInt<1> @[ExceptionSupport.scala 118:36]
    raiseExceptionIntr <= UInt<1>("h0") @[ExceptionSupport.scala 118:36]
    wire illegalInstruction : UInt<1> @[ExceptionSupport.scala 119:36]
    illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 119:36]
    wire _exceptionVec_WIRE : UInt<1>[16] @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[0] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[1] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[2] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[3] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[4] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[5] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[6] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[7] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[8] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[9] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[10] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[11] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[12] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[13] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[14] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[15] <= UInt<1>("h0") @[ExceptionSupport.scala 122:38]
    wire exceptionVec : UInt<1>[16] @[ExceptionSupport.scala 122:30]
    exceptionVec <= _exceptionVec_WIRE @[ExceptionSupport.scala 122:30]
    node _exceptionNO_T = mux(exceptionVec[5], UInt<5>("h5"), UInt<5>("h0")) @[Mux.scala 101:16]
    node _exceptionNO_T_1 = mux(exceptionVec[7], UInt<5>("h7"), _exceptionNO_T) @[Mux.scala 101:16]
    node _exceptionNO_T_2 = mux(exceptionVec[13], UInt<5>("hd"), _exceptionNO_T_1) @[Mux.scala 101:16]
    node _exceptionNO_T_3 = mux(exceptionVec[15], UInt<5>("hf"), _exceptionNO_T_2) @[Mux.scala 101:16]
    node _exceptionNO_T_4 = mux(exceptionVec[4], UInt<5>("h4"), _exceptionNO_T_3) @[Mux.scala 101:16]
    node _exceptionNO_T_5 = mux(exceptionVec[6], UInt<5>("h6"), _exceptionNO_T_4) @[Mux.scala 101:16]
    node _exceptionNO_T_6 = mux(exceptionVec[8], UInt<5>("h8"), _exceptionNO_T_5) @[Mux.scala 101:16]
    node _exceptionNO_T_7 = mux(exceptionVec[9], UInt<5>("h9"), _exceptionNO_T_6) @[Mux.scala 101:16]
    node _exceptionNO_T_8 = mux(exceptionVec[11], UInt<5>("hb"), _exceptionNO_T_7) @[Mux.scala 101:16]
    node _exceptionNO_T_9 = mux(exceptionVec[0], UInt<5>("h0"), _exceptionNO_T_8) @[Mux.scala 101:16]
    node _exceptionNO_T_10 = mux(exceptionVec[2], UInt<5>("h2"), _exceptionNO_T_9) @[Mux.scala 101:16]
    node _exceptionNO_T_11 = mux(exceptionVec[1], UInt<5>("h1"), _exceptionNO_T_10) @[Mux.scala 101:16]
    node _exceptionNO_T_12 = mux(exceptionVec[12], UInt<5>("hc"), _exceptionNO_T_11) @[Mux.scala 101:16]
    node exceptionNO = mux(exceptionVec[3], UInt<5>("h3"), _exceptionNO_T_12) @[Mux.scala 101:16]
    wire opcode : UInt<7> @[CommonDecode.scala 16:24]
    opcode <= UInt<7>("h0") @[CommonDecode.scala 16:24]
    wire rd : UInt<5> @[CommonDecode.scala 17:24]
    rd <= UInt<5>("h0") @[CommonDecode.scala 17:24]
    wire funct3 : UInt<3> @[CommonDecode.scala 18:24]
    funct3 <= UInt<3>("h0") @[CommonDecode.scala 18:24]
    wire rs1 : UInt<5> @[CommonDecode.scala 19:24]
    rs1 <= UInt<5>("h0") @[CommonDecode.scala 19:24]
    wire rs2 : UInt<5> @[CommonDecode.scala 20:24]
    rs2 <= UInt<5>("h0") @[CommonDecode.scala 20:24]
    wire funct7 : UInt<7> @[CommonDecode.scala 21:24]
    funct7 <= UInt<7>("h0") @[CommonDecode.scala 21:24]
    wire imm : UInt<32> @[CommonDecode.scala 22:24]
    imm <= UInt<32>("h0") @[CommonDecode.scala 22:24]
    wire imm_11_0 : UInt<12> @[CommonDecode.scala 38:27]
    imm_11_0 <= UInt<12>("h0") @[CommonDecode.scala 38:27]
    wire imm_11_5 : UInt<7> @[CommonDecode.scala 39:27]
    imm_11_5 <= UInt<7>("h0") @[CommonDecode.scala 39:27]
    wire imm_4_0 : UInt<5> @[CommonDecode.scala 39:62]
    imm_4_0 <= UInt<5>("h0") @[CommonDecode.scala 39:62]
    wire imm_12 : UInt<1> @[CommonDecode.scala 40:27]
    imm_12 <= UInt<1>("h0") @[CommonDecode.scala 40:27]
    wire imm_10_5 : UInt<6> @[CommonDecode.scala 40:62]
    imm_10_5 <= UInt<6>("h0") @[CommonDecode.scala 40:62]
    wire imm_4_1 : UInt<4> @[CommonDecode.scala 40:99]
    imm_4_1 <= UInt<4>("h0") @[CommonDecode.scala 40:99]
    wire imm_11 : UInt<1> @[CommonDecode.scala 40:132]
    imm_11 <= UInt<1>("h0") @[CommonDecode.scala 40:132]
    wire imm_31_12 : UInt<20> @[CommonDecode.scala 41:27]
    imm_31_12 <= UInt<20>("h0") @[CommonDecode.scala 41:27]
    wire imm_20 : UInt<1> @[CommonDecode.scala 42:27]
    imm_20 <= UInt<1>("h0") @[CommonDecode.scala 42:27]
    wire imm_10_1 : UInt<10> @[CommonDecode.scala 42:62]
    imm_10_1 <= UInt<10>("h0") @[CommonDecode.scala 42:62]
    wire imm_19_12 : UInt<8> @[CommonDecode.scala 42:99]
    imm_19_12 <= UInt<8>("h0") @[CommonDecode.scala 42:99]
    wire funct2 : UInt<2> @[CExtension.scala 94:24]
    funct2 <= UInt<2>("h0") @[CExtension.scala 94:24]
    wire funct4 : UInt<4> @[CExtension.scala 95:24]
    funct4 <= UInt<4>("h0") @[CExtension.scala 95:24]
    wire funct6 : UInt<6> @[CExtension.scala 96:24]
    funct6 <= UInt<6>("h0") @[CExtension.scala 96:24]
    wire op : UInt<2> @[CExtension.scala 97:24]
    op <= UInt<2>("h0") @[CExtension.scala 97:24]
    wire rdP : UInt<3> @[CExtension.scala 98:24]
    rdP <= UInt<3>("h0") @[CExtension.scala 98:24]
    wire rs1P : UInt<3> @[CExtension.scala 99:24]
    rs1P <= UInt<3>("h0") @[CExtension.scala 99:24]
    wire rs2P : UInt<3> @[CExtension.scala 100:24]
    rs2P <= UInt<3>("h0") @[CExtension.scala 100:24]
    wire ph1 : UInt<1> @[CExtension.scala 103:22]
    ph1 <= UInt<1>("h0") @[CExtension.scala 103:22]
    wire ph5 : UInt<5> @[CExtension.scala 103:52]
    ph5 <= UInt<5>("h0") @[CExtension.scala 103:52]
    wire ph6 : UInt<6> @[CExtension.scala 104:22]
    ph6 <= UInt<6>("h0") @[CExtension.scala 104:22]
    wire ph8 : UInt<8> @[CExtension.scala 105:22]
    ph8 <= UInt<8>("h0") @[CExtension.scala 105:22]
    wire ph3 : UInt<3> @[CExtension.scala 106:22]
    ph3 <= UInt<3>("h0") @[CExtension.scala 106:22]
    wire ph2 : UInt<2> @[CExtension.scala 106:52]
    ph2 <= UInt<2>("h0") @[CExtension.scala 106:52]
    wire ph11 : UInt<11> @[CExtension.scala 107:22]
    ph11 <= UInt<11>("h0") @[CExtension.scala 107:22]
    wire csrAddr : UInt<12> @[ZicsrExtension.scala 53:25]
    csrAddr <= UInt<12>("h0") @[ZicsrExtension.scala 53:25]
    wire retTarget : UInt<32> @[CSRSupport.scala 17:23]
    retTarget is invalid @[CSRSupport.scala 18:13]
    now <= io.now @[RiscvCore.scala 103:7]
    next <= now @[RiscvCore.scala 105:21]
    inst_wky <= UInt<1>("h0") @[RiscvCore.scala 106:21]
    global_data.setpc <= UInt<1>("h0") @[RiscvCore.scala 107:21]
    wire _event_WIRE : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[RiscvCore.scala 108:36]
    _event_WIRE.exceptionInst <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.exceptionPC <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.cause <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.intrNO <= UInt<32>("h0") @[RiscvCore.scala 108:36]
    _event_WIRE.valid <= UInt<1>("h0") @[RiscvCore.scala 108:36]
    event <= _event_WIRE @[RiscvCore.scala 108:21]
    iFetchpc <= now.pc @[RiscvCore.scala 109:21]
    wire _mem_WIRE : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[RiscvCore.scala 113:22]
    _mem_WIRE.write.data <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.write.memWidth <= UInt<6>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.write.addr <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.write.valid <= UInt<1>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.data <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.memWidth <= UInt<6>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.addr <= UInt<32>("h0") @[RiscvCore.scala 113:22]
    _mem_WIRE.read.valid <= UInt<1>("h0") @[RiscvCore.scala 113:22]
    mem.write <= _mem_WIRE.write @[RiscvCore.scala 113:7]
    mem.read.data <= _mem_WIRE.read.data @[RiscvCore.scala 113:7]
    mem.read.memWidth <= _mem_WIRE.read.memWidth @[RiscvCore.scala 113:7]
    mem.read.addr <= _mem_WIRE.read.addr @[RiscvCore.scala 113:7]
    mem.read.valid <= _mem_WIRE.read.valid @[RiscvCore.scala 113:7]
    when io.valid : @[RiscvCore.scala 116:18]
    {
      node _next_csr_cycle_T = add(now.csr.cycle, UInt<1>("h1")) @[RiscvCore.scala 119:37]
      node _next_csr_cycle_T_1 = tail(_next_csr_cycle_T, 1) @[RiscvCore.scala 119:37]
      next.csr.cycle <= _next_csr_cycle_T_1 @[RiscvCore.scala 119:20]
      illegalInstruction <= UInt<1>("h1") @[ExceptionSupport.scala 125:24]
      inst_wky <= io.inst_wky @[RiscvCore.scala 121:10]
      iFetchpc <= now.pc @[RiscvCore.scala 122:14]
      node _T = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_1 = eq(UInt<5>("h13"), _T) @[RVInsts.scala 12:39]
      when _T_1 : @[IBase.scala 151:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T @[BitTool.scala 31:14]
        node _T_2 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T = bits(_T_2, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T @[BitTool.scala 31:14]
        node _T_3 = bits(_T_2, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T = bits(_T_3, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T @[BitTool.scala 31:14]
        node _T_4 = bits(_T_3, 11, 0) @[BitTool.scala 32:33]
        node _rd_T = bits(_T_4, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T @[BitTool.scala 31:14]
        node _T_5 = bits(_T_4, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_5 @[BitTool.scala 35:16]
        node imm_signBit = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T = bits(imm_signBit, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_1 = mux(_imm_T, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_2 = cat(_imm_T_1, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_2 @[CommonDecode.scala 48:127]
        node _next_reg_T = add(now.reg_wky[rs1], imm) @[IBase.scala 151:63]
        node _next_reg_T_1 = tail(_next_reg_T, 1) @[IBase.scala 151:63]
        next.reg_wky[rd] <= _next_reg_T_1 @[IBase.scala 151:47]
      }
      node _T_6 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_7 = eq(UInt<14>("h2013"), _T_6) @[RVInsts.scala 12:39]
      when _T_7 : @[IBase.scala 152:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_1 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_1 @[BitTool.scala 31:14]
        node _T_8 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_1 = bits(_T_8, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_1 @[BitTool.scala 31:14]
        node _T_9 = bits(_T_8, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_1 = bits(_T_9, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_1 @[BitTool.scala 31:14]
        node _T_10 = bits(_T_9, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_1 = bits(_T_10, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_1 @[BitTool.scala 31:14]
        node _T_11 = bits(_T_10, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_11 @[BitTool.scala 35:16]
        node imm_signBit_1 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_3 = bits(imm_signBit_1, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_4 = mux(_imm_T_3, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_5 = cat(_imm_T_4, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_5 @[CommonDecode.scala 48:127]
        node _next_reg_T_2 = asSInt(now.reg_wky[rs1]) @[IBase.scala 152:67]
        node _next_reg_T_3 = asSInt(imm) @[IBase.scala 152:80]
        node _next_reg_T_4 = lt(_next_reg_T_2, _next_reg_T_3) @[IBase.scala 152:74]
        node _next_reg_T_5 = mux(_next_reg_T_4, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 152:53]
        next.reg_wky[rd] <= _next_reg_T_5 @[IBase.scala 152:47]
      }
      node _T_12 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_13 = eq(UInt<14>("h3013"), _T_12) @[RVInsts.scala 12:39]
      when _T_13 : @[IBase.scala 153:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_2 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_2 @[BitTool.scala 31:14]
        node _T_14 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_2 = bits(_T_14, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_2 @[BitTool.scala 31:14]
        node _T_15 = bits(_T_14, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_2 = bits(_T_15, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_2 @[BitTool.scala 31:14]
        node _T_16 = bits(_T_15, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_2 = bits(_T_16, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_2 @[BitTool.scala 31:14]
        node _T_17 = bits(_T_16, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_17 @[BitTool.scala 35:16]
        node imm_signBit_2 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_6 = bits(imm_signBit_2, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_7 = mux(_imm_T_6, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_8 = cat(_imm_T_7, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_8 @[CommonDecode.scala 48:127]
        node _next_reg_T_6 = lt(now.reg_wky[rs1], imm) @[IBase.scala 153:67]
        node _next_reg_T_7 = mux(_next_reg_T_6, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 153:53]
        next.reg_wky[rd] <= _next_reg_T_7 @[IBase.scala 153:47]
      }
      node _T_18 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_19 = eq(UInt<15>("h7013"), _T_18) @[RVInsts.scala 12:39]
      when _T_19 : @[IBase.scala 155:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_3 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_3 @[BitTool.scala 31:14]
        node _T_20 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_3 = bits(_T_20, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_3 @[BitTool.scala 31:14]
        node _T_21 = bits(_T_20, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_3 = bits(_T_21, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_3 @[BitTool.scala 31:14]
        node _T_22 = bits(_T_21, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_3 = bits(_T_22, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_3 @[BitTool.scala 31:14]
        node _T_23 = bits(_T_22, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_23 @[BitTool.scala 35:16]
        node imm_signBit_3 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_9 = bits(imm_signBit_3, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_10 = mux(_imm_T_9, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_11 = cat(_imm_T_10, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_11 @[CommonDecode.scala 48:127]
        node _next_reg_T_8 = and(now.reg_wky[rs1], imm) @[IBase.scala 155:62]
        next.reg_wky[rd] <= _next_reg_T_8 @[IBase.scala 155:46]
      }
      node _T_24 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_25 = eq(UInt<15>("h6013"), _T_24) @[RVInsts.scala 12:39]
      when _T_25 : @[IBase.scala 156:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_4 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_4 @[BitTool.scala 31:14]
        node _T_26 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_4 = bits(_T_26, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_4 @[BitTool.scala 31:14]
        node _T_27 = bits(_T_26, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_4 = bits(_T_27, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_4 @[BitTool.scala 31:14]
        node _T_28 = bits(_T_27, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_4 = bits(_T_28, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_4 @[BitTool.scala 31:14]
        node _T_29 = bits(_T_28, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_29 @[BitTool.scala 35:16]
        node imm_signBit_4 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_12 = bits(imm_signBit_4, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_13 = mux(_imm_T_12, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_14 = cat(_imm_T_13, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_14 @[CommonDecode.scala 48:127]
        node _next_reg_T_9 = or(now.reg_wky[rs1], imm) @[IBase.scala 156:62]
        next.reg_wky[rd] <= _next_reg_T_9 @[IBase.scala 156:46]
      }
      node _T_30 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_31 = eq(UInt<15>("h4013"), _T_30) @[RVInsts.scala 12:39]
      when _T_31 : @[IBase.scala 157:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_5 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_5 @[BitTool.scala 31:14]
        node _T_32 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_5 = bits(_T_32, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_5 @[BitTool.scala 31:14]
        node _T_33 = bits(_T_32, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_5 = bits(_T_33, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_5 @[BitTool.scala 31:14]
        node _T_34 = bits(_T_33, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_5 = bits(_T_34, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_5 @[BitTool.scala 31:14]
        node _T_35 = bits(_T_34, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_35 @[BitTool.scala 35:16]
        node imm_signBit_5 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_15 = bits(imm_signBit_5, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_16 = mux(_imm_T_15, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_17 = cat(_imm_T_16, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_17 @[CommonDecode.scala 48:127]
        node _next_reg_T_10 = xor(now.reg_wky[rs1], imm) @[IBase.scala 157:62]
        next.reg_wky[rd] <= _next_reg_T_10 @[IBase.scala 157:46]
      }
      node _T_36 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
      node _T_37 = eq(UInt<13>("h1013"), _T_36) @[RVInsts.scala 29:12]
      when _T_37 : @[IBase.scala 159:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_6 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_6 @[BitTool.scala 31:14]
        node _T_38 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_6 = bits(_T_38, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_6 @[BitTool.scala 31:14]
        node _T_39 = bits(_T_38, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_6 = bits(_T_39, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_6 @[BitTool.scala 31:14]
        node _T_40 = bits(_T_39, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_6 = bits(_T_40, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_6 @[BitTool.scala 31:14]
        node _T_41 = bits(_T_40, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_41 @[BitTool.scala 35:16]
        node imm_signBit_6 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_18 = bits(imm_signBit_6, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_19 = mux(_imm_T_18, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_20 = cat(_imm_T_19, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_20 @[CommonDecode.scala 48:127]
        node _next_reg_T_11 = bits(imm, 4, 0) @[IBase.scala 159:68]
        node _next_reg_T_12 = dshl(now.reg_wky[rs1], _next_reg_T_11) @[IBase.scala 159:62]
        next.reg_wky[rd] <= _next_reg_T_12 @[IBase.scala 159:46]
      }
      node _T_42 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
      node _T_43 = eq(UInt<15>("h5013"), _T_42) @[RVInsts.scala 29:12]
      when _T_43 : @[IBase.scala 160:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_7 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_7 @[BitTool.scala 31:14]
        node _T_44 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_7 = bits(_T_44, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_7 @[BitTool.scala 31:14]
        node _T_45 = bits(_T_44, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_7 = bits(_T_45, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_7 @[BitTool.scala 31:14]
        node _T_46 = bits(_T_45, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_7 = bits(_T_46, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_7 @[BitTool.scala 31:14]
        node _T_47 = bits(_T_46, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_47 @[BitTool.scala 35:16]
        node imm_signBit_7 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_21 = bits(imm_signBit_7, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_22 = mux(_imm_T_21, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_23 = cat(_imm_T_22, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_23 @[CommonDecode.scala 48:127]
        node _next_reg_T_13 = bits(imm, 4, 0) @[IBase.scala 160:68]
        node _next_reg_T_14 = dshr(now.reg_wky[rs1], _next_reg_T_13) @[IBase.scala 160:62]
        next.reg_wky[rd] <= _next_reg_T_14 @[IBase.scala 160:46]
      }
      node _T_48 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
      node _T_49 = eq(UInt<31>("h40005013"), _T_48) @[RVInsts.scala 29:12]
      when _T_49 : @[IBase.scala 161:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_8 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_8 @[BitTool.scala 31:14]
        node _T_50 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_8 = bits(_T_50, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_8 @[BitTool.scala 31:14]
        node _T_51 = bits(_T_50, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_8 = bits(_T_51, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_8 @[BitTool.scala 31:14]
        node _T_52 = bits(_T_51, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_8 = bits(_T_52, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_8 @[BitTool.scala 31:14]
        node _T_53 = bits(_T_52, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_53 @[BitTool.scala 35:16]
        node imm_signBit_8 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_24 = bits(imm_signBit_8, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_25 = mux(_imm_T_24, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_26 = cat(_imm_T_25, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_26 @[CommonDecode.scala 48:127]
        node _next_reg_T_15 = asSInt(now.reg_wky[rs1]) @[IBase.scala 161:63]
        node _next_reg_T_16 = bits(imm, 4, 0) @[IBase.scala 161:76]
        node _next_reg_T_17 = dshr(_next_reg_T_15, _next_reg_T_16) @[IBase.scala 161:70]
        node _next_reg_T_18 = asUInt(_next_reg_T_17) @[IBase.scala 161:84]
        next.reg_wky[rd] <= _next_reg_T_18 @[IBase.scala 161:46]
      }
      node _T_54 = and(inst_wky, UInt<7>("h7f")) @[RVInsts.scala 12:39]
      node _T_55 = eq(UInt<6>("h37"), _T_54) @[RVInsts.scala 12:39]
      when _T_55 : @[IBase.scala 163:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_31_12_T = bits(inst_wky, 31, 12) @[BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T @[BitTool.scala 31:14]
        node _T_56 = bits(inst_wky, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_9 = bits(_T_56, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_9 @[BitTool.scala 31:14]
        node _T_57 = bits(_T_56, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_57 @[BitTool.scala 35:16]
        node _imm_T_27 = cat(imm_31_12, UInt<12>("h0")) @[Cat.scala 33:92]
        node imm_signBit_9 = bits(_imm_T_27, 31, 31) @[BitTool.scala 9:20]
        node _imm_T_28 = bits(_imm_T_27, 31, 0) @[BitTool.scala 11:8]
        imm <= _imm_T_28 @[CommonDecode.scala 51:127]
        next.reg_wky[rd] <= imm @[IBase.scala 163:45]
      }
      node _T_58 = and(inst_wky, UInt<7>("h7f")) @[RVInsts.scala 12:39]
      node _T_59 = eq(UInt<5>("h17"), _T_58) @[RVInsts.scala 12:39]
      when _T_59 : @[IBase.scala 165:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_31_12_T_1 = bits(inst_wky, 31, 12) @[BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T_1 @[BitTool.scala 31:14]
        node _T_60 = bits(inst_wky, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_10 = bits(_T_60, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_10 @[BitTool.scala 31:14]
        node _T_61 = bits(_T_60, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_61 @[BitTool.scala 35:16]
        node _imm_T_29 = cat(imm_31_12, UInt<12>("h0")) @[Cat.scala 33:92]
        node imm_signBit_10 = bits(_imm_T_29, 31, 31) @[BitTool.scala 9:20]
        node _imm_T_30 = bits(_imm_T_29, 31, 0) @[BitTool.scala 11:8]
        imm <= _imm_T_30 @[CommonDecode.scala 51:127]
        node _next_reg_T_19 = add(now.pc, imm) @[IBase.scala 165:57]
        node _next_reg_T_20 = tail(_next_reg_T_19, 1) @[IBase.scala 165:57]
        next.reg_wky[rd] <= _next_reg_T_20 @[IBase.scala 165:47]
      }
      node _T_62 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_63 = eq(UInt<6>("h33"), _T_62) @[RVInsts.scala 12:39]
      when _T_63 : @[IBase.scala 168:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T @[BitTool.scala 31:14]
        node _T_64 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T = bits(_T_64, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T @[BitTool.scala 31:14]
        node _T_65 = bits(_T_64, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_9 = bits(_T_65, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_9 @[BitTool.scala 31:14]
        node _T_66 = bits(_T_65, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_9 = bits(_T_66, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_9 @[BitTool.scala 31:14]
        node _T_67 = bits(_T_66, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_11 = bits(_T_67, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_11 @[BitTool.scala 31:14]
        node _T_68 = bits(_T_67, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_68 @[BitTool.scala 35:16]
        node _next_reg_T_21 = add(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 168:62]
        node _next_reg_T_22 = tail(_next_reg_T_21, 1) @[IBase.scala 168:62]
        next.reg_wky[rd] <= _next_reg_T_22 @[IBase.scala 168:46]
      }
      node _T_69 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_70 = eq(UInt<14>("h2033"), _T_69) @[RVInsts.scala 12:39]
      when _T_70 : @[IBase.scala 169:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_1 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_1 @[BitTool.scala 31:14]
        node _T_71 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_1 = bits(_T_71, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_1 @[BitTool.scala 31:14]
        node _T_72 = bits(_T_71, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_10 = bits(_T_72, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_10 @[BitTool.scala 31:14]
        node _T_73 = bits(_T_72, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_10 = bits(_T_73, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_10 @[BitTool.scala 31:14]
        node _T_74 = bits(_T_73, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_12 = bits(_T_74, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_12 @[BitTool.scala 31:14]
        node _T_75 = bits(_T_74, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_75 @[BitTool.scala 35:16]
        node _next_reg_T_23 = asSInt(now.reg_wky[rs1]) @[IBase.scala 169:66]
        node _next_reg_T_24 = asSInt(now.reg_wky[rs2]) @[IBase.scala 169:88]
        node _next_reg_T_25 = lt(_next_reg_T_23, _next_reg_T_24) @[IBase.scala 169:73]
        node _next_reg_T_26 = mux(_next_reg_T_25, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 169:52]
        next.reg_wky[rd] <= _next_reg_T_26 @[IBase.scala 169:46]
      }
      node _T_76 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_77 = eq(UInt<14>("h3033"), _T_76) @[RVInsts.scala 12:39]
      when _T_77 : @[IBase.scala 170:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_2 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_2 @[BitTool.scala 31:14]
        node _T_78 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_2 = bits(_T_78, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_2 @[BitTool.scala 31:14]
        node _T_79 = bits(_T_78, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_11 = bits(_T_79, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_11 @[BitTool.scala 31:14]
        node _T_80 = bits(_T_79, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_11 = bits(_T_80, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_11 @[BitTool.scala 31:14]
        node _T_81 = bits(_T_80, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_13 = bits(_T_81, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_13 @[BitTool.scala 31:14]
        node _T_82 = bits(_T_81, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_82 @[BitTool.scala 35:16]
        node _next_reg_T_27 = lt(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 170:66]
        node _next_reg_T_28 = mux(_next_reg_T_27, UInt<1>("h1"), UInt<1>("h0")) @[IBase.scala 170:52]
        next.reg_wky[rd] <= _next_reg_T_28 @[IBase.scala 170:46]
      }
      node _T_83 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_84 = eq(UInt<15>("h7033"), _T_83) @[RVInsts.scala 12:39]
      when _T_84 : @[IBase.scala 172:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_3 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_3 @[BitTool.scala 31:14]
        node _T_85 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_3 = bits(_T_85, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_3 @[BitTool.scala 31:14]
        node _T_86 = bits(_T_85, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_12 = bits(_T_86, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_12 @[BitTool.scala 31:14]
        node _T_87 = bits(_T_86, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_12 = bits(_T_87, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_12 @[BitTool.scala 31:14]
        node _T_88 = bits(_T_87, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_14 = bits(_T_88, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_14 @[BitTool.scala 31:14]
        node _T_89 = bits(_T_88, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_89 @[BitTool.scala 35:16]
        node _next_reg_T_29 = and(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 172:61]
        next.reg_wky[rd] <= _next_reg_T_29 @[IBase.scala 172:45]
      }
      node _T_90 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_91 = eq(UInt<15>("h6033"), _T_90) @[RVInsts.scala 12:39]
      when _T_91 : @[IBase.scala 173:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_4 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_4 @[BitTool.scala 31:14]
        node _T_92 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_4 = bits(_T_92, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_4 @[BitTool.scala 31:14]
        node _T_93 = bits(_T_92, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_13 = bits(_T_93, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_13 @[BitTool.scala 31:14]
        node _T_94 = bits(_T_93, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_13 = bits(_T_94, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_13 @[BitTool.scala 31:14]
        node _T_95 = bits(_T_94, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_15 = bits(_T_95, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_15 @[BitTool.scala 31:14]
        node _T_96 = bits(_T_95, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_96 @[BitTool.scala 35:16]
        node _next_reg_T_30 = or(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 173:61]
        next.reg_wky[rd] <= _next_reg_T_30 @[IBase.scala 173:45]
      }
      node _T_97 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_98 = eq(UInt<15>("h4033"), _T_97) @[RVInsts.scala 12:39]
      when _T_98 : @[IBase.scala 174:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_5 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_5 @[BitTool.scala 31:14]
        node _T_99 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_5 = bits(_T_99, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_5 @[BitTool.scala 31:14]
        node _T_100 = bits(_T_99, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_14 = bits(_T_100, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_14 @[BitTool.scala 31:14]
        node _T_101 = bits(_T_100, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_14 = bits(_T_101, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_14 @[BitTool.scala 31:14]
        node _T_102 = bits(_T_101, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_16 = bits(_T_102, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_16 @[BitTool.scala 31:14]
        node _T_103 = bits(_T_102, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_103 @[BitTool.scala 35:16]
        node _next_reg_T_31 = xor(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 174:61]
        next.reg_wky[rd] <= _next_reg_T_31 @[IBase.scala 174:45]
      }
      node _T_104 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_105 = eq(UInt<13>("h1033"), _T_104) @[RVInsts.scala 12:39]
      when _T_105 : @[IBase.scala 176:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_6 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_6 @[BitTool.scala 31:14]
        node _T_106 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_6 = bits(_T_106, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_6 @[BitTool.scala 31:14]
        node _T_107 = bits(_T_106, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_15 = bits(_T_107, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_15 @[BitTool.scala 31:14]
        node _T_108 = bits(_T_107, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_15 = bits(_T_108, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_15 @[BitTool.scala 31:14]
        node _T_109 = bits(_T_108, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_17 = bits(_T_109, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_17 @[BitTool.scala 31:14]
        node _T_110 = bits(_T_109, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_110 @[BitTool.scala 35:16]
        node _next_reg_T_32 = bits(now.reg_wky[rs2], 4, 0) @[IBase.scala 176:76]
        node _next_reg_T_33 = dshl(now.reg_wky[rs1], _next_reg_T_32) @[IBase.scala 176:61]
        next.reg_wky[rd] <= _next_reg_T_33 @[IBase.scala 176:45]
      }
      node _T_111 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_112 = eq(UInt<15>("h5033"), _T_111) @[RVInsts.scala 12:39]
      when _T_112 : @[IBase.scala 177:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_7 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_7 @[BitTool.scala 31:14]
        node _T_113 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_7 = bits(_T_113, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_7 @[BitTool.scala 31:14]
        node _T_114 = bits(_T_113, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_16 = bits(_T_114, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_16 @[BitTool.scala 31:14]
        node _T_115 = bits(_T_114, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_16 = bits(_T_115, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_16 @[BitTool.scala 31:14]
        node _T_116 = bits(_T_115, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_18 = bits(_T_116, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_18 @[BitTool.scala 31:14]
        node _T_117 = bits(_T_116, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_117 @[BitTool.scala 35:16]
        node _next_reg_T_34 = bits(now.reg_wky[rs2], 4, 0) @[IBase.scala 177:76]
        node _next_reg_T_35 = dshr(now.reg_wky[rs1], _next_reg_T_34) @[IBase.scala 177:61]
        next.reg_wky[rd] <= _next_reg_T_35 @[IBase.scala 177:45]
      }
      node _T_118 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_119 = eq(UInt<31>("h40000033"), _T_118) @[RVInsts.scala 12:39]
      when _T_119 : @[IBase.scala 179:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_8 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_8 @[BitTool.scala 31:14]
        node _T_120 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_8 = bits(_T_120, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_8 @[BitTool.scala 31:14]
        node _T_121 = bits(_T_120, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_17 = bits(_T_121, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_17 @[BitTool.scala 31:14]
        node _T_122 = bits(_T_121, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_17 = bits(_T_122, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_17 @[BitTool.scala 31:14]
        node _T_123 = bits(_T_122, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_19 = bits(_T_123, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_19 @[BitTool.scala 31:14]
        node _T_124 = bits(_T_123, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_124 @[BitTool.scala 35:16]
        node _next_reg_T_36 = sub(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 179:61]
        node _next_reg_T_37 = tail(_next_reg_T_36, 1) @[IBase.scala 179:61]
        next.reg_wky[rd] <= _next_reg_T_37 @[IBase.scala 179:45]
      }
      node _T_125 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_126 = eq(UInt<31>("h40005033"), _T_125) @[RVInsts.scala 12:39]
      when _T_126 : @[IBase.scala 180:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_9 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_9 @[BitTool.scala 31:14]
        node _T_127 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_9 = bits(_T_127, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_9 @[BitTool.scala 31:14]
        node _T_128 = bits(_T_127, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_18 = bits(_T_128, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_18 @[BitTool.scala 31:14]
        node _T_129 = bits(_T_128, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_18 = bits(_T_129, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_18 @[BitTool.scala 31:14]
        node _T_130 = bits(_T_129, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_20 = bits(_T_130, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_20 @[BitTool.scala 31:14]
        node _T_131 = bits(_T_130, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_131 @[BitTool.scala 35:16]
        node _next_reg_T_38 = asSInt(now.reg_wky[rs1]) @[IBase.scala 180:62]
        node _next_reg_T_39 = bits(now.reg_wky[rs2], 4, 0) @[IBase.scala 180:84]
        node _next_reg_T_40 = dshr(_next_reg_T_38, _next_reg_T_39) @[IBase.scala 180:69]
        node _next_reg_T_41 = asUInt(_next_reg_T_40) @[IBase.scala 180:92]
        next.reg_wky[rd] <= _next_reg_T_41 @[IBase.scala 180:45]
      }
      node _T_132 = and(inst_wky, UInt<7>("h7f")) @[RVInsts.scala 12:39]
      node _T_133 = eq(UInt<7>("h6f"), _T_132) @[RVInsts.scala 12:39]
      when _T_133 : @[IBase.scala 188:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_20_T = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_20 <= _imm_20_T @[BitTool.scala 31:14]
        node _T_134 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_1_T = bits(_T_134, 30, 21) @[BitTool.scala 31:23]
        imm_10_1 <= _imm_10_1_T @[BitTool.scala 31:14]
        node _T_135 = bits(_T_134, 20, 0) @[BitTool.scala 32:33]
        node _imm_11_T = bits(_T_135, 20, 20) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T @[BitTool.scala 31:14]
        node _T_136 = bits(_T_135, 19, 0) @[BitTool.scala 32:33]
        node _imm_19_12_T = bits(_T_136, 19, 12) @[BitTool.scala 31:23]
        imm_19_12 <= _imm_19_12_T @[BitTool.scala 31:14]
        node _T_137 = bits(_T_136, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_21 = bits(_T_137, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_21 @[BitTool.scala 31:14]
        node _T_138 = bits(_T_137, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_138 @[BitTool.scala 35:16]
        node imm_lo = cat(imm_10_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi = cat(imm_20, imm_19_12) @[Cat.scala 33:92]
        node imm_hi = cat(imm_hi_hi, imm_11) @[Cat.scala 33:92]
        node _imm_T_31 = cat(imm_hi, imm_lo) @[Cat.scala 33:92]
        node imm_signBit_11 = bits(_imm_T_31, 20, 20) @[BitTool.scala 9:20]
        node _imm_T_32 = bits(imm_signBit_11, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_33 = mux(_imm_T_32, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_34 = cat(_imm_T_33, _imm_T_31) @[Cat.scala 33:92]
        imm <= _imm_T_34 @[CommonDecode.scala 52:127]
        node _T_139 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
        node _T_140 = eq(UInt<1>("h1"), _T_139) @[Mux.scala 81:61]
        node _T_141 = mux(_T_140, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
        node _T_142 = add(now.pc, imm) @[IBase.scala 193:47]
        node _T_143 = tail(_T_142, 1) @[IBase.scala 193:47]
        node _T_144 = bits(_T_143, 0, 0) @[IBase.scala 126:25]
        node _T_145 = eq(_T_144, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_146 = bits(_T_143, 1, 0) @[IBase.scala 127:25]
        node _T_147 = eq(_T_146, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_148 = bits(_T_143, 2, 0) @[IBase.scala 128:25]
        node _T_149 = eq(_T_148, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_150 = eq(UInt<1>("h1"), _T_141) @[Mux.scala 81:61]
        node _T_151 = mux(_T_150, _T_145, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_152 = eq(UInt<2>("h2"), _T_141) @[Mux.scala 81:61]
        node _T_153 = mux(_T_152, _T_147, _T_151) @[Mux.scala 81:58]
        node _T_154 = eq(UInt<2>("h3"), _T_141) @[Mux.scala 81:61]
        node _T_155 = mux(_T_154, _T_149, _T_153) @[Mux.scala 81:58]
        when _T_155 : @[IBase.scala 193:55]
        {
          global_data.setpc <= UInt<1>("h1") @[IBase.scala 194:27]
          node _next_pc_T = add(now.pc, imm) @[IBase.scala 195:37]
          node _next_pc_T_1 = tail(_next_pc_T, 1) @[IBase.scala 195:37]
          next.pc <= _next_pc_T_1 @[IBase.scala 195:27]
          node _next_reg_T_42 = add(now.pc, UInt<3>("h4")) @[IBase.scala 196:37]
          node _next_reg_T_43 = tail(_next_reg_T_42, 1) @[IBase.scala 196:37]
          next.reg_wky[rd] <= _next_reg_T_43 @[IBase.scala 196:27]
        }
        else :
        {
          node _next_csr_mtval_T = add(now.pc, imm) @[IBase.scala 199:34]
          node _next_csr_mtval_T_1 = tail(_next_csr_mtval_T, 1) @[IBase.scala 199:34]
          next.csr.mtval <= _next_csr_mtval_T_1 @[IBase.scala 199:24]
          exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_156 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_157 = eq(UInt<7>("h67"), _T_156) @[RVInsts.scala 12:39]
      when _T_157 : @[IBase.scala 204:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_9 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_9 @[BitTool.scala 31:14]
        node _T_158 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_19 = bits(_T_158, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_19 @[BitTool.scala 31:14]
        node _T_159 = bits(_T_158, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_19 = bits(_T_159, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_19 @[BitTool.scala 31:14]
        node _T_160 = bits(_T_159, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_22 = bits(_T_160, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_22 @[BitTool.scala 31:14]
        node _T_161 = bits(_T_160, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_161 @[BitTool.scala 35:16]
        node imm_signBit_12 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_35 = bits(imm_signBit_12, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_36 = mux(_imm_T_35, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_37 = cat(_imm_T_36, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_37 @[CommonDecode.scala 48:127]
        node _T_162 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
        node _T_163 = eq(UInt<1>("h1"), _T_162) @[Mux.scala 81:61]
        node _T_164 = mux(_T_163, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
        node _T_165 = add(now.reg_wky[rs1], imm) @[IBase.scala 206:58]
        node _T_166 = tail(_T_165, 1) @[IBase.scala 206:58]
        node _T_167 = bits(_T_166, 31, 1) @[IBase.scala 206:64]
        node _T_168 = cat(_T_167, UInt<1>("h0")) @[Cat.scala 33:92]
        node _T_169 = bits(_T_168, 0, 0) @[IBase.scala 126:25]
        node _T_170 = eq(_T_169, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_171 = bits(_T_168, 1, 0) @[IBase.scala 127:25]
        node _T_172 = eq(_T_171, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_173 = bits(_T_168, 2, 0) @[IBase.scala 128:25]
        node _T_174 = eq(_T_173, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_175 = eq(UInt<1>("h1"), _T_164) @[Mux.scala 81:61]
        node _T_176 = mux(_T_175, _T_170, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_177 = eq(UInt<2>("h2"), _T_164) @[Mux.scala 81:61]
        node _T_178 = mux(_T_177, _T_172, _T_176) @[Mux.scala 81:58]
        node _T_179 = eq(UInt<2>("h3"), _T_164) @[Mux.scala 81:61]
        node _T_180 = mux(_T_179, _T_174, _T_178) @[Mux.scala 81:58]
        when _T_180 : @[IBase.scala 206:91]
        {
          global_data.setpc <= UInt<1>("h1") @[IBase.scala 207:27]
          node _next_pc_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 208:48]
          node _next_pc_T_3 = tail(_next_pc_T_2, 1) @[IBase.scala 208:48]
          node _next_pc_T_4 = bits(_next_pc_T_3, 31, 1) @[IBase.scala 208:54]
          node _next_pc_T_5 = cat(_next_pc_T_4, UInt<1>("h0")) @[Cat.scala 33:92]
          next.pc <= _next_pc_T_5 @[IBase.scala 208:27]
          node _next_reg_T_44 = add(now.pc, UInt<3>("h4")) @[IBase.scala 209:37]
          node _next_reg_T_45 = tail(_next_reg_T_44, 1) @[IBase.scala 209:37]
          next.reg_wky[rd] <= _next_reg_T_45 @[IBase.scala 209:27]
        }
        else :
        {
          node _next_csr_mtval_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 212:45]
          node _next_csr_mtval_T_3 = tail(_next_csr_mtval_T_2, 1) @[IBase.scala 212:45]
          node _next_csr_mtval_T_4 = bits(_next_csr_mtval_T_3, 31, 1) @[IBase.scala 212:51]
          node _next_csr_mtval_T_5 = cat(_next_csr_mtval_T_4, UInt<1>("h0")) @[Cat.scala 33:92]
          next.csr.mtval <= _next_csr_mtval_T_5 @[IBase.scala 212:24]
          exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_181 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_182 = eq(UInt<7>("h63"), _T_181) @[RVInsts.scala 12:39]
      when _T_182 : @[IBase.scala 218:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T @[BitTool.scala 31:14]
        node _T_183 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T = bits(_T_183, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T @[BitTool.scala 31:14]
        node _T_184 = bits(_T_183, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_10 = bits(_T_184, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_10 @[BitTool.scala 31:14]
        node _T_185 = bits(_T_184, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_20 = bits(_T_185, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_20 @[BitTool.scala 31:14]
        node _T_186 = bits(_T_185, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_20 = bits(_T_186, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_20 @[BitTool.scala 31:14]
        node _T_187 = bits(_T_186, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T = bits(_T_187, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T @[BitTool.scala 31:14]
        node _T_188 = bits(_T_187, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_1 = bits(_T_188, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_1 @[BitTool.scala 31:14]
        node _T_189 = bits(_T_188, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_189 @[BitTool.scala 35:16]
        node imm_lo_1 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_1 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_1 = cat(imm_hi_hi_1, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_38 = cat(imm_hi_1, imm_lo_1) @[Cat.scala 33:92]
        node imm_signBit_13 = bits(_imm_T_38, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_39 = bits(imm_signBit_13, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_40 = mux(_imm_T_39, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_41 = cat(_imm_T_40, _imm_T_38) @[Cat.scala 33:92]
        imm <= _imm_T_41 @[CommonDecode.scala 50:127]
        node _T_190 = eq(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 220:25]
        when _T_190 : @[IBase.scala 220:43]
        {
          node _T_191 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_192 = eq(UInt<1>("h1"), _T_191) @[Mux.scala 81:61]
          node _T_193 = mux(_T_192, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_194 = add(now.pc, imm) @[IBase.scala 221:49]
          node _T_195 = tail(_T_194, 1) @[IBase.scala 221:49]
          node _T_196 = bits(_T_195, 0, 0) @[IBase.scala 126:25]
          node _T_197 = eq(_T_196, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_198 = bits(_T_195, 1, 0) @[IBase.scala 127:25]
          node _T_199 = eq(_T_198, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_200 = bits(_T_195, 2, 0) @[IBase.scala 128:25]
          node _T_201 = eq(_T_200, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_202 = eq(UInt<1>("h1"), _T_193) @[Mux.scala 81:61]
          node _T_203 = mux(_T_202, _T_197, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_204 = eq(UInt<2>("h2"), _T_193) @[Mux.scala 81:61]
          node _T_205 = mux(_T_204, _T_199, _T_203) @[Mux.scala 81:58]
          node _T_206 = eq(UInt<2>("h3"), _T_193) @[Mux.scala 81:61]
          node _T_207 = mux(_T_206, _T_201, _T_205) @[Mux.scala 81:58]
          when _T_207 : @[IBase.scala 221:57]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 222:29]
            node _next_pc_T_6 = add(now.pc, imm) @[IBase.scala 223:39]
            node _next_pc_T_7 = tail(_next_pc_T_6, 1) @[IBase.scala 223:39]
            next.pc <= _next_pc_T_7 @[IBase.scala 223:29]
          }
          else :
          {
            node _next_csr_mtval_T_6 = add(now.pc, imm) @[IBase.scala 226:36]
            node _next_csr_mtval_T_7 = tail(_next_csr_mtval_T_6, 1) @[IBase.scala 226:36]
            next.csr.mtval <= _next_csr_mtval_T_7 @[IBase.scala 226:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_208 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_209 = eq(UInt<13>("h1063"), _T_208) @[RVInsts.scala 12:39]
      when _T_209 : @[IBase.scala 232:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_1 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_1 @[BitTool.scala 31:14]
        node _T_210 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_1 = bits(_T_210, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_1 @[BitTool.scala 31:14]
        node _T_211 = bits(_T_210, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_11 = bits(_T_211, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_11 @[BitTool.scala 31:14]
        node _T_212 = bits(_T_211, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_21 = bits(_T_212, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_21 @[BitTool.scala 31:14]
        node _T_213 = bits(_T_212, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_21 = bits(_T_213, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_21 @[BitTool.scala 31:14]
        node _T_214 = bits(_T_213, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_1 = bits(_T_214, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_1 @[BitTool.scala 31:14]
        node _T_215 = bits(_T_214, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_2 = bits(_T_215, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_2 @[BitTool.scala 31:14]
        node _T_216 = bits(_T_215, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_216 @[BitTool.scala 35:16]
        node imm_lo_2 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_2 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_2 = cat(imm_hi_hi_2, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_42 = cat(imm_hi_2, imm_lo_2) @[Cat.scala 33:92]
        node imm_signBit_14 = bits(_imm_T_42, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_43 = bits(imm_signBit_14, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_44 = mux(_imm_T_43, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_45 = cat(_imm_T_44, _imm_T_42) @[Cat.scala 33:92]
        imm <= _imm_T_45 @[CommonDecode.scala 50:127]
        node _T_217 = neq(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 235:25]
        when _T_217 : @[IBase.scala 235:43]
        {
          node _T_218 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_219 = eq(UInt<1>("h1"), _T_218) @[Mux.scala 81:61]
          node _T_220 = mux(_T_219, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_221 = add(now.pc, imm) @[IBase.scala 236:49]
          node _T_222 = tail(_T_221, 1) @[IBase.scala 236:49]
          node _T_223 = bits(_T_222, 0, 0) @[IBase.scala 126:25]
          node _T_224 = eq(_T_223, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_225 = bits(_T_222, 1, 0) @[IBase.scala 127:25]
          node _T_226 = eq(_T_225, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_227 = bits(_T_222, 2, 0) @[IBase.scala 128:25]
          node _T_228 = eq(_T_227, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_229 = eq(UInt<1>("h1"), _T_220) @[Mux.scala 81:61]
          node _T_230 = mux(_T_229, _T_224, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_231 = eq(UInt<2>("h2"), _T_220) @[Mux.scala 81:61]
          node _T_232 = mux(_T_231, _T_226, _T_230) @[Mux.scala 81:58]
          node _T_233 = eq(UInt<2>("h3"), _T_220) @[Mux.scala 81:61]
          node _T_234 = mux(_T_233, _T_228, _T_232) @[Mux.scala 81:58]
          when _T_234 : @[IBase.scala 236:57]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 237:29]
            node _next_pc_T_8 = add(now.pc, imm) @[IBase.scala 238:39]
            node _next_pc_T_9 = tail(_next_pc_T_8, 1) @[IBase.scala 238:39]
            next.pc <= _next_pc_T_9 @[IBase.scala 238:29]
          }
          else :
          {
            node _next_csr_mtval_T_8 = add(now.pc, imm) @[IBase.scala 241:36]
            node _next_csr_mtval_T_9 = tail(_next_csr_mtval_T_8, 1) @[IBase.scala 241:36]
            next.csr.mtval <= _next_csr_mtval_T_9 @[IBase.scala 241:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_235 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_236 = eq(UInt<15>("h4063"), _T_235) @[RVInsts.scala 12:39]
      when _T_236 : @[IBase.scala 248:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_2 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_2 @[BitTool.scala 31:14]
        node _T_237 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_2 = bits(_T_237, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_2 @[BitTool.scala 31:14]
        node _T_238 = bits(_T_237, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_12 = bits(_T_238, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_12 @[BitTool.scala 31:14]
        node _T_239 = bits(_T_238, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_22 = bits(_T_239, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_22 @[BitTool.scala 31:14]
        node _T_240 = bits(_T_239, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_22 = bits(_T_240, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_22 @[BitTool.scala 31:14]
        node _T_241 = bits(_T_240, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_2 = bits(_T_241, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_2 @[BitTool.scala 31:14]
        node _T_242 = bits(_T_241, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_3 = bits(_T_242, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_3 @[BitTool.scala 31:14]
        node _T_243 = bits(_T_242, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_243 @[BitTool.scala 35:16]
        node imm_lo_3 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_3 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_3 = cat(imm_hi_hi_3, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_46 = cat(imm_hi_3, imm_lo_3) @[Cat.scala 33:92]
        node imm_signBit_15 = bits(_imm_T_46, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_47 = bits(imm_signBit_15, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_48 = mux(_imm_T_47, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_49 = cat(_imm_T_48, _imm_T_46) @[Cat.scala 33:92]
        imm <= _imm_T_49 @[CommonDecode.scala 50:127]
        node _T_244 = asSInt(now.reg_wky[rs1]) @[IBase.scala 250:25]
        node _T_245 = asSInt(now.reg_wky[rs2]) @[IBase.scala 250:47]
        node _T_246 = lt(_T_244, _T_245) @[IBase.scala 250:32]
        when _T_246 : @[IBase.scala 250:55]
        {
          node _T_247 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_248 = eq(UInt<1>("h1"), _T_247) @[Mux.scala 81:61]
          node _T_249 = mux(_T_248, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_250 = add(now.pc, imm) @[IBase.scala 251:49]
          node _T_251 = tail(_T_250, 1) @[IBase.scala 251:49]
          node _T_252 = bits(_T_251, 0, 0) @[IBase.scala 126:25]
          node _T_253 = eq(_T_252, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_254 = bits(_T_251, 1, 0) @[IBase.scala 127:25]
          node _T_255 = eq(_T_254, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_256 = bits(_T_251, 2, 0) @[IBase.scala 128:25]
          node _T_257 = eq(_T_256, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_258 = eq(UInt<1>("h1"), _T_249) @[Mux.scala 81:61]
          node _T_259 = mux(_T_258, _T_253, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_260 = eq(UInt<2>("h2"), _T_249) @[Mux.scala 81:61]
          node _T_261 = mux(_T_260, _T_255, _T_259) @[Mux.scala 81:58]
          node _T_262 = eq(UInt<2>("h3"), _T_249) @[Mux.scala 81:61]
          node _T_263 = mux(_T_262, _T_257, _T_261) @[Mux.scala 81:58]
          when _T_263 : @[IBase.scala 251:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 252:29]
            node _next_pc_T_10 = add(now.pc, imm) @[IBase.scala 253:29]
            node _next_pc_T_11 = tail(_next_pc_T_10, 1) @[IBase.scala 253:29]
            next.pc <= _next_pc_T_11 @[IBase.scala 253:19]
          }
          else :
          {
            node _next_csr_mtval_T_10 = add(now.pc, imm) @[IBase.scala 255:36]
            node _next_csr_mtval_T_11 = tail(_next_csr_mtval_T_10, 1) @[IBase.scala 255:36]
            next.csr.mtval <= _next_csr_mtval_T_11 @[IBase.scala 255:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_264 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_265 = eq(UInt<15>("h6063"), _T_264) @[RVInsts.scala 12:39]
      when _T_265 : @[IBase.scala 260:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_3 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_3 @[BitTool.scala 31:14]
        node _T_266 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_3 = bits(_T_266, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_3 @[BitTool.scala 31:14]
        node _T_267 = bits(_T_266, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_13 = bits(_T_267, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_13 @[BitTool.scala 31:14]
        node _T_268 = bits(_T_267, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_23 = bits(_T_268, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_23 @[BitTool.scala 31:14]
        node _T_269 = bits(_T_268, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_23 = bits(_T_269, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_23 @[BitTool.scala 31:14]
        node _T_270 = bits(_T_269, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_3 = bits(_T_270, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_3 @[BitTool.scala 31:14]
        node _T_271 = bits(_T_270, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_4 = bits(_T_271, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_4 @[BitTool.scala 31:14]
        node _T_272 = bits(_T_271, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_272 @[BitTool.scala 35:16]
        node imm_lo_4 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_4 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_4 = cat(imm_hi_hi_4, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_50 = cat(imm_hi_4, imm_lo_4) @[Cat.scala 33:92]
        node imm_signBit_16 = bits(_imm_T_50, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_51 = bits(imm_signBit_16, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_52 = mux(_imm_T_51, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_53 = cat(_imm_T_52, _imm_T_50) @[Cat.scala 33:92]
        imm <= _imm_T_53 @[CommonDecode.scala 50:127]
        node _T_273 = lt(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 262:25]
        when _T_273 : @[IBase.scala 262:41]
        {
          node _T_274 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_275 = eq(UInt<1>("h1"), _T_274) @[Mux.scala 81:61]
          node _T_276 = mux(_T_275, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_277 = add(now.pc, imm) @[IBase.scala 263:49]
          node _T_278 = tail(_T_277, 1) @[IBase.scala 263:49]
          node _T_279 = bits(_T_278, 0, 0) @[IBase.scala 126:25]
          node _T_280 = eq(_T_279, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_281 = bits(_T_278, 1, 0) @[IBase.scala 127:25]
          node _T_282 = eq(_T_281, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_283 = bits(_T_278, 2, 0) @[IBase.scala 128:25]
          node _T_284 = eq(_T_283, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_285 = eq(UInt<1>("h1"), _T_276) @[Mux.scala 81:61]
          node _T_286 = mux(_T_285, _T_280, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_287 = eq(UInt<2>("h2"), _T_276) @[Mux.scala 81:61]
          node _T_288 = mux(_T_287, _T_282, _T_286) @[Mux.scala 81:58]
          node _T_289 = eq(UInt<2>("h3"), _T_276) @[Mux.scala 81:61]
          node _T_290 = mux(_T_289, _T_284, _T_288) @[Mux.scala 81:58]
          when _T_290 : @[IBase.scala 263:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 264:29]
            node _next_pc_T_12 = add(now.pc, imm) @[IBase.scala 265:29]
            node _next_pc_T_13 = tail(_next_pc_T_12, 1) @[IBase.scala 265:29]
            next.pc <= _next_pc_T_13 @[IBase.scala 265:19]
          }
          else :
          {
            node _next_csr_mtval_T_12 = add(now.pc, imm) @[IBase.scala 267:36]
            node _next_csr_mtval_T_13 = tail(_next_csr_mtval_T_12, 1) @[IBase.scala 267:36]
            next.csr.mtval <= _next_csr_mtval_T_13 @[IBase.scala 267:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_291 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_292 = eq(UInt<15>("h5063"), _T_291) @[RVInsts.scala 12:39]
      when _T_292 : @[IBase.scala 273:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_4 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_4 @[BitTool.scala 31:14]
        node _T_293 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_4 = bits(_T_293, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_4 @[BitTool.scala 31:14]
        node _T_294 = bits(_T_293, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_14 = bits(_T_294, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_14 @[BitTool.scala 31:14]
        node _T_295 = bits(_T_294, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_24 = bits(_T_295, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_24 @[BitTool.scala 31:14]
        node _T_296 = bits(_T_295, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_24 = bits(_T_296, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_24 @[BitTool.scala 31:14]
        node _T_297 = bits(_T_296, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_4 = bits(_T_297, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_4 @[BitTool.scala 31:14]
        node _T_298 = bits(_T_297, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_5 = bits(_T_298, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_5 @[BitTool.scala 31:14]
        node _T_299 = bits(_T_298, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_299 @[BitTool.scala 35:16]
        node imm_lo_5 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_5 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_5 = cat(imm_hi_hi_5, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_54 = cat(imm_hi_5, imm_lo_5) @[Cat.scala 33:92]
        node imm_signBit_17 = bits(_imm_T_54, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_55 = bits(imm_signBit_17, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_56 = mux(_imm_T_55, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_57 = cat(_imm_T_56, _imm_T_54) @[Cat.scala 33:92]
        imm <= _imm_T_57 @[CommonDecode.scala 50:127]
        node _T_300 = asSInt(now.reg_wky[rs1]) @[IBase.scala 275:25]
        node _T_301 = asSInt(now.reg_wky[rs2]) @[IBase.scala 275:48]
        node _T_302 = geq(_T_300, _T_301) @[IBase.scala 275:32]
        when _T_302 : @[IBase.scala 275:56]
        {
          node _T_303 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_304 = eq(UInt<1>("h1"), _T_303) @[Mux.scala 81:61]
          node _T_305 = mux(_T_304, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_306 = add(now.pc, imm) @[IBase.scala 276:49]
          node _T_307 = tail(_T_306, 1) @[IBase.scala 276:49]
          node _T_308 = bits(_T_307, 0, 0) @[IBase.scala 126:25]
          node _T_309 = eq(_T_308, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_310 = bits(_T_307, 1, 0) @[IBase.scala 127:25]
          node _T_311 = eq(_T_310, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_312 = bits(_T_307, 2, 0) @[IBase.scala 128:25]
          node _T_313 = eq(_T_312, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_314 = eq(UInt<1>("h1"), _T_305) @[Mux.scala 81:61]
          node _T_315 = mux(_T_314, _T_309, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_316 = eq(UInt<2>("h2"), _T_305) @[Mux.scala 81:61]
          node _T_317 = mux(_T_316, _T_311, _T_315) @[Mux.scala 81:58]
          node _T_318 = eq(UInt<2>("h3"), _T_305) @[Mux.scala 81:61]
          node _T_319 = mux(_T_318, _T_313, _T_317) @[Mux.scala 81:58]
          when _T_319 : @[IBase.scala 276:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 277:29]
            node _next_pc_T_14 = add(now.pc, imm) @[IBase.scala 278:29]
            node _next_pc_T_15 = tail(_next_pc_T_14, 1) @[IBase.scala 278:29]
            next.pc <= _next_pc_T_15 @[IBase.scala 278:19]
          }
          else :
          {
            node _next_csr_mtval_T_14 = add(now.pc, imm) @[IBase.scala 280:36]
            node _next_csr_mtval_T_15 = tail(_next_csr_mtval_T_14, 1) @[IBase.scala 280:36]
            next.csr.mtval <= _next_csr_mtval_T_15 @[IBase.scala 280:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_320 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_321 = eq(UInt<15>("h7063"), _T_320) @[RVInsts.scala 12:39]
      when _T_321 : @[IBase.scala 285:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_12_T_5 = bits(inst_wky, 31, 31) @[BitTool.scala 31:23]
        imm_12 <= _imm_12_T_5 @[BitTool.scala 31:14]
        node _T_322 = bits(inst_wky, 30, 0) @[BitTool.scala 32:33]
        node _imm_10_5_T_5 = bits(_T_322, 30, 25) @[BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_5 @[BitTool.scala 31:14]
        node _T_323 = bits(_T_322, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_15 = bits(_T_323, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_15 @[BitTool.scala 31:14]
        node _T_324 = bits(_T_323, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_25 = bits(_T_324, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_25 @[BitTool.scala 31:14]
        node _T_325 = bits(_T_324, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_25 = bits(_T_325, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_25 @[BitTool.scala 31:14]
        node _T_326 = bits(_T_325, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_1_T_5 = bits(_T_326, 11, 8) @[BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_5 @[BitTool.scala 31:14]
        node _T_327 = bits(_T_326, 7, 0) @[BitTool.scala 32:33]
        node _imm_11_T_6 = bits(_T_327, 7, 7) @[BitTool.scala 31:23]
        imm_11 <= _imm_11_T_6 @[BitTool.scala 31:14]
        node _T_328 = bits(_T_327, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_328 @[BitTool.scala 35:16]
        node imm_lo_6 = cat(imm_4_1, UInt<1>("h0")) @[Cat.scala 33:92]
        node imm_hi_hi_6 = cat(imm_12, imm_11) @[Cat.scala 33:92]
        node imm_hi_6 = cat(imm_hi_hi_6, imm_10_5) @[Cat.scala 33:92]
        node _imm_T_58 = cat(imm_hi_6, imm_lo_6) @[Cat.scala 33:92]
        node imm_signBit_18 = bits(_imm_T_58, 12, 12) @[BitTool.scala 9:20]
        node _imm_T_59 = bits(imm_signBit_18, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_60 = mux(_imm_T_59, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_61 = cat(_imm_T_60, _imm_T_58) @[Cat.scala 33:92]
        imm <= _imm_T_61 @[CommonDecode.scala 50:127]
        node _T_329 = geq(now.reg_wky[rs1], now.reg_wky[rs2]) @[IBase.scala 287:25]
        when _T_329 : @[IBase.scala 287:42]
        {
          node _T_330 = bits(now.csr.misa, 2, 2) @[IBase.scala 134:27]
          node _T_331 = eq(UInt<1>("h1"), _T_330) @[Mux.scala 81:61]
          node _T_332 = mux(_T_331, UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:58]
          node _T_333 = add(now.pc, imm) @[IBase.scala 288:49]
          node _T_334 = tail(_T_333, 1) @[IBase.scala 288:49]
          node _T_335 = bits(_T_334, 0, 0) @[IBase.scala 126:25]
          node _T_336 = eq(_T_335, UInt<1>("h0")) @[IBase.scala 126:29]
          node _T_337 = bits(_T_334, 1, 0) @[IBase.scala 127:25]
          node _T_338 = eq(_T_337, UInt<1>("h0")) @[IBase.scala 127:32]
          node _T_339 = bits(_T_334, 2, 0) @[IBase.scala 128:25]
          node _T_340 = eq(_T_339, UInt<1>("h0")) @[IBase.scala 128:32]
          node _T_341 = eq(UInt<1>("h1"), _T_332) @[Mux.scala 81:61]
          node _T_342 = mux(_T_341, _T_336, UInt<1>("h1")) @[Mux.scala 81:58]
          node _T_343 = eq(UInt<2>("h2"), _T_332) @[Mux.scala 81:61]
          node _T_344 = mux(_T_343, _T_338, _T_342) @[Mux.scala 81:58]
          node _T_345 = eq(UInt<2>("h3"), _T_332) @[Mux.scala 81:61]
          node _T_346 = mux(_T_345, _T_340, _T_344) @[Mux.scala 81:58]
          when _T_346 : @[IBase.scala 288:56]
          {
            global_data.setpc <= UInt<1>("h1") @[IBase.scala 289:29]
            node _next_pc_T_16 = add(now.pc, imm) @[IBase.scala 290:29]
            node _next_pc_T_17 = tail(_next_pc_T_16, 1) @[IBase.scala 290:29]
            next.pc <= _next_pc_T_17 @[IBase.scala 290:19]
          }
          else :
          {
            node _next_csr_mtval_T_16 = add(now.pc, imm) @[IBase.scala 292:36]
            node _next_csr_mtval_T_17 = tail(_next_csr_mtval_T_16, 1) @[IBase.scala 292:36]
            next.csr.mtval <= _next_csr_mtval_T_17 @[IBase.scala 292:26]
            exceptionVec[0] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      node _T_347 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_348 = eq(UInt<2>("h3"), _T_347) @[RVInsts.scala 12:39]
      when _T_348 : @[IBase.scala 300:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_10 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_10 @[BitTool.scala 31:14]
        node _T_349 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_26 = bits(_T_349, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_26 @[BitTool.scala 31:14]
        node _T_350 = bits(_T_349, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_26 = bits(_T_350, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_26 @[BitTool.scala 31:14]
        node _T_351 = bits(_T_350, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_23 = bits(_T_351, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_23 @[BitTool.scala 31:14]
        node _T_352 = bits(_T_351, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_352 @[BitTool.scala 35:16]
        node imm_signBit_19 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_62 = bits(imm_signBit_19, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_63 = mux(_imm_T_62, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_64 = cat(_imm_T_63, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_64 @[CommonDecode.scala 48:127]
        node _T_353 = add(now.reg_wky[rs1], imm) @[IBase.scala 303:47]
        node _T_354 = tail(_T_353, 1) @[IBase.scala 303:47]
        node _T_355 = bits(_T_354, 0, 0) @[IBase.scala 126:25]
        node _T_356 = eq(_T_355, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_357 = bits(_T_354, 1, 0) @[IBase.scala 127:25]
        node _T_358 = eq(_T_357, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_359 = bits(_T_354, 2, 0) @[IBase.scala 128:25]
        node _T_360 = eq(_T_359, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_361 = eq(UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_362 = mux(_T_361, _T_356, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_363 = eq(UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_364 = mux(_T_363, _T_358, _T_362) @[Mux.scala 81:58]
        node _T_365 = eq(UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_366 = mux(_T_365, _T_360, _T_364) @[Mux.scala 81:58]
        when _T_366 : @[IBase.scala 303:55]
        {
          node _next_reg_T_46 = add(now.reg_wky[rs1], imm) @[IBase.scala 304:54]
          node _next_reg_T_47 = tail(_next_reg_T_46, 1) @[IBase.scala 304:54]
          node _next_reg_rOff_T = bits(_next_reg_T_47, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff = shl(_next_reg_rOff_T, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T = eq(UInt<4>("h8"), UInt<4>("h8")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_1 = mux(_next_reg_rMask_T, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_2 = eq(UInt<5>("h10"), UInt<4>("h8")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_3 = mux(_next_reg_rMask_T_2, UInt<64>("hffff"), _next_reg_rMask_T_1) @[Mux.scala 81:58]
          node _next_reg_rMask_T_4 = eq(UInt<6>("h20"), UInt<4>("h8")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_5 = mux(_next_reg_rMask_T_4, UInt<64>("hffffffff"), _next_reg_rMask_T_3) @[Mux.scala 81:58]
          node _next_reg_rMask_T_6 = eq(UInt<7>("h40"), UInt<4>("h8")) @[Mux.scala 81:61]
          node next_reg_rMask = mux(_next_reg_rMask_T_6, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_5) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_47 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<4>("h8") @[LoadStore.scala 35:25]
          node _next_reg_T_48 = dshr(mem.read.data, next_reg_rOff) @[LoadStore.scala 36:22]
          node _next_reg_T_49 = and(_next_reg_T_48, next_reg_rMask) @[LoadStore.scala 36:31]
          node _next_reg_T_50 = bits(_next_reg_T_49, 7, 0) @[IBase.scala 304:65]
          node next_reg_signBit = bits(_next_reg_T_50, 7, 7) @[BitTool.scala 9:20]
          node _next_reg_T_51 = bits(next_reg_signBit, 0, 0) @[Bitwise.scala 77:15]
          node _next_reg_T_52 = mux(_next_reg_T_51, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 77:12]
          node _next_reg_T_53 = cat(_next_reg_T_52, _next_reg_T_50) @[Cat.scala 33:92]
          next.reg_wky[rd] <= _next_reg_T_53 @[IBase.scala 304:22]
        }
        else :
        {
          node _mem_read_addr_T = add(now.reg_wky[rs1], imm) @[IBase.scala 306:39]
          node _mem_read_addr_T_1 = tail(_mem_read_addr_T, 1) @[IBase.scala 306:39]
          mem.read.addr <= _mem_read_addr_T_1 @[IBase.scala 306:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_367 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_368 = eq(UInt<13>("h1003"), _T_367) @[RVInsts.scala 12:39]
      when _T_368 : @[IBase.scala 310:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_11 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_11 @[BitTool.scala 31:14]
        node _T_369 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_27 = bits(_T_369, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_27 @[BitTool.scala 31:14]
        node _T_370 = bits(_T_369, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_27 = bits(_T_370, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_27 @[BitTool.scala 31:14]
        node _T_371 = bits(_T_370, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_24 = bits(_T_371, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_24 @[BitTool.scala 31:14]
        node _T_372 = bits(_T_371, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_372 @[BitTool.scala 35:16]
        node imm_signBit_20 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_65 = bits(imm_signBit_20, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_66 = mux(_imm_T_65, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_67 = cat(_imm_T_66, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_67 @[CommonDecode.scala 48:127]
        node _T_373 = add(now.reg_wky[rs1], imm) @[IBase.scala 313:47]
        node _T_374 = tail(_T_373, 1) @[IBase.scala 313:47]
        node _T_375 = bits(_T_374, 0, 0) @[IBase.scala 126:25]
        node _T_376 = eq(_T_375, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_377 = bits(_T_374, 1, 0) @[IBase.scala 127:25]
        node _T_378 = eq(_T_377, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_379 = bits(_T_374, 2, 0) @[IBase.scala 128:25]
        node _T_380 = eq(_T_379, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_381 = eq(UInt<1>("h1"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_382 = mux(_T_381, _T_376, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_383 = eq(UInt<2>("h2"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_384 = mux(_T_383, _T_378, _T_382) @[Mux.scala 81:58]
        node _T_385 = eq(UInt<2>("h3"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_386 = mux(_T_385, _T_380, _T_384) @[Mux.scala 81:58]
        when _T_386 : @[IBase.scala 313:55]
        {
          node _next_reg_T_54 = add(now.reg_wky[rs1], imm) @[IBase.scala 314:54]
          node _next_reg_T_55 = tail(_next_reg_T_54, 1) @[IBase.scala 314:54]
          node _next_reg_rOff_T_1 = bits(_next_reg_T_55, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff_1 = shl(_next_reg_rOff_T_1, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T_7 = eq(UInt<4>("h8"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_8 = mux(_next_reg_rMask_T_7, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_9 = eq(UInt<5>("h10"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_10 = mux(_next_reg_rMask_T_9, UInt<64>("hffff"), _next_reg_rMask_T_8) @[Mux.scala 81:58]
          node _next_reg_rMask_T_11 = eq(UInt<6>("h20"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_12 = mux(_next_reg_rMask_T_11, UInt<64>("hffffffff"), _next_reg_rMask_T_10) @[Mux.scala 81:58]
          node _next_reg_rMask_T_13 = eq(UInt<7>("h40"), UInt<5>("h10")) @[Mux.scala 81:61]
          node next_reg_rMask_1 = mux(_next_reg_rMask_T_13, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_12) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_55 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<5>("h10") @[LoadStore.scala 35:25]
          node _next_reg_T_56 = dshr(mem.read.data, next_reg_rOff_1) @[LoadStore.scala 36:22]
          node _next_reg_T_57 = and(_next_reg_T_56, next_reg_rMask_1) @[LoadStore.scala 36:31]
          node _next_reg_T_58 = bits(_next_reg_T_57, 15, 0) @[IBase.scala 314:66]
          node next_reg_signBit_1 = bits(_next_reg_T_58, 15, 15) @[BitTool.scala 9:20]
          node _next_reg_T_59 = bits(next_reg_signBit_1, 0, 0) @[Bitwise.scala 77:15]
          node _next_reg_T_60 = mux(_next_reg_T_59, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 77:12]
          node _next_reg_T_61 = cat(_next_reg_T_60, _next_reg_T_58) @[Cat.scala 33:92]
          next.reg_wky[rd] <= _next_reg_T_61 @[IBase.scala 314:22]
        }
        else :
        {
          node _mem_read_addr_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 316:39]
          node _mem_read_addr_T_3 = tail(_mem_read_addr_T_2, 1) @[IBase.scala 316:39]
          mem.read.addr <= _mem_read_addr_T_3 @[IBase.scala 316:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_387 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_388 = eq(UInt<14>("h2003"), _T_387) @[RVInsts.scala 12:39]
      when _T_388 : @[IBase.scala 322:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_12 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_12 @[BitTool.scala 31:14]
        node _T_389 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_28 = bits(_T_389, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_28 @[BitTool.scala 31:14]
        node _T_390 = bits(_T_389, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_28 = bits(_T_390, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_28 @[BitTool.scala 31:14]
        node _T_391 = bits(_T_390, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_25 = bits(_T_391, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_25 @[BitTool.scala 31:14]
        node _T_392 = bits(_T_391, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_392 @[BitTool.scala 35:16]
        node imm_signBit_21 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_68 = bits(imm_signBit_21, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_69 = mux(_imm_T_68, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_70 = cat(_imm_T_69, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_70 @[CommonDecode.scala 48:127]
        node _T_393 = add(now.reg_wky[rs1], imm) @[IBase.scala 325:47]
        node _T_394 = tail(_T_393, 1) @[IBase.scala 325:47]
        node _T_395 = bits(_T_394, 0, 0) @[IBase.scala 126:25]
        node _T_396 = eq(_T_395, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_397 = bits(_T_394, 1, 0) @[IBase.scala 127:25]
        node _T_398 = eq(_T_397, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_399 = bits(_T_394, 2, 0) @[IBase.scala 128:25]
        node _T_400 = eq(_T_399, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_401 = eq(UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_402 = mux(_T_401, _T_396, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_403 = eq(UInt<2>("h2"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_404 = mux(_T_403, _T_398, _T_402) @[Mux.scala 81:58]
        node _T_405 = eq(UInt<2>("h3"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_406 = mux(_T_405, _T_400, _T_404) @[Mux.scala 81:58]
        when _T_406 : @[IBase.scala 325:55]
        {
          node _next_reg_T_62 = add(now.reg_wky[rs1], imm) @[IBase.scala 326:54]
          node _next_reg_T_63 = tail(_next_reg_T_62, 1) @[IBase.scala 326:54]
          node _next_reg_rOff_T_2 = bits(_next_reg_T_63, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff_2 = shl(_next_reg_rOff_T_2, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T_14 = eq(UInt<4>("h8"), UInt<6>("h20")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_15 = mux(_next_reg_rMask_T_14, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_16 = eq(UInt<5>("h10"), UInt<6>("h20")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_17 = mux(_next_reg_rMask_T_16, UInt<64>("hffff"), _next_reg_rMask_T_15) @[Mux.scala 81:58]
          node _next_reg_rMask_T_18 = eq(UInt<6>("h20"), UInt<6>("h20")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_19 = mux(_next_reg_rMask_T_18, UInt<64>("hffffffff"), _next_reg_rMask_T_17) @[Mux.scala 81:58]
          node _next_reg_rMask_T_20 = eq(UInt<7>("h40"), UInt<6>("h20")) @[Mux.scala 81:61]
          node next_reg_rMask_2 = mux(_next_reg_rMask_T_20, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_19) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_63 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<6>("h20") @[LoadStore.scala 35:25]
          node _next_reg_T_64 = dshr(mem.read.data, next_reg_rOff_2) @[LoadStore.scala 36:22]
          node _next_reg_T_65 = and(_next_reg_T_64, next_reg_rMask_2) @[LoadStore.scala 36:31]
          node _next_reg_T_66 = bits(_next_reg_T_65, 31, 0) @[IBase.scala 326:66]
          node next_reg_signBit_2 = bits(_next_reg_T_66, 31, 31) @[BitTool.scala 9:20]
          node _next_reg_T_67 = bits(_next_reg_T_66, 31, 0) @[BitTool.scala 11:8]
          next.reg_wky[rd] <= _next_reg_T_67 @[IBase.scala 326:22]
        }
        else :
        {
          node _mem_read_addr_T_4 = add(now.reg_wky[rs1], imm) @[IBase.scala 328:39]
          node _mem_read_addr_T_5 = tail(_mem_read_addr_T_4, 1) @[IBase.scala 328:39]
          mem.read.addr <= _mem_read_addr_T_5 @[IBase.scala 328:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_407 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_408 = eq(UInt<15>("h4003"), _T_407) @[RVInsts.scala 12:39]
      when _T_408 : @[IBase.scala 333:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_13 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_13 @[BitTool.scala 31:14]
        node _T_409 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_29 = bits(_T_409, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_29 @[BitTool.scala 31:14]
        node _T_410 = bits(_T_409, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_29 = bits(_T_410, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_29 @[BitTool.scala 31:14]
        node _T_411 = bits(_T_410, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_26 = bits(_T_411, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_26 @[BitTool.scala 31:14]
        node _T_412 = bits(_T_411, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_412 @[BitTool.scala 35:16]
        node imm_signBit_22 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_71 = bits(imm_signBit_22, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_72 = mux(_imm_T_71, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_73 = cat(_imm_T_72, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_73 @[CommonDecode.scala 48:127]
        node _T_413 = bits(rs2, 0, 0) @[IBase.scala 126:25]
        node _T_414 = eq(_T_413, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_415 = bits(rs2, 1, 0) @[IBase.scala 127:25]
        node _T_416 = eq(_T_415, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_417 = bits(rs2, 2, 0) @[IBase.scala 128:25]
        node _T_418 = eq(_T_417, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_419 = eq(UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_420 = mux(_T_419, _T_414, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_421 = eq(UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_422 = mux(_T_421, _T_416, _T_420) @[Mux.scala 81:58]
        node _T_423 = eq(UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_424 = mux(_T_423, _T_418, _T_422) @[Mux.scala 81:58]
        node _T_425 = eq(_T_424, UInt<1>("h0")) @[IBase.scala 107:10]
        when _T_425 : @[IBase.scala 107:36]
        {
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
        }
        node _next_reg_T_68 = add(now.reg_wky[rs1], imm) @[IBase.scala 333:118]
        node _next_reg_T_69 = tail(_next_reg_T_68, 1) @[IBase.scala 333:118]
        node _next_reg_rOff_T_3 = bits(_next_reg_T_69, 1, 0) @[LoadStore.scala 31:28]
        node next_reg_rOff_3 = shl(_next_reg_rOff_T_3, 3) @[LoadStore.scala 31:48]
        node _next_reg_rMask_T_21 = eq(UInt<4>("h8"), UInt<4>("h8")) @[Mux.scala 81:61]
        node _next_reg_rMask_T_22 = mux(_next_reg_rMask_T_21, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
        node _next_reg_rMask_T_23 = eq(UInt<5>("h10"), UInt<4>("h8")) @[Mux.scala 81:61]
        node _next_reg_rMask_T_24 = mux(_next_reg_rMask_T_23, UInt<64>("hffff"), _next_reg_rMask_T_22) @[Mux.scala 81:58]
        node _next_reg_rMask_T_25 = eq(UInt<6>("h20"), UInt<4>("h8")) @[Mux.scala 81:61]
        node _next_reg_rMask_T_26 = mux(_next_reg_rMask_T_25, UInt<64>("hffffffff"), _next_reg_rMask_T_24) @[Mux.scala 81:58]
        node _next_reg_rMask_T_27 = eq(UInt<7>("h40"), UInt<4>("h8")) @[Mux.scala 81:61]
        node next_reg_rMask_3 = mux(_next_reg_rMask_T_27, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_26) @[Mux.scala 81:58]
        mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
        mem.read.addr <= _next_reg_T_69 @[LoadStore.scala 34:25]
        mem.read.memWidth <= UInt<4>("h8") @[LoadStore.scala 35:25]
        node _next_reg_T_70 = dshr(mem.read.data, next_reg_rOff_3) @[LoadStore.scala 36:22]
        node _next_reg_T_71 = and(_next_reg_T_70, next_reg_rMask_3) @[LoadStore.scala 36:31]
        node _next_reg_T_72 = bits(_next_reg_T_71, 7, 0) @[IBase.scala 333:129]
        node _next_reg_T_73 = cat(UInt<24>("h0"), _next_reg_T_72) @[Cat.scala 33:92]
        next.reg_wky[rd] <= _next_reg_T_73 @[IBase.scala 333:86]
      }
      node _T_426 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_427 = eq(UInt<15>("h5003"), _T_426) @[RVInsts.scala 12:39]
      when _T_427 : @[IBase.scala 334:21]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_14 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_14 @[BitTool.scala 31:14]
        node _T_428 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_30 = bits(_T_428, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_30 @[BitTool.scala 31:14]
        node _T_429 = bits(_T_428, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_30 = bits(_T_429, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_30 @[BitTool.scala 31:14]
        node _T_430 = bits(_T_429, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_27 = bits(_T_430, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_27 @[BitTool.scala 31:14]
        node _T_431 = bits(_T_430, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_431 @[BitTool.scala 35:16]
        node imm_signBit_23 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_74 = bits(imm_signBit_23, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_75 = mux(_imm_T_74, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_76 = cat(_imm_T_75, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_76 @[CommonDecode.scala 48:127]
        node _T_432 = add(now.reg_wky[rs1], imm) @[IBase.scala 336:47]
        node _T_433 = tail(_T_432, 1) @[IBase.scala 336:47]
        node _T_434 = bits(_T_433, 0, 0) @[IBase.scala 126:25]
        node _T_435 = eq(_T_434, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_436 = bits(_T_433, 1, 0) @[IBase.scala 127:25]
        node _T_437 = eq(_T_436, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_438 = bits(_T_433, 2, 0) @[IBase.scala 128:25]
        node _T_439 = eq(_T_438, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_440 = eq(UInt<1>("h1"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_441 = mux(_T_440, _T_435, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_442 = eq(UInt<2>("h2"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_443 = mux(_T_442, _T_437, _T_441) @[Mux.scala 81:58]
        node _T_444 = eq(UInt<2>("h3"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_445 = mux(_T_444, _T_439, _T_443) @[Mux.scala 81:58]
        when _T_445 : @[IBase.scala 336:55]
        {
          node _next_reg_T_74 = add(now.reg_wky[rs1], imm) @[IBase.scala 337:54]
          node _next_reg_T_75 = tail(_next_reg_T_74, 1) @[IBase.scala 337:54]
          node _next_reg_rOff_T_4 = bits(_next_reg_T_75, 1, 0) @[LoadStore.scala 31:28]
          node next_reg_rOff_4 = shl(_next_reg_rOff_T_4, 3) @[LoadStore.scala 31:48]
          node _next_reg_rMask_T_28 = eq(UInt<4>("h8"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_29 = mux(_next_reg_rMask_T_28, UInt<64>("hff"), UInt<64>("h0")) @[Mux.scala 81:58]
          node _next_reg_rMask_T_30 = eq(UInt<5>("h10"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_31 = mux(_next_reg_rMask_T_30, UInt<64>("hffff"), _next_reg_rMask_T_29) @[Mux.scala 81:58]
          node _next_reg_rMask_T_32 = eq(UInt<6>("h20"), UInt<5>("h10")) @[Mux.scala 81:61]
          node _next_reg_rMask_T_33 = mux(_next_reg_rMask_T_32, UInt<64>("hffffffff"), _next_reg_rMask_T_31) @[Mux.scala 81:58]
          node _next_reg_rMask_T_34 = eq(UInt<7>("h40"), UInt<5>("h10")) @[Mux.scala 81:61]
          node next_reg_rMask_4 = mux(_next_reg_rMask_T_34, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_33) @[Mux.scala 81:58]
          mem.read.valid <= UInt<1>("h1") @[LoadStore.scala 33:25]
          mem.read.addr <= _next_reg_T_75 @[LoadStore.scala 34:25]
          mem.read.memWidth <= UInt<5>("h10") @[LoadStore.scala 35:25]
          node _next_reg_T_76 = dshr(mem.read.data, next_reg_rOff_4) @[LoadStore.scala 36:22]
          node _next_reg_T_77 = and(_next_reg_T_76, next_reg_rMask_4) @[LoadStore.scala 36:31]
          node _next_reg_T_78 = bits(_next_reg_T_77, 15, 0) @[IBase.scala 337:66]
          node _next_reg_T_79 = cat(UInt<16>("h0"), _next_reg_T_78) @[Cat.scala 33:92]
          next.reg_wky[rd] <= _next_reg_T_79 @[IBase.scala 337:22]
        }
        else :
        {
          node _mem_read_addr_T_6 = add(now.reg_wky[rs1], imm) @[IBase.scala 339:39]
          node _mem_read_addr_T_7 = tail(_mem_read_addr_T_6, 1) @[IBase.scala 339:39]
          mem.read.addr <= _mem_read_addr_T_7 @[IBase.scala 339:23]
          exceptionVec[4] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_446 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_447 = eq(UInt<6>("h23"), _T_446) @[RVInsts.scala 12:39]
      when _T_447 : @[IBase.scala 344:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_5_T = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T @[BitTool.scala 31:14]
        node _T_448 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_16 = bits(_T_448, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_16 @[BitTool.scala 31:14]
        node _T_449 = bits(_T_448, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_31 = bits(_T_449, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_31 @[BitTool.scala 31:14]
        node _T_450 = bits(_T_449, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_31 = bits(_T_450, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_31 @[BitTool.scala 31:14]
        node _T_451 = bits(_T_450, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_0_T = bits(_T_451, 11, 7) @[BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T @[BitTool.scala 31:14]
        node _T_452 = bits(_T_451, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_452 @[BitTool.scala 35:16]
        node _imm_T_77 = cat(imm_11_5, imm_4_0) @[Cat.scala 33:92]
        node imm_signBit_24 = bits(_imm_T_77, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_78 = bits(imm_signBit_24, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_79 = mux(_imm_T_78, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_80 = cat(_imm_T_79, _imm_T_77) @[Cat.scala 33:92]
        imm <= _imm_T_80 @[CommonDecode.scala 49:127]
        node _T_453 = bits(rs2, 0, 0) @[IBase.scala 126:25]
        node _T_454 = eq(_T_453, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_455 = bits(rs2, 1, 0) @[IBase.scala 127:25]
        node _T_456 = eq(_T_455, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_457 = bits(rs2, 2, 0) @[IBase.scala 128:25]
        node _T_458 = eq(_T_457, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_459 = eq(UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_460 = mux(_T_459, _T_454, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_461 = eq(UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_462 = mux(_T_461, _T_456, _T_460) @[Mux.scala 81:58]
        node _T_463 = eq(UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 81:61]
        node _T_464 = mux(_T_463, _T_458, _T_462) @[Mux.scala 81:58]
        node _T_465 = eq(_T_464, UInt<1>("h0")) @[IBase.scala 107:10]
        when _T_465 : @[IBase.scala 107:36]
        {
          exceptionVec[6] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
        }
        node _T_466 = add(now.reg_wky[rs1], imm) @[IBase.scala 344:95]
        node _T_467 = tail(_T_466, 1) @[IBase.scala 344:95]
        node _T_468 = bits(now.reg_wky[rs2], 7, 0) @[IBase.scala 344:119]
        mem.write.valid <= UInt<1>("h1") @[LoadStore.scala 39:26]
        mem.write.addr <= _T_467 @[LoadStore.scala 40:26]
        mem.write.memWidth <= UInt<4>("h8") @[LoadStore.scala 41:26]
        mem.write.data <= _T_468 @[LoadStore.scala 42:26]
      }
      node _T_469 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_470 = eq(UInt<13>("h1023"), _T_469) @[RVInsts.scala 12:39]
      when _T_470 : @[IBase.scala 345:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_5_T_1 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_1 @[BitTool.scala 31:14]
        node _T_471 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_17 = bits(_T_471, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_17 @[BitTool.scala 31:14]
        node _T_472 = bits(_T_471, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_32 = bits(_T_472, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_32 @[BitTool.scala 31:14]
        node _T_473 = bits(_T_472, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_32 = bits(_T_473, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_32 @[BitTool.scala 31:14]
        node _T_474 = bits(_T_473, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_0_T_1 = bits(_T_474, 11, 7) @[BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_1 @[BitTool.scala 31:14]
        node _T_475 = bits(_T_474, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_475 @[BitTool.scala 35:16]
        node _imm_T_81 = cat(imm_11_5, imm_4_0) @[Cat.scala 33:92]
        node imm_signBit_25 = bits(_imm_T_81, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_82 = bits(imm_signBit_25, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_83 = mux(_imm_T_82, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_84 = cat(_imm_T_83, _imm_T_81) @[Cat.scala 33:92]
        imm <= _imm_T_84 @[CommonDecode.scala 49:127]
        node _T_476 = add(now.reg_wky[rs1], imm) @[IBase.scala 347:47]
        node _T_477 = tail(_T_476, 1) @[IBase.scala 347:47]
        node _T_478 = bits(_T_477, 0, 0) @[IBase.scala 126:25]
        node _T_479 = eq(_T_478, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_480 = bits(_T_477, 1, 0) @[IBase.scala 127:25]
        node _T_481 = eq(_T_480, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_482 = bits(_T_477, 2, 0) @[IBase.scala 128:25]
        node _T_483 = eq(_T_482, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_484 = eq(UInt<1>("h1"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_485 = mux(_T_484, _T_479, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_486 = eq(UInt<2>("h2"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_487 = mux(_T_486, _T_481, _T_485) @[Mux.scala 81:58]
        node _T_488 = eq(UInt<2>("h3"), UInt<1>("h1")) @[Mux.scala 81:61]
        node _T_489 = mux(_T_488, _T_483, _T_487) @[Mux.scala 81:58]
        when _T_489 : @[IBase.scala 347:55]
        {
          node _T_490 = add(now.reg_wky[rs1], imm) @[IBase.scala 348:31]
          node _T_491 = tail(_T_490, 1) @[IBase.scala 348:31]
          node _T_492 = bits(now.reg_wky[rs2], 15, 0) @[IBase.scala 348:56]
          mem.write.valid <= UInt<1>("h1") @[LoadStore.scala 39:26]
          mem.write.addr <= _T_491 @[LoadStore.scala 40:26]
          mem.write.memWidth <= UInt<5>("h10") @[LoadStore.scala 41:26]
          mem.write.data <= _T_492 @[LoadStore.scala 42:26]
        }
        else :
        {
          node _mem_write_addr_T = add(now.reg_wky[rs1], imm) @[IBase.scala 350:40]
          node _mem_write_addr_T_1 = tail(_mem_write_addr_T, 1) @[IBase.scala 350:40]
          mem.write.addr <= _mem_write_addr_T_1 @[IBase.scala 350:24]
          exceptionVec[6] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_493 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_494 = eq(UInt<14>("h2023"), _T_493) @[RVInsts.scala 12:39]
      when _T_494 : @[IBase.scala 354:20]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_5_T_2 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_2 @[BitTool.scala 31:14]
        node _T_495 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_18 = bits(_T_495, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_18 @[BitTool.scala 31:14]
        node _T_496 = bits(_T_495, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_33 = bits(_T_496, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_33 @[BitTool.scala 31:14]
        node _T_497 = bits(_T_496, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_33 = bits(_T_497, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_33 @[BitTool.scala 31:14]
        node _T_498 = bits(_T_497, 11, 0) @[BitTool.scala 32:33]
        node _imm_4_0_T_2 = bits(_T_498, 11, 7) @[BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_2 @[BitTool.scala 31:14]
        node _T_499 = bits(_T_498, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_499 @[BitTool.scala 35:16]
        node _imm_T_85 = cat(imm_11_5, imm_4_0) @[Cat.scala 33:92]
        node imm_signBit_26 = bits(_imm_T_85, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_86 = bits(imm_signBit_26, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_87 = mux(_imm_T_86, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_88 = cat(_imm_T_87, _imm_T_85) @[Cat.scala 33:92]
        imm <= _imm_T_88 @[CommonDecode.scala 49:127]
        node _T_500 = add(now.reg_wky[rs1], imm) @[IBase.scala 356:47]
        node _T_501 = tail(_T_500, 1) @[IBase.scala 356:47]
        node _T_502 = bits(_T_501, 0, 0) @[IBase.scala 126:25]
        node _T_503 = eq(_T_502, UInt<1>("h0")) @[IBase.scala 126:29]
        node _T_504 = bits(_T_501, 1, 0) @[IBase.scala 127:25]
        node _T_505 = eq(_T_504, UInt<1>("h0")) @[IBase.scala 127:32]
        node _T_506 = bits(_T_501, 2, 0) @[IBase.scala 128:25]
        node _T_507 = eq(_T_506, UInt<1>("h0")) @[IBase.scala 128:32]
        node _T_508 = eq(UInt<1>("h1"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_509 = mux(_T_508, _T_503, UInt<1>("h1")) @[Mux.scala 81:58]
        node _T_510 = eq(UInt<2>("h2"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_511 = mux(_T_510, _T_505, _T_509) @[Mux.scala 81:58]
        node _T_512 = eq(UInt<2>("h3"), UInt<2>("h2")) @[Mux.scala 81:61]
        node _T_513 = mux(_T_512, _T_507, _T_511) @[Mux.scala 81:58]
        when _T_513 : @[IBase.scala 356:55]
        {
          node _T_514 = add(now.reg_wky[rs1], imm) @[IBase.scala 357:31]
          node _T_515 = tail(_T_514, 1) @[IBase.scala 357:31]
          node _T_516 = bits(now.reg_wky[rs2], 31, 0) @[IBase.scala 357:56]
          mem.write.valid <= UInt<1>("h1") @[LoadStore.scala 39:26]
          mem.write.addr <= _T_515 @[LoadStore.scala 40:26]
          mem.write.memWidth <= UInt<6>("h20") @[LoadStore.scala 41:26]
          mem.write.data <= _T_516 @[LoadStore.scala 42:26]
        }
        else :
        {
          node _mem_write_addr_T_2 = add(now.reg_wky[rs1], imm) @[IBase.scala 359:40]
          node _mem_write_addr_T_3 = tail(_mem_write_addr_T_2, 1) @[IBase.scala 359:40]
          mem.write.addr <= _mem_write_addr_T_3 @[IBase.scala 359:24]
          exceptionVec[6] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      node _T_517 = and(inst_wky, UInt<32>("hffffffff")) @[RVInsts.scala 12:39]
      node _T_518 = eq(UInt<21>("h100073"), _T_517) @[RVInsts.scala 12:39]
      when _T_518 : @[IBase.scala 363:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_15 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_15 @[BitTool.scala 31:14]
        node _T_519 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_34 = bits(_T_519, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_34 @[BitTool.scala 31:14]
        node _T_520 = bits(_T_519, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_34 = bits(_T_520, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_34 @[BitTool.scala 31:14]
        node _T_521 = bits(_T_520, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_28 = bits(_T_521, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_28 @[BitTool.scala 31:14]
        node _T_522 = bits(_T_521, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_522 @[BitTool.scala 35:16]
        node imm_signBit_27 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_89 = bits(imm_signBit_27, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_90 = mux(_imm_T_89, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_91 = cat(_imm_T_90, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_91 @[CommonDecode.scala 48:127]
        exceptionVec[3] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      node _T_523 = and(inst_wky, UInt<32>("hffffffff")) @[RVInsts.scala 12:39]
      node _T_524 = eq(UInt<7>("h73"), _T_523) @[RVInsts.scala 12:39]
      when _T_524 : @[IBase.scala 369:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_16 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_16 @[BitTool.scala 31:14]
        node _T_525 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_35 = bits(_T_525, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_35 @[BitTool.scala 31:14]
        node _T_526 = bits(_T_525, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_35 = bits(_T_526, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_35 @[BitTool.scala 31:14]
        node _T_527 = bits(_T_526, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_29 = bits(_T_527, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_29 @[BitTool.scala 31:14]
        node _T_528 = bits(_T_527, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_528 @[BitTool.scala 35:16]
        node imm_signBit_28 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_92 = bits(imm_signBit_28, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_93 = mux(_imm_T_92, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_94 = cat(_imm_T_93, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_94 @[CommonDecode.scala 48:127]
        node _T_529 = eq(UInt<2>("h3"), now.internal.privilegeMode) @[IBase.scala 371:42]
        when _T_529 : @[IBase.scala 371:42]
        {
          exceptionVec[11] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
        }
        else :
        {
          node _T_530 = eq(UInt<1>("h1"), now.internal.privilegeMode) @[IBase.scala 371:42]
          when _T_530 : @[IBase.scala 371:42]
          {
            exceptionVec[9] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
          }
          else :
          {
            node _T_531 = eq(UInt<1>("h0"), now.internal.privilegeMode) @[IBase.scala 371:42]
            when _T_531 : @[IBase.scala 371:42]
            {
              exceptionVec[8] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      }
      }
      }
      node _T_532 = and(inst_wky, UInt<15>("h707f")) @[RVInsts.scala 12:39]
      node _T_533 = eq(UInt<4>("hf"), _T_532) @[RVInsts.scala 12:39]
      when _T_533 : @[IBase.scala 378:23]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _imm_11_0_T_17 = bits(inst_wky, 31, 20) @[BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_17 @[BitTool.scala 31:14]
        node _T_534 = bits(inst_wky, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_36 = bits(_T_534, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_36 @[BitTool.scala 31:14]
        node _T_535 = bits(_T_534, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_36 = bits(_T_535, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_36 @[BitTool.scala 31:14]
        node _T_536 = bits(_T_535, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_30 = bits(_T_536, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_30 @[BitTool.scala 31:14]
        node _T_537 = bits(_T_536, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_537 @[BitTool.scala 35:16]
        node imm_signBit_29 = bits(imm_11_0, 11, 11) @[BitTool.scala 9:20]
        node _imm_T_95 = bits(imm_signBit_29, 0, 0) @[Bitwise.scala 77:15]
        node _imm_T_96 = mux(_imm_T_95, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
        node _imm_T_97 = cat(_imm_T_96, imm_11_0) @[Cat.scala 33:92]
        imm <= _imm_T_97 @[CommonDecode.scala 48:127]
      }
      node _T_538 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_539 = eq(UInt<26>("h2000033"), _T_538) @[RVInsts.scala 12:39]
      when _T_539 : @[MExtension.scala 85:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_10 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_10 @[BitTool.scala 31:14]
        node _T_540 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_19 = bits(_T_540, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_19 @[BitTool.scala 31:14]
        node _T_541 = bits(_T_540, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_37 = bits(_T_541, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_37 @[BitTool.scala 31:14]
        node _T_542 = bits(_T_541, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_37 = bits(_T_542, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_37 @[BitTool.scala 31:14]
        node _T_543 = bits(_T_542, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_31 = bits(_T_543, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_31 @[BitTool.scala 31:14]
        node _T_544 = bits(_T_543, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_544 @[BitTool.scala 35:16]
        node _next_reg_T_80 = mul(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 85:65]
        node _next_reg_T_81 = bits(_next_reg_T_80, 31, 0) @[MExtension.scala 85:80]
        next.reg_wky[rd] <= _next_reg_T_81 @[MExtension.scala 85:48]
      }
      node _T_545 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_546 = eq(UInt<26>("h2001033"), _T_545) @[RVInsts.scala 12:39]
      when _T_546 : @[MExtension.scala 86:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_11 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_11 @[BitTool.scala 31:14]
        node _T_547 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_20 = bits(_T_547, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_20 @[BitTool.scala 31:14]
        node _T_548 = bits(_T_547, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_38 = bits(_T_548, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_38 @[BitTool.scala 31:14]
        node _T_549 = bits(_T_548, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_38 = bits(_T_549, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_38 @[BitTool.scala 31:14]
        node _T_550 = bits(_T_549, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_32 = bits(_T_550, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_32 @[BitTool.scala 31:14]
        node _T_551 = bits(_T_550, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_551 @[BitTool.scala 35:16]
        node _next_reg_T_82 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 86:65]
        node _next_reg_T_83 = asSInt(now.reg_wky[rs2]) @[MExtension.scala 86:87]
        node _next_reg_T_84 = mul(_next_reg_T_82, _next_reg_T_83) @[MExtension.scala 86:72]
        node _next_reg_T_85 = asUInt(_next_reg_T_84) @[MExtension.scala 86:95]
        node _next_reg_T_86 = bits(_next_reg_T_85, 63, 32) @[MExtension.scala 86:101]
        next.reg_wky[rd] <= _next_reg_T_86 @[MExtension.scala 86:48]
      }
      node _T_552 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_553 = eq(UInt<26>("h2002033"), _T_552) @[RVInsts.scala 12:39]
      when _T_553 : @[MExtension.scala 87:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_12 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_12 @[BitTool.scala 31:14]
        node _T_554 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_21 = bits(_T_554, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_21 @[BitTool.scala 31:14]
        node _T_555 = bits(_T_554, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_39 = bits(_T_555, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_39 @[BitTool.scala 31:14]
        node _T_556 = bits(_T_555, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_39 = bits(_T_556, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_39 @[BitTool.scala 31:14]
        node _T_557 = bits(_T_556, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_33 = bits(_T_557, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_33 @[BitTool.scala 31:14]
        node _T_558 = bits(_T_557, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_558 @[BitTool.scala 35:16]
        node _next_reg_T_87 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 87:65]
        node _next_reg_T_88 = cvt(now.reg_wky[rs2]) @[MExtension.scala 87:72]
        node _next_reg_T_89 = mul(_next_reg_T_87, _next_reg_T_88) @[MExtension.scala 87:72]
        node _next_reg_T_90 = tail(_next_reg_T_89, 1) @[MExtension.scala 87:72]
        node _next_reg_T_91 = asSInt(_next_reg_T_90) @[MExtension.scala 87:72]
        node _next_reg_T_92 = asUInt(_next_reg_T_91) @[MExtension.scala 87:88]
        node _next_reg_T_93 = bits(_next_reg_T_92, 63, 32) @[MExtension.scala 87:94]
        next.reg_wky[rd] <= _next_reg_T_93 @[MExtension.scala 87:48]
      }
      node _T_559 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_560 = eq(UInt<26>("h2003033"), _T_559) @[RVInsts.scala 12:39]
      when _T_560 : @[MExtension.scala 88:24]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_13 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_13 @[BitTool.scala 31:14]
        node _T_561 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_22 = bits(_T_561, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_22 @[BitTool.scala 31:14]
        node _T_562 = bits(_T_561, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_40 = bits(_T_562, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_40 @[BitTool.scala 31:14]
        node _T_563 = bits(_T_562, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_40 = bits(_T_563, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_40 @[BitTool.scala 31:14]
        node _T_564 = bits(_T_563, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_34 = bits(_T_564, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_34 @[BitTool.scala 31:14]
        node _T_565 = bits(_T_564, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_565 @[BitTool.scala 35:16]
        node _next_reg_T_94 = mul(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 88:65]
        node _next_reg_T_95 = bits(_next_reg_T_94, 63, 32) @[MExtension.scala 88:80]
        next.reg_wky[rd] <= _next_reg_T_95 @[MExtension.scala 88:48]
      }
      node _T_566 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_567 = eq(UInt<26>("h2004033"), _T_566) @[RVInsts.scala 12:39]
      when _T_567 : @[MExtension.scala 91:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_14 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_14 @[BitTool.scala 31:14]
        node _T_568 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_23 = bits(_T_568, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_23 @[BitTool.scala 31:14]
        node _T_569 = bits(_T_568, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_41 = bits(_T_569, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_41 @[BitTool.scala 31:14]
        node _T_570 = bits(_T_569, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_41 = bits(_T_570, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_41 @[BitTool.scala 31:14]
        node _T_571 = bits(_T_570, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_35 = bits(_T_571, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_35 @[BitTool.scala 31:14]
        node _T_572 = bits(_T_571, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_572 @[BitTool.scala 35:16]
        node _next_reg_T_96 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 49:16]
        node _next_reg_T_97 = asSInt(now.reg_wky[rs2]) @[MExtension.scala 49:34]
        node _next_reg_T_98 = div(_next_reg_T_96, _next_reg_T_97) @[MExtension.scala 49:23]
        node _next_reg_T_99 = bits(_next_reg_T_98, 31, 0) @[MExtension.scala 49:41]
        node _next_reg_T_100 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 51:19]
        node _next_reg_T_101 = asUInt(asSInt(UInt<32>("hffffffff"))) @[MExtension.scala 51:99]
        node _next_reg_T_102 = asUInt(asSInt(UInt<32>("h80000000"))) @[MExtension.scala 52:45]
        node _next_reg_T_103 = sub(UInt<1>("h0"), _next_reg_T_102) @[MExtension.scala 52:22]
        node _next_reg_T_104 = tail(_next_reg_T_103, 1) @[MExtension.scala 52:22]
        node _next_reg_T_105 = eq(now.reg_wky[rs1], _next_reg_T_104) @[MExtension.scala 52:18]
        node _next_reg_T_106 = asUInt(asSInt(UInt<32>("hffffffff"))) @[MExtension.scala 52:78]
        node _next_reg_T_107 = eq(now.reg_wky[rs2], _next_reg_T_106) @[MExtension.scala 52:64]
        node _next_reg_T_108 = and(_next_reg_T_105, _next_reg_T_107) @[MExtension.scala 52:52]
        node _next_reg_T_109 = asUInt(asSInt(UInt<32>("h80000000"))) @[MExtension.scala 52:112]
        node _next_reg_T_110 = sub(UInt<1>("h0"), _next_reg_T_109) @[MExtension.scala 52:89]
        node _next_reg_T_111 = tail(_next_reg_T_110, 1) @[MExtension.scala 52:89]
        node _next_reg_T_112 = mux(_next_reg_T_108, _next_reg_T_111, _next_reg_T_99) @[Mux.scala 101:16]
        node _next_reg_T_113 = mux(_next_reg_T_100, _next_reg_T_101, _next_reg_T_112) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_113 @[MExtension.scala 91:46]
      }
      node _T_573 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_574 = eq(UInt<26>("h2005033"), _T_573) @[RVInsts.scala 12:39]
      when _T_574 : @[MExtension.scala 92:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_15 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_15 @[BitTool.scala 31:14]
        node _T_575 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_24 = bits(_T_575, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_24 @[BitTool.scala 31:14]
        node _T_576 = bits(_T_575, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_42 = bits(_T_576, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_42 @[BitTool.scala 31:14]
        node _T_577 = bits(_T_576, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_42 = bits(_T_577, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_42 @[BitTool.scala 31:14]
        node _T_578 = bits(_T_577, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_36 = bits(_T_578, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_36 @[BitTool.scala 31:14]
        node _T_579 = bits(_T_578, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_579 @[BitTool.scala 35:16]
        node _next_reg_T_114 = div(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 58:15]
        node _next_reg_T_115 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 60:19]
        node _next_reg_T_116 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
        node _next_reg_T_117 = mux(_next_reg_T_115, _next_reg_T_116, _next_reg_T_114) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_117 @[MExtension.scala 92:46]
      }
      node _T_580 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_581 = eq(UInt<26>("h2006033"), _T_580) @[RVInsts.scala 12:39]
      when _T_581 : @[MExtension.scala 93:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_16 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_16 @[BitTool.scala 31:14]
        node _T_582 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_25 = bits(_T_582, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_25 @[BitTool.scala 31:14]
        node _T_583 = bits(_T_582, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_43 = bits(_T_583, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_43 @[BitTool.scala 31:14]
        node _T_584 = bits(_T_583, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_43 = bits(_T_584, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_43 @[BitTool.scala 31:14]
        node _T_585 = bits(_T_584, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_37 = bits(_T_585, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_37 @[BitTool.scala 31:14]
        node _T_586 = bits(_T_585, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_586 @[BitTool.scala 35:16]
        node _next_reg_T_118 = asSInt(now.reg_wky[rs1]) @[MExtension.scala 66:16]
        node _next_reg_T_119 = asSInt(now.reg_wky[rs2]) @[MExtension.scala 66:34]
        node _next_reg_T_120 = rem(_next_reg_T_118, _next_reg_T_119) @[MExtension.scala 66:23]
        node _next_reg_T_121 = asUInt(_next_reg_T_120) @[MExtension.scala 66:42]
        node _next_reg_T_122 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 68:19]
        node _next_reg_T_123 = asUInt(asSInt(UInt<32>("h80000000"))) @[MExtension.scala 69:45]
        node _next_reg_T_124 = sub(UInt<1>("h0"), _next_reg_T_123) @[MExtension.scala 69:22]
        node _next_reg_T_125 = tail(_next_reg_T_124, 1) @[MExtension.scala 69:22]
        node _next_reg_T_126 = eq(now.reg_wky[rs1], _next_reg_T_125) @[MExtension.scala 69:18]
        node _next_reg_T_127 = asUInt(asSInt(UInt<32>("hffffffff"))) @[MExtension.scala 69:78]
        node _next_reg_T_128 = eq(now.reg_wky[rs2], _next_reg_T_127) @[MExtension.scala 69:64]
        node _next_reg_T_129 = and(_next_reg_T_126, _next_reg_T_128) @[MExtension.scala 69:52]
        node _next_reg_T_130 = mux(_next_reg_T_129, UInt<32>("h0"), _next_reg_T_121) @[Mux.scala 101:16]
        node _next_reg_T_131 = mux(_next_reg_T_122, now.reg_wky[rs1], _next_reg_T_130) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_131 @[MExtension.scala 93:46]
      }
      node _T_587 = and(inst_wky, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
      node _T_588 = eq(UInt<26>("h2007033"), _T_587) @[RVInsts.scala 12:39]
      when _T_588 : @[MExtension.scala 94:22]
      {
        illegalInstruction <= UInt<1>("h0") @[ExceptionSupport.scala 128:24]
        node _funct7_T_17 = bits(inst_wky, 31, 25) @[BitTool.scala 31:23]
        funct7 <= _funct7_T_17 @[BitTool.scala 31:14]
        node _T_589 = bits(inst_wky, 24, 0) @[BitTool.scala 32:33]
        node _rs2_T_26 = bits(_T_589, 24, 20) @[BitTool.scala 31:23]
        rs2 <= _rs2_T_26 @[BitTool.scala 31:14]
        node _T_590 = bits(_T_589, 19, 0) @[BitTool.scala 32:33]
        node _rs1_T_44 = bits(_T_590, 19, 15) @[BitTool.scala 31:23]
        rs1 <= _rs1_T_44 @[BitTool.scala 31:14]
        node _T_591 = bits(_T_590, 14, 0) @[BitTool.scala 32:33]
        node _funct3_T_44 = bits(_T_591, 14, 12) @[BitTool.scala 31:23]
        funct3 <= _funct3_T_44 @[BitTool.scala 31:14]
        node _T_592 = bits(_T_591, 11, 0) @[BitTool.scala 32:33]
        node _rd_T_38 = bits(_T_592, 11, 7) @[BitTool.scala 31:23]
        rd <= _rd_T_38 @[BitTool.scala 31:14]
        node _T_593 = bits(_T_592, 6, 0) @[BitTool.scala 32:33]
        opcode <= _T_593 @[BitTool.scala 35:16]
        node _next_reg_T_132 = rem(now.reg_wky[rs1], now.reg_wky[rs2]) @[MExtension.scala 75:15]
        node _next_reg_T_133 = eq(now.reg_wky[rs2], UInt<32>("h0")) @[MExtension.scala 77:19]
        node _next_reg_T_134 = mux(_next_reg_T_133, now.reg_wky[rs1], _next_reg_T_132) @[Mux.scala 101:16]
        next.reg_wky[rd] <= _next_reg_T_134 @[MExtension.scala 94:46]
      }
      next.reg_wky[0] <= UInt<1>("h0") @[RiscvCore.scala 133:17]
      node _T_594 = eq(global_data.setpc, UInt<1>("h0")) @[RiscvCore.scala 135:10]
      when _T_594 : @[RiscvCore.scala 135:30]
      {
        node _next_pc_T_18 = add(now.pc, UInt<3>("h4")) @[RiscvCore.scala 141:27]
        node _next_pc_T_19 = tail(_next_pc_T_18, 1) @[RiscvCore.scala 141:27]
        next.pc <= _next_pc_T_19 @[RiscvCore.scala 141:17]
      }
      when illegalInstruction : @[ExceptionSupport.scala 133:30]
      {
        exceptionVec[2] <= UInt<1>("h1") @[ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[ExceptionSupport.scala 145:33]
      }
      when raiseExceptionIntr : @[ExceptionSupport.scala 136:30]
      {
        event.valid <= UInt<1>("h1") @[ExceptionSupport.scala 137:19]
        event.cause <= exceptionNO @[ExceptionSupport.scala 150:25]
        event.exceptionPC <= now.pc @[ExceptionSupport.scala 151:25]
        node _event_exceptionInst_T = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 152:32]
        event.exceptionInst <= _event_exceptionInst_T @[ExceptionSupport.scala 152:25]
        node _delegS_T = dshr(now.csr.medeleg, exceptionNO) @[ExceptionSupport.scala 155:24]
        node _delegS_T_1 = bits(_delegS_T, 0, 0) @[ExceptionSupport.scala 155:24]
        node _delegS_T_2 = lt(now.internal.privilegeMode, UInt<2>("h3")) @[ExceptionSupport.scala 155:70]
        node delegS = and(_delegS_T_1, _delegS_T_2) @[ExceptionSupport.scala 155:39]
        wire _mstatusOld_WIRE : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 158:55]
        wire _mstatusOld_WIRE_1 : UInt<32> @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_1 <= now.csr.mstatus @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T = bits(_mstatusOld_WIRE_1, 0, 0) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad4 <= _mstatusOld_T @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_1 = bits(_mstatusOld_WIRE_1, 1, 1) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.sie <= _mstatusOld_T_1 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_2 = bits(_mstatusOld_WIRE_1, 2, 2) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad3 <= _mstatusOld_T_2 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_3 = bits(_mstatusOld_WIRE_1, 3, 3) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mie <= _mstatusOld_T_3 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_4 = bits(_mstatusOld_WIRE_1, 4, 4) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad2 <= _mstatusOld_T_4 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_5 = bits(_mstatusOld_WIRE_1, 5, 5) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.spie <= _mstatusOld_T_5 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_6 = bits(_mstatusOld_WIRE_1, 6, 6) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.ube <= _mstatusOld_T_6 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mpie <= _mstatusOld_T_7 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_8 = bits(_mstatusOld_WIRE_1, 8, 8) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.spp <= _mstatusOld_T_8 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_9 = bits(_mstatusOld_WIRE_1, 10, 9) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.vs <= _mstatusOld_T_9 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mpp <= _mstatusOld_T_10 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_11 = bits(_mstatusOld_WIRE_1, 14, 13) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.fs <= _mstatusOld_T_11 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_12 = bits(_mstatusOld_WIRE_1, 16, 15) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.xs <= _mstatusOld_T_12 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_13 = bits(_mstatusOld_WIRE_1, 17, 17) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mprv <= _mstatusOld_T_13 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_14 = bits(_mstatusOld_WIRE_1, 18, 18) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.sum <= _mstatusOld_T_14 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_15 = bits(_mstatusOld_WIRE_1, 19, 19) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.mxr <= _mstatusOld_T_15 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_16 = bits(_mstatusOld_WIRE_1, 20, 20) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.tvm <= _mstatusOld_T_16 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_17 = bits(_mstatusOld_WIRE_1, 21, 21) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.tw <= _mstatusOld_T_17 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_18 = bits(_mstatusOld_WIRE_1, 22, 22) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.tsr <= _mstatusOld_T_18 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_19 = bits(_mstatusOld_WIRE_1, 30, 23) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.pad0 <= _mstatusOld_T_19 @[ExceptionSupport.scala 158:55]
        node _mstatusOld_T_20 = bits(_mstatusOld_WIRE_1, 31, 31) @[ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE.sd <= _mstatusOld_T_20 @[ExceptionSupport.scala 158:55]
        wire mstatusOld : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 158:30]
        mstatusOld <= _mstatusOld_WIRE @[ExceptionSupport.scala 158:30]
        wire _mstatusNew_WIRE : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 159:55]
        wire _mstatusNew_WIRE_1 : UInt<32> @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_1 <= now.csr.mstatus @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad4 <= _mstatusNew_T @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.sie <= _mstatusNew_T_1 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad3 <= _mstatusNew_T_2 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_3 = bits(_mstatusNew_WIRE_1, 3, 3) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mie <= _mstatusNew_T_3 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad2 <= _mstatusNew_T_4 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.spie <= _mstatusNew_T_5 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.ube <= _mstatusNew_T_6 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_7 = bits(_mstatusNew_WIRE_1, 7, 7) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mpie <= _mstatusNew_T_7 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.spp <= _mstatusNew_T_8 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.vs <= _mstatusNew_T_9 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_10 = bits(_mstatusNew_WIRE_1, 12, 11) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mpp <= _mstatusNew_T_10 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.fs <= _mstatusNew_T_11 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.xs <= _mstatusNew_T_12 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mprv <= _mstatusNew_T_13 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.sum <= _mstatusNew_T_14 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.mxr <= _mstatusNew_T_15 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.tvm <= _mstatusNew_T_16 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.tw <= _mstatusNew_T_17 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.tsr <= _mstatusNew_T_18 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 30, 23) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.pad0 <= _mstatusNew_T_19 @[ExceptionSupport.scala 159:55]
        node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 31, 31) @[ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE.sd <= _mstatusNew_T_20 @[ExceptionSupport.scala 159:55]
        wire mstatusNew : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[ExceptionSupport.scala 159:30]
        mstatusNew <= _mstatusNew_WIRE @[ExceptionSupport.scala 159:30]
        when delegS : @[ExceptionSupport.scala 160:18]
        {
          event.cause <= next.csr.scause @[ExceptionSupport.scala 161:35]
          mstatusNew.spp <= now.internal.privilegeMode @[ExceptionSupport.scala 162:35]
          mstatusNew.spie <= mstatusOld.sie @[ExceptionSupport.scala 163:35]
          mstatusNew.sie <= UInt<1>("h0") @[ExceptionSupport.scala 164:35]
          next.internal.privilegeMode <= UInt<1>("h1") @[ExceptionSupport.scala 165:35]
          node _T_595 = eq(UInt<8>("h20"), now.csr.MXLEN) @[ExceptionSupport.scala 166:29]
          when _T_595 : @[ExceptionSupport.scala 166:29]
          {
            node _next_csr_scause_T = cat(UInt<26>("h0"), exceptionNO) @[Cat.scala 33:92]
            node _next_csr_scause_T_1 = cat(UInt<1>("h0"), _next_csr_scause_T) @[Cat.scala 33:92]
            next.csr.scause <= _next_csr_scause_T_1 @[ExceptionSupport.scala 252:23]
            next.csr.sepc <= now.pc @[ExceptionSupport.scala 254:35]
            mstatusNew.spp <= now.internal.privilegeMode @[ExceptionSupport.scala 255:35]
            mstatusNew.spie <= mstatusOld.sie @[ExceptionSupport.scala 256:35]
            mstatusNew.sie <= UInt<1>("h0") @[ExceptionSupport.scala 257:35]
            next.internal.privilegeMode <= UInt<1>("h1") @[ExceptionSupport.scala 258:35]
            next.csr.stval <= UInt<1>("h0") @[ExceptionSupport.scala 259:35]
            node next_csr_mstatus_lo_lo_lo = cat(mstatusNew.sie, mstatusNew.pad4) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi_hi = cat(mstatusNew.pad2, mstatusNew.mie) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi = cat(next_csr_mstatus_lo_lo_hi_hi, mstatusNew.pad3) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo = cat(next_csr_mstatus_lo_lo_hi, next_csr_mstatus_lo_lo_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_lo = cat(mstatusNew.ube, mstatusNew.spie) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_hi = cat(mstatusNew.vs, mstatusNew.spp) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi = cat(next_csr_mstatus_lo_hi_hi_hi, mstatusNew.mpie) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi = cat(next_csr_mstatus_lo_hi_hi, next_csr_mstatus_lo_hi_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo = cat(next_csr_mstatus_lo_hi, next_csr_mstatus_lo_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_lo = cat(mstatusNew.fs, mstatusNew.mpp) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi_hi = cat(mstatusNew.sum, mstatusNew.mprv) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi = cat(next_csr_mstatus_hi_lo_hi_hi, mstatusNew.xs) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo = cat(next_csr_mstatus_hi_lo_hi, next_csr_mstatus_hi_lo_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo_hi = cat(mstatusNew.tw, mstatusNew.tvm) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo = cat(next_csr_mstatus_hi_hi_lo_hi, mstatusNew.mxr) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_hi = cat(mstatusNew.sd, mstatusNew.pad0) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi = cat(next_csr_mstatus_hi_hi_hi_hi, mstatusNew.tsr) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi = cat(next_csr_mstatus_hi_hi_hi, next_csr_mstatus_hi_hi_lo) @[ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi = cat(next_csr_mstatus_hi_hi, next_csr_mstatus_hi_lo) @[ExceptionSupport.scala 260:49]
            node _next_csr_mstatus_T = cat(next_csr_mstatus_hi, next_csr_mstatus_lo) @[ExceptionSupport.scala 260:49]
            next.csr.mstatus <= _next_csr_mstatus_T @[ExceptionSupport.scala 260:35]
            node _T_596 = eq(UInt<2>("h2"), exceptionNO) @[ExceptionSupport.scala 263:29]
            when _T_596 : @[ExceptionSupport.scala 263:29]
            {
              node _T_597 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 271:20]
              node _T_598 = neq(_T_597, UInt<2>("h3")) @[ExceptionSupport.scala 271:27]
              when _T_598 : @[ExceptionSupport.scala 271:45]
              {
                node _next_csr_stval_T = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 271:69]
                next.csr.stval <= _next_csr_stval_T @[ExceptionSupport.scala 271:62]
              }
              else :
              {
                node _next_csr_stval_T_1 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 272:48]
                next.csr.stval <= _next_csr_stval_T_1 @[ExceptionSupport.scala 272:41]
            }
            }
            else :
            {
              node _T_599 = eq(UInt<1>("h1"), exceptionNO) @[ExceptionSupport.scala 263:29]
              when _T_599 : @[ExceptionSupport.scala 263:29]
              {
                node _T_600 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 275:20]
                node _T_601 = neq(_T_600, UInt<2>("h3")) @[ExceptionSupport.scala 275:27]
                when _T_601 : @[ExceptionSupport.scala 275:45]
                {
                  node _next_csr_stval_T_2 = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 275:69]
                  next.csr.stval <= _next_csr_stval_T_2 @[ExceptionSupport.scala 275:62]
                }
                else :
                {
                  node _next_csr_stval_T_3 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 276:48]
                  next.csr.stval <= _next_csr_stval_T_3 @[ExceptionSupport.scala 276:41]
              }
              }
              else :
              {
                node _T_602 = eq(UInt<2>("h3"), exceptionNO) @[ExceptionSupport.scala 263:29]
                when _T_602 : @[ExceptionSupport.scala 263:29]
                {
                  node _T_603 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 280:20]
                  node _T_604 = neq(_T_603, UInt<2>("h3")) @[ExceptionSupport.scala 280:27]
                  when _T_604 : @[ExceptionSupport.scala 280:45]
                  {
                    node _next_csr_stval_T_4 = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 280:69]
                    next.csr.stval <= _next_csr_stval_T_4 @[ExceptionSupport.scala 280:62]
                  }
                  else :
                  {
                    node _next_csr_stval_T_5 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 281:48]
                    next.csr.stval <= _next_csr_stval_T_5 @[ExceptionSupport.scala 281:41]
                }
                }
                else :
                {
                  node _T_605 = eq(UInt<4>("hb"), exceptionNO) @[ExceptionSupport.scala 263:29]
                  when _T_605 : @[ExceptionSupport.scala 263:29]
                  {
                    next.csr.stval <= UInt<1>("h0") @[ExceptionSupport.scala 288:26]
                  }
                  else :
                  {
                    node _T_606 = eq(UInt<3>("h6"), exceptionNO) @[ExceptionSupport.scala 263:29]
                    when _T_606 : @[ExceptionSupport.scala 263:29]
                    {
                      next.csr.stval <= mem.write.addr @[ExceptionSupport.scala 292:26]
                    }
                    else :
                    {
                      node _T_607 = eq(UInt<3>("h4"), exceptionNO) @[ExceptionSupport.scala 263:29]
                      when _T_607 : @[ExceptionSupport.scala 263:29]
                      {
                        next.csr.stval <= mem.read.addr @[ExceptionSupport.scala 296:26]
                      }
                      else :
                      {
                        node _T_608 = eq(UInt<1>("h0"), exceptionNO) @[ExceptionSupport.scala 263:29]
                        when _T_608 : @[ExceptionSupport.scala 263:29]
                        {
                          skip
            }
            }
            }
            }
            }
            }
            }
            node _T_609 = bits(now.csr.stvec, 1, 0) @[ExceptionSupport.scala 308:27]
            node _T_610 = eq(UInt<2>("h0"), _T_609) @[ExceptionSupport.scala 308:35]
            when _T_610 : @[ExceptionSupport.scala 308:35]
            {
              global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 311:29]
              node _next_pc_T_20 = bits(now.csr.stvec, 31, 2) @[ExceptionSupport.scala 312:46]
              node _next_pc_T_21 = shl(_next_pc_T_20, 2) @[ExceptionSupport.scala 312:62]
              next.pc <= _next_pc_T_21 @[ExceptionSupport.scala 312:29]
            }
            else :
            {
              node _T_611 = eq(UInt<2>("h1"), _T_609) @[ExceptionSupport.scala 308:35]
              when _T_611 : @[ExceptionSupport.scala 308:35]
              {
                global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 316:29]
                node _next_pc_T_22 = bits(now.csr.stvec, 31, 2) @[ExceptionSupport.scala 317:45]
                node _next_pc_T_23 = cat(UInt<27>("h0"), exceptionNO) @[Cat.scala 33:92]
                node _next_pc_T_24 = add(_next_pc_T_22, _next_pc_T_23) @[ExceptionSupport.scala 317:60]
                node _next_pc_T_25 = tail(_next_pc_T_24, 1) @[ExceptionSupport.scala 317:60]
                node _next_pc_T_26 = shl(_next_pc_T_25, 2) @[ExceptionSupport.scala 317:92]
                next.pc <= _next_pc_T_26 @[ExceptionSupport.scala 317:29]
          }
          }
          }
          else :
          {
            node _T_612 = eq(UInt<8>("h40"), now.csr.MXLEN) @[ExceptionSupport.scala 166:29]
            when _T_612 : @[ExceptionSupport.scala 166:29]
            {
              skip
        }
        }
        }
        else :
        {
          event.cause <= next.csr.mcause @[ExceptionSupport.scala 171:35]
          mstatusNew.mpp <= now.internal.privilegeMode @[ExceptionSupport.scala 172:35]
          mstatusNew.mpie <= mstatusOld.mie @[ExceptionSupport.scala 173:35]
          mstatusNew.mie <= UInt<1>("h0") @[ExceptionSupport.scala 174:35]
          next.internal.privilegeMode <= UInt<2>("h3") @[ExceptionSupport.scala 175:35]
          node _T_613 = eq(UInt<8>("h20"), now.csr.MXLEN) @[ExceptionSupport.scala 176:29]
          when _T_613 : @[ExceptionSupport.scala 176:29]
          {
            node _next_csr_mcause_T = cat(UInt<26>("h0"), exceptionNO) @[Cat.scala 33:92]
            node _next_csr_mcause_T_1 = cat(UInt<1>("h0"), _next_csr_mcause_T) @[Cat.scala 33:92]
            next.csr.mcause <= _next_csr_mcause_T_1 @[ExceptionSupport.scala 185:35]
            next.csr.mepc <= now.pc @[ExceptionSupport.scala 186:35]
            mstatusNew.mpp <= now.internal.privilegeMode @[ExceptionSupport.scala 187:35]
            mstatusNew.mpie <= mstatusOld.mie @[ExceptionSupport.scala 188:35]
            mstatusNew.mie <= UInt<1>("h0") @[ExceptionSupport.scala 189:35]
            next.internal.privilegeMode <= UInt<2>("h3") @[ExceptionSupport.scala 190:35]
            next.csr.mtval <= UInt<1>("h0") @[ExceptionSupport.scala 192:24]
            node next_csr_mstatus_lo_lo_lo_1 = cat(mstatusNew.sie, mstatusNew.pad4) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_hi_1 = cat(mstatusNew.pad2, mstatusNew.mie) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_1 = cat(next_csr_mstatus_lo_lo_hi_hi_1, mstatusNew.pad3) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_1 = cat(next_csr_mstatus_lo_lo_hi_1, next_csr_mstatus_lo_lo_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_lo_1 = cat(mstatusNew.ube, mstatusNew.spie) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_hi_1 = cat(mstatusNew.vs, mstatusNew.spp) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_1 = cat(next_csr_mstatus_lo_hi_hi_hi_1, mstatusNew.mpie) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_1 = cat(next_csr_mstatus_lo_hi_hi_1, next_csr_mstatus_lo_hi_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_1 = cat(next_csr_mstatus_lo_hi_1, next_csr_mstatus_lo_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_lo_1 = cat(mstatusNew.fs, mstatusNew.mpp) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_hi_1 = cat(mstatusNew.sum, mstatusNew.mprv) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_1 = cat(next_csr_mstatus_hi_lo_hi_hi_1, mstatusNew.xs) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_1 = cat(next_csr_mstatus_hi_lo_hi_1, next_csr_mstatus_hi_lo_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_hi_1 = cat(mstatusNew.tw, mstatusNew.tvm) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_1 = cat(next_csr_mstatus_hi_hi_lo_hi_1, mstatusNew.mxr) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_hi_1 = cat(mstatusNew.sd, mstatusNew.pad0) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_hi_1, mstatusNew.tsr) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_1, next_csr_mstatus_hi_hi_lo_1) @[ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_1 = cat(next_csr_mstatus_hi_hi_1, next_csr_mstatus_hi_lo_1) @[ExceptionSupport.scala 193:38]
            node _next_csr_mstatus_T_1 = cat(next_csr_mstatus_hi_1, next_csr_mstatus_lo_1) @[ExceptionSupport.scala 193:38]
            next.csr.mstatus <= _next_csr_mstatus_T_1 @[ExceptionSupport.scala 193:24]
            node _T_614 = eq(UInt<2>("h2"), exceptionNO) @[ExceptionSupport.scala 196:29]
            when _T_614 : @[ExceptionSupport.scala 196:29]
            {
              next.csr.mtval <= UInt<1>("h0") @[ExceptionSupport.scala 199:26]
            }
            else :
            {
              node _T_615 = eq(UInt<1>("h1"), exceptionNO) @[ExceptionSupport.scala 196:29]
              when _T_615 : @[ExceptionSupport.scala 196:29]
              {
                node _T_616 = bits(inst_wky, 1, 0) @[ExceptionSupport.scala 204:20]
                node _T_617 = neq(_T_616, UInt<2>("h3")) @[ExceptionSupport.scala 204:27]
                when _T_617 : @[ExceptionSupport.scala 204:45]
                {
                  node _next_csr_mtval_T_18 = bits(inst_wky, 15, 0) @[ExceptionSupport.scala 204:69]
                  next.csr.mtval <= _next_csr_mtval_T_18 @[ExceptionSupport.scala 204:62]
                }
                else :
                {
                  node _next_csr_mtval_T_19 = bits(inst_wky, 31, 0) @[ExceptionSupport.scala 205:48]
                  next.csr.mtval <= _next_csr_mtval_T_19 @[ExceptionSupport.scala 205:41]
              }
              }
              else :
              {
                node _T_618 = eq(UInt<4>("hb"), exceptionNO) @[ExceptionSupport.scala 196:29]
                when _T_618 : @[ExceptionSupport.scala 196:29]
                {
                  next.csr.mtval <= UInt<1>("h0") @[ExceptionSupport.scala 208:26]
                }
                else :
                {
                  node _T_619 = eq(UInt<3>("h6"), exceptionNO) @[ExceptionSupport.scala 196:29]
                  when _T_619 : @[ExceptionSupport.scala 196:29]
                  {
                    next.csr.mtval <= mem.write.addr @[ExceptionSupport.scala 211:26]
                  }
                  else :
                  {
                    node _T_620 = eq(UInt<3>("h4"), exceptionNO) @[ExceptionSupport.scala 196:29]
                    when _T_620 : @[ExceptionSupport.scala 196:29]
                    {
                      next.csr.mtval <= mem.read.addr @[ExceptionSupport.scala 215:26]
                    }
                    else :
                    {
                      node _T_621 = eq(UInt<1>("h0"), exceptionNO) @[ExceptionSupport.scala 196:29]
                      when _T_621 : @[ExceptionSupport.scala 196:29]
                      {
                        skip
                      }
                      else :
                      {
                        node _T_622 = eq(UInt<3>("h7"), exceptionNO) @[ExceptionSupport.scala 196:29]
                        when _T_622 : @[ExceptionSupport.scala 196:29]
                        {
                          skip
                        }
                        else :
                        {
                          node _T_623 = eq(UInt<4>("hd"), exceptionNO) @[ExceptionSupport.scala 196:29]
                          when _T_623 : @[ExceptionSupport.scala 196:29]
                          {
                            skip
                          }
                          else :
                          {
                            node _T_624 = eq(UInt<4>("hc"), exceptionNO) @[ExceptionSupport.scala 196:29]
                            when _T_624 : @[ExceptionSupport.scala 196:29]
                            {
                              skip
            }
            }
            }
            }
            }
            }
            }
            }
            }
            node _T_625 = bits(now.csr.mtvec, 1, 0) @[ExceptionSupport.scala 234:27]
            node _T_626 = eq(UInt<2>("h0"), _T_625) @[ExceptionSupport.scala 234:35]
            when _T_626 : @[ExceptionSupport.scala 234:35]
            {
              global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 237:29]
              node _next_pc_T_27 = bits(now.csr.mtvec, 31, 2) @[ExceptionSupport.scala 238:46]
              node _next_pc_T_28 = shl(_next_pc_T_27, 2) @[ExceptionSupport.scala 238:62]
              next.pc <= _next_pc_T_28 @[ExceptionSupport.scala 238:29]
            }
            else :
            {
              node _T_627 = eq(UInt<2>("h1"), _T_625) @[ExceptionSupport.scala 234:35]
              when _T_627 : @[ExceptionSupport.scala 234:35]
              {
                global_data.setpc <= UInt<1>("h1") @[ExceptionSupport.scala 242:29]
                node _next_pc_T_29 = bits(now.csr.mtvec, 31, 2) @[ExceptionSupport.scala 243:45]
                node _next_pc_T_30 = cat(UInt<27>("h0"), exceptionNO) @[Cat.scala 33:92]
                node _next_pc_T_31 = add(_next_pc_T_29, _next_pc_T_30) @[ExceptionSupport.scala 243:60]
                node _next_pc_T_32 = tail(_next_pc_T_31, 1) @[ExceptionSupport.scala 243:60]
                node _next_pc_T_33 = shl(_next_pc_T_32, 2) @[ExceptionSupport.scala 243:92]
                next.pc <= _next_pc_T_33 @[ExceptionSupport.scala 243:29]
          }
          }
          }
          else :
          {
            node _T_628 = eq(UInt<8>("h40"), now.csr.MXLEN) @[ExceptionSupport.scala 176:29]
            when _T_628 : @[ExceptionSupport.scala 176:29]
            {
              skip
        }
        }
        }
        node next_csr_mstatus_lo_lo_lo_2 = cat(mstatusNew.sie, mstatusNew.pad4) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_hi_2 = cat(mstatusNew.pad2, mstatusNew.mie) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_2 = cat(next_csr_mstatus_lo_lo_hi_hi_2, mstatusNew.pad3) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_2 = cat(next_csr_mstatus_lo_lo_hi_2, next_csr_mstatus_lo_lo_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_lo_2 = cat(mstatusNew.ube, mstatusNew.spie) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_hi_2 = cat(mstatusNew.vs, mstatusNew.spp) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_2 = cat(next_csr_mstatus_lo_hi_hi_hi_2, mstatusNew.mpie) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_2 = cat(next_csr_mstatus_lo_hi_hi_2, next_csr_mstatus_lo_hi_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_2 = cat(next_csr_mstatus_lo_hi_2, next_csr_mstatus_lo_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_lo_2 = cat(mstatusNew.fs, mstatusNew.mpp) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_hi_2 = cat(mstatusNew.sum, mstatusNew.mprv) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_2 = cat(next_csr_mstatus_hi_lo_hi_hi_2, mstatusNew.xs) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_2 = cat(next_csr_mstatus_hi_lo_hi_2, next_csr_mstatus_hi_lo_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_hi_2 = cat(mstatusNew.tw, mstatusNew.tvm) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_2 = cat(next_csr_mstatus_hi_hi_lo_hi_2, mstatusNew.mxr) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_hi_2 = cat(mstatusNew.sd, mstatusNew.pad0) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_hi_2, mstatusNew.tsr) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_2, next_csr_mstatus_hi_hi_lo_2) @[ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_2 = cat(next_csr_mstatus_hi_hi_2, next_csr_mstatus_hi_lo_2) @[ExceptionSupport.scala 181:36]
        node _next_csr_mstatus_T_2 = cat(next_csr_mstatus_hi_2, next_csr_mstatus_lo_2) @[ExceptionSupport.scala 181:36]
        next.csr.mstatus <= _next_csr_mstatus_T_2 @[ExceptionSupport.scala 181:22]
      }
      else :
      {
        event.valid <= UInt<1>("h0") @[ExceptionSupport.scala 140:19]
    }
    }
    io.mem <= mem @[RiscvCore.scala 149:10]
    io.next <= next @[RiscvCore.scala 151:15]
    io.event <= event @[RiscvCore.scala 152:15]
    io.iFetchpc <= iFetchpc @[RiscvCore.scala 153:15]

  module RiscvCore :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip inst_wky : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<32>, mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, flip data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}}, now : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>}}

    wire state_state : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[RiscvCore.scala 73:21]
    wire state_initval : UInt<32>[32] @[ArbitraryGenerater.scala 10:23]
    state_initval[0] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[1] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[2] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[3] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[4] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[5] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[6] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[7] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[8] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[9] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[10] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[11] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[12] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[13] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[14] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[15] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[16] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[17] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[18] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[19] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[20] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[21] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[22] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[23] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[24] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[25] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[26] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[27] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[28] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[29] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[30] is invalid @[ArbitraryGenerater.scala 11:13]
    state_initval[31] is invalid @[ArbitraryGenerater.scala 11:13]
    state_state.reg_wky[0] <= state_initval[0] @[RiscvCore.scala 75:15]
    state_state.reg_wky[1] <= state_initval[1] @[RiscvCore.scala 75:15]
    state_state.reg_wky[2] <= state_initval[2] @[RiscvCore.scala 75:15]
    state_state.reg_wky[3] <= state_initval[3] @[RiscvCore.scala 75:15]
    state_state.reg_wky[4] <= state_initval[4] @[RiscvCore.scala 75:15]
    state_state.reg_wky[5] <= state_initval[5] @[RiscvCore.scala 75:15]
    state_state.reg_wky[6] <= state_initval[6] @[RiscvCore.scala 75:15]
    state_state.reg_wky[7] <= state_initval[7] @[RiscvCore.scala 75:15]
    state_state.reg_wky[8] <= state_initval[8] @[RiscvCore.scala 75:15]
    state_state.reg_wky[9] <= state_initval[9] @[RiscvCore.scala 75:15]
    state_state.reg_wky[10] <= state_initval[10] @[RiscvCore.scala 75:15]
    state_state.reg_wky[11] <= state_initval[11] @[RiscvCore.scala 75:15]
    state_state.reg_wky[12] <= state_initval[12] @[RiscvCore.scala 75:15]
    state_state.reg_wky[13] <= state_initval[13] @[RiscvCore.scala 75:15]
    state_state.reg_wky[14] <= state_initval[14] @[RiscvCore.scala 75:15]
    state_state.reg_wky[15] <= state_initval[15] @[RiscvCore.scala 75:15]
    state_state.reg_wky[16] <= state_initval[16] @[RiscvCore.scala 75:15]
    state_state.reg_wky[17] <= state_initval[17] @[RiscvCore.scala 75:15]
    state_state.reg_wky[18] <= state_initval[18] @[RiscvCore.scala 75:15]
    state_state.reg_wky[19] <= state_initval[19] @[RiscvCore.scala 75:15]
    state_state.reg_wky[20] <= state_initval[20] @[RiscvCore.scala 75:15]
    state_state.reg_wky[21] <= state_initval[21] @[RiscvCore.scala 75:15]
    state_state.reg_wky[22] <= state_initval[22] @[RiscvCore.scala 75:15]
    state_state.reg_wky[23] <= state_initval[23] @[RiscvCore.scala 75:15]
    state_state.reg_wky[24] <= state_initval[24] @[RiscvCore.scala 75:15]
    state_state.reg_wky[25] <= state_initval[25] @[RiscvCore.scala 75:15]
    state_state.reg_wky[26] <= state_initval[26] @[RiscvCore.scala 75:15]
    state_state.reg_wky[27] <= state_initval[27] @[RiscvCore.scala 75:15]
    state_state.reg_wky[28] <= state_initval[28] @[RiscvCore.scala 75:15]
    state_state.reg_wky[29] <= state_initval[29] @[RiscvCore.scala 75:15]
    state_state.reg_wky[30] <= state_initval[30] @[RiscvCore.scala 75:15]
    state_state.reg_wky[31] <= state_initval[31] @[RiscvCore.scala 75:15]
    state_state.pc <= UInt<32>("h80000000") @[RiscvCore.scala 79:15]
    wire state_state_csr_csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>} @[CSR.scala 330:19]
    node _state_state_csr_misaInitVal_T = shl(UInt<1>("h1"), 30) @[CSR.scala 335:25]
    node _state_state_csr_misaInitVal_T_1 = shl(UInt<1>("h1"), 8) @[CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_2 = or(UInt<1>("h0"), _state_state_csr_misaInitVal_T_1) @[CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_3 = shl(UInt<1>("h1"), 12) @[CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_4 = or(_state_state_csr_misaInitVal_T_2, _state_state_csr_misaInitVal_T_3) @[CSR.scala 341:75]
    node state_state_csr_misaInitVal = or(_state_state_csr_misaInitVal_T, _state_state_csr_misaInitVal_T_4) @[CSR.scala 341:20]
    state_state_csr_csr.misa <= state_state_csr_misaInitVal @[CSR.scala 343:14]
    state_state_csr_csr.mvendorid <= UInt<1>("h0") @[CSR.scala 347:19]
    state_state_csr_csr.marchid <= UInt<1>("h0") @[CSR.scala 349:17]
    state_state_csr_csr.mimpid <= UInt<1>("h0") @[CSR.scala 351:17]
    state_state_csr_csr.mhartid <= UInt<1>("h0") @[CSR.scala 352:17]
    state_state_csr_csr.mstatus <= UInt<13>("h1800") @[CSR.scala 353:17]
    wire state_state_csr_mstatusStruct : { sd : UInt<1>, pad0 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[CSR.scala 354:45]
    wire _state_state_csr_mstatusStruct_WIRE : UInt<32> @[CSR.scala 354:45]
    _state_state_csr_mstatusStruct_WIRE <= state_state_csr_csr.mstatus @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T = bits(_state_state_csr_mstatusStruct_WIRE, 0, 0) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad4 <= _state_state_csr_mstatusStruct_T @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_1 = bits(_state_state_csr_mstatusStruct_WIRE, 1, 1) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.sie <= _state_state_csr_mstatusStruct_T_1 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_2 = bits(_state_state_csr_mstatusStruct_WIRE, 2, 2) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad3 <= _state_state_csr_mstatusStruct_T_2 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_3 = bits(_state_state_csr_mstatusStruct_WIRE, 3, 3) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mie <= _state_state_csr_mstatusStruct_T_3 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_4 = bits(_state_state_csr_mstatusStruct_WIRE, 4, 4) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad2 <= _state_state_csr_mstatusStruct_T_4 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_5 = bits(_state_state_csr_mstatusStruct_WIRE, 5, 5) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.spie <= _state_state_csr_mstatusStruct_T_5 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_6 = bits(_state_state_csr_mstatusStruct_WIRE, 6, 6) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.ube <= _state_state_csr_mstatusStruct_T_6 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_7 = bits(_state_state_csr_mstatusStruct_WIRE, 7, 7) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpie <= _state_state_csr_mstatusStruct_T_7 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_8 = bits(_state_state_csr_mstatusStruct_WIRE, 8, 8) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.spp <= _state_state_csr_mstatusStruct_T_8 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_9 = bits(_state_state_csr_mstatusStruct_WIRE, 10, 9) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.vs <= _state_state_csr_mstatusStruct_T_9 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_10 = bits(_state_state_csr_mstatusStruct_WIRE, 12, 11) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpp <= _state_state_csr_mstatusStruct_T_10 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_11 = bits(_state_state_csr_mstatusStruct_WIRE, 14, 13) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.fs <= _state_state_csr_mstatusStruct_T_11 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_12 = bits(_state_state_csr_mstatusStruct_WIRE, 16, 15) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.xs <= _state_state_csr_mstatusStruct_T_12 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_13 = bits(_state_state_csr_mstatusStruct_WIRE, 17, 17) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mprv <= _state_state_csr_mstatusStruct_T_13 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_14 = bits(_state_state_csr_mstatusStruct_WIRE, 18, 18) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.sum <= _state_state_csr_mstatusStruct_T_14 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_15 = bits(_state_state_csr_mstatusStruct_WIRE, 19, 19) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.mxr <= _state_state_csr_mstatusStruct_T_15 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_16 = bits(_state_state_csr_mstatusStruct_WIRE, 20, 20) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.tvm <= _state_state_csr_mstatusStruct_T_16 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_17 = bits(_state_state_csr_mstatusStruct_WIRE, 21, 21) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.tw <= _state_state_csr_mstatusStruct_T_17 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_18 = bits(_state_state_csr_mstatusStruct_WIRE, 22, 22) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.tsr <= _state_state_csr_mstatusStruct_T_18 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_19 = bits(_state_state_csr_mstatusStruct_WIRE, 30, 23) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad0 <= _state_state_csr_mstatusStruct_T_19 @[CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_20 = bits(_state_state_csr_mstatusStruct_WIRE, 31, 31) @[CSR.scala 354:45]
    state_state_csr_mstatusStruct.sd <= _state_state_csr_mstatusStruct_T_20 @[CSR.scala 354:45]
    state_state_csr_csr.mstatush <= UInt<1>("h0") @[CSR.scala 357:20]
    state_state_csr_csr.mscratch <= UInt<1>("h0") @[CSR.scala 358:20]
    state_state_csr_csr.mtvec <= UInt<1>("h0") @[CSR.scala 359:20]
    state_state_csr_csr.mcounteren <= UInt<1>("h0") @[CSR.scala 360:20]
    state_state_csr_csr.medeleg <= UInt<1>("h0") @[CSR.scala 361:20]
    state_state_csr_csr.mideleg <= UInt<1>("h0") @[CSR.scala 362:20]
    state_state_csr_csr.mip <= UInt<1>("h0") @[CSR.scala 363:20]
    state_state_csr_csr.mie <= UInt<1>("h0") @[CSR.scala 364:20]
    state_state_csr_csr.mepc <= UInt<1>("h0") @[CSR.scala 365:20]
    state_state_csr_csr.mcause <= UInt<1>("h0") @[CSR.scala 366:20]
    state_state_csr_csr.mtval <= UInt<1>("h0") @[CSR.scala 367:20]
    state_state_csr_csr.cycle <= UInt<1>("h0") @[CSR.scala 368:20]
    state_state_csr_csr.scause <= UInt<1>("h0") @[CSR.scala 371:20]
    state_state_csr_csr.scounteren <= UInt<1>("h0") @[CSR.scala 372:20]
    state_state_csr_csr.stvec <= UInt<1>("h0") @[CSR.scala 373:20]
    state_state_csr_csr.sepc <= UInt<1>("h0") @[CSR.scala 374:20]
    state_state_csr_csr.stval <= UInt<1>("h0") @[CSR.scala 375:20]
    state_state_csr_csr.sscratch <= UInt<1>("h0") @[CSR.scala 376:20]
    state_state_csr_csr.satp <= UInt<1>("h0") @[CSR.scala 378:14]
    state_state_csr_csr.pmpcfg0 <= UInt<1>("h0") @[CSR.scala 386:18]
    state_state_csr_csr.pmpcfg1 <= UInt<1>("h0") @[CSR.scala 387:18]
    state_state_csr_csr.pmpcfg2 <= UInt<1>("h0") @[CSR.scala 388:18]
    state_state_csr_csr.pmpcfg3 <= UInt<1>("h0") @[CSR.scala 389:18]
    state_state_csr_csr.pmpaddr0 <= UInt<1>("h0") @[CSR.scala 390:18]
    state_state_csr_csr.pmpaddr1 <= UInt<1>("h0") @[CSR.scala 391:18]
    state_state_csr_csr.pmpaddr2 <= UInt<1>("h0") @[CSR.scala 392:18]
    state_state_csr_csr.pmpaddr3 <= UInt<1>("h0") @[CSR.scala 393:18]
    state_state_csr_csr.MXLEN <= UInt<6>("h20") @[CSR.scala 398:15]
    state_state_csr_csr.IALIGN <= UInt<6>("h20") @[CSR.scala 399:16]
    state_state_csr_csr.ILEN <= UInt<6>("h20") @[CSR.scala 403:14]
    state_state.csr <= state_state_csr_csr @[RiscvCore.scala 80:15]
    wire state_state_internal_internal : { privilegeMode : UInt<2>} @[RiscvCore.scala 56:24]
    state_state_internal_internal.privilegeMode <= UInt<2>("h3") @[RiscvCore.scala 57:28]
    state_state.internal <= state_state_internal_internal @[RiscvCore.scala 82:20]
    reg state : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, clock with :
      reset => (reset_wky, state_state) @[RiscvCore.scala 172:22]
    inst trans aof RiscvTrans @[RiscvCore.scala 173:21]
    trans.clock <= clock
    trans.reset_wky <= reset_wky
    trans.io.inst_wky <= io.inst_wky @[RiscvCore.scala 175:18]
    trans.io.valid <= io.valid @[RiscvCore.scala 176:18]
    io.mem.write <= trans.io.mem.write @[RiscvCore.scala 177:16]
    trans.io.mem.read.data <= io.mem.read.data @[RiscvCore.scala 177:16]
    io.mem.read.memWidth <= trans.io.mem.read.memWidth @[RiscvCore.scala 177:16]
    io.mem.read.addr <= trans.io.mem.read.addr @[RiscvCore.scala 177:16]
    io.mem.read.valid <= trans.io.mem.read.valid @[RiscvCore.scala 177:16]
    trans.io.now.internal.privilegeMode <= state.internal.privilegeMode @[RiscvCore.scala 179:16]
    trans.io.now.csr.ILEN <= state.csr.ILEN @[RiscvCore.scala 179:16]
    trans.io.now.csr.IALIGN <= state.csr.IALIGN @[RiscvCore.scala 179:16]
    trans.io.now.csr.MXLEN <= state.csr.MXLEN @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr3 <= state.csr.pmpaddr3 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr2 <= state.csr.pmpaddr2 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr1 <= state.csr.pmpaddr1 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpaddr0 <= state.csr.pmpaddr0 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg3 <= state.csr.pmpcfg3 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg2 <= state.csr.pmpcfg2 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg1 <= state.csr.pmpcfg1 @[RiscvCore.scala 179:16]
    trans.io.now.csr.pmpcfg0 <= state.csr.pmpcfg0 @[RiscvCore.scala 179:16]
    trans.io.now.csr.satp <= state.csr.satp @[RiscvCore.scala 179:16]
    trans.io.now.csr.sscratch <= state.csr.sscratch @[RiscvCore.scala 179:16]
    trans.io.now.csr.stval <= state.csr.stval @[RiscvCore.scala 179:16]
    trans.io.now.csr.sepc <= state.csr.sepc @[RiscvCore.scala 179:16]
    trans.io.now.csr.stvec <= state.csr.stvec @[RiscvCore.scala 179:16]
    trans.io.now.csr.scause <= state.csr.scause @[RiscvCore.scala 179:16]
    trans.io.now.csr.scounteren <= state.csr.scounteren @[RiscvCore.scala 179:16]
    trans.io.now.csr.cycle <= state.csr.cycle @[RiscvCore.scala 179:16]
    trans.io.now.csr.mtval <= state.csr.mtval @[RiscvCore.scala 179:16]
    trans.io.now.csr.mcause <= state.csr.mcause @[RiscvCore.scala 179:16]
    trans.io.now.csr.mepc <= state.csr.mepc @[RiscvCore.scala 179:16]
    trans.io.now.csr.mie <= state.csr.mie @[RiscvCore.scala 179:16]
    trans.io.now.csr.mip <= state.csr.mip @[RiscvCore.scala 179:16]
    trans.io.now.csr.mideleg <= state.csr.mideleg @[RiscvCore.scala 179:16]
    trans.io.now.csr.medeleg <= state.csr.medeleg @[RiscvCore.scala 179:16]
    trans.io.now.csr.mcounteren <= state.csr.mcounteren @[RiscvCore.scala 179:16]
    trans.io.now.csr.mtvec <= state.csr.mtvec @[RiscvCore.scala 179:16]
    trans.io.now.csr.mscratch <= state.csr.mscratch @[RiscvCore.scala 179:16]
    trans.io.now.csr.mstatush <= state.csr.mstatush @[RiscvCore.scala 179:16]
    trans.io.now.csr.mstatus <= state.csr.mstatus @[RiscvCore.scala 179:16]
    trans.io.now.csr.mhartid <= state.csr.mhartid @[RiscvCore.scala 179:16]
    trans.io.now.csr.mimpid <= state.csr.mimpid @[RiscvCore.scala 179:16]
    trans.io.now.csr.marchid <= state.csr.marchid @[RiscvCore.scala 179:16]
    trans.io.now.csr.mvendorid <= state.csr.mvendorid @[RiscvCore.scala 179:16]
    trans.io.now.csr.misa <= state.csr.misa @[RiscvCore.scala 179:16]
    trans.io.now.pc <= state.pc @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[0] <= state.reg_wky[0] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[1] <= state.reg_wky[1] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[2] <= state.reg_wky[2] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[3] <= state.reg_wky[3] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[4] <= state.reg_wky[4] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[5] <= state.reg_wky[5] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[6] <= state.reg_wky[6] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[7] <= state.reg_wky[7] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[8] <= state.reg_wky[8] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[9] <= state.reg_wky[9] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[10] <= state.reg_wky[10] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[11] <= state.reg_wky[11] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[12] <= state.reg_wky[12] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[13] <= state.reg_wky[13] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[14] <= state.reg_wky[14] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[15] <= state.reg_wky[15] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[16] <= state.reg_wky[16] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[17] <= state.reg_wky[17] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[18] <= state.reg_wky[18] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[19] <= state.reg_wky[19] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[20] <= state.reg_wky[20] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[21] <= state.reg_wky[21] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[22] <= state.reg_wky[22] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[23] <= state.reg_wky[23] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[24] <= state.reg_wky[24] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[25] <= state.reg_wky[25] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[26] <= state.reg_wky[26] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[27] <= state.reg_wky[27] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[28] <= state.reg_wky[28] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[29] <= state.reg_wky[29] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[30] <= state.reg_wky[30] @[RiscvCore.scala 179:16]
    trans.io.now.reg_wky[31] <= state.reg_wky[31] @[RiscvCore.scala 179:16]
    state <= trans.io.next @[RiscvCore.scala 180:16]
    io.now <= state @[RiscvCore.scala 182:15]
    io.next <= trans.io.next @[RiscvCore.scala 183:15]
    io.event <= trans.io.event @[RiscvCore.scala 184:15]
    io.iFetchpc <= trans.io.iFetchpc @[RiscvCore.scala 185:15]

  module CheckerWithResult :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip instCommit : { valid : UInt<1>, inst_wky : UInt<32>, pc : UInt<32>}, flip result : { reg_wky : UInt<32>[32], pc : UInt<32>, csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, flip mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}}, flip event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>}}

    inst specCore aof RiscvCore @[Checker.scala 47:24]
    specCore.clock <= clock
    specCore.reset_wky <= reset_wky
    specCore.io.valid <= io.instCommit.valid @[Checker.scala 48:21]
    specCore.io.inst_wky <= io.instCommit.inst_wky @[Checker.scala 49:21]
    node _T = eq(io.mem.read.valid, specCore.io.mem.read.valid) @[Checker.scala 53:46]
    node _T_1 = asUInt(reset_wky) @[Checker.scala 53:13]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[Checker.scala 53:13]
    when _T_2 : @[Checker.scala 53:13]
    {
      node _T_3 = eq(_T, UInt<1>("h0")) @[Checker.scala 53:13]
      when _T_3 : @[Checker.scala 53:13]
      {
      }
    }
    node _T_4 = or(io.mem.read.valid, specCore.io.mem.read.valid) @[Checker.scala 54:44]
    when _T_4 : @[Checker.scala 54:84]
    {
      node _T_5 = eq(io.mem.read.addr, specCore.io.mem.read.addr) @[Checker.scala 55:47]
      node _T_6 = asUInt(reset_wky) @[Checker.scala 55:15]
      node _T_7 = eq(_T_6, UInt<1>("h0")) @[Checker.scala 55:15]
      when _T_7 : @[Checker.scala 55:15]
      {
        node _T_8 = eq(_T_5, UInt<1>("h0")) @[Checker.scala 55:15]
        when _T_8 : @[Checker.scala 55:15]
        {
        }
      }
      node _T_9 = eq(io.mem.read.memWidth, specCore.io.mem.read.memWidth) @[Checker.scala 56:51]
      node _T_10 = asUInt(reset_wky) @[Checker.scala 56:15]
      node _T_11 = eq(_T_10, UInt<1>("h0")) @[Checker.scala 56:15]
      when _T_11 : @[Checker.scala 56:15]
      {
        node _T_12 = eq(_T_9, UInt<1>("h0")) @[Checker.scala 56:15]
        when _T_12 : @[Checker.scala 56:15]
        {
        }
    }
    }
    node _T_13 = eq(io.mem.write.valid, specCore.io.mem.write.valid) @[Checker.scala 58:47]
    node _T_14 = asUInt(reset_wky) @[Checker.scala 58:13]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[Checker.scala 58:13]
    when _T_15 : @[Checker.scala 58:13]
    {
      node _T_16 = eq(_T_13, UInt<1>("h0")) @[Checker.scala 58:13]
      when _T_16 : @[Checker.scala 58:13]
      {
      }
    }
    node _T_17 = or(io.mem.write.valid, specCore.io.mem.write.valid) @[Checker.scala 59:45]
    when _T_17 : @[Checker.scala 59:86]
    {
      node _T_18 = eq(io.mem.write.addr, specCore.io.mem.write.addr) @[Checker.scala 60:48]
      node _T_19 = asUInt(reset_wky) @[Checker.scala 60:15]
      node _T_20 = eq(_T_19, UInt<1>("h0")) @[Checker.scala 60:15]
      when _T_20 : @[Checker.scala 60:15]
      {
        node _T_21 = eq(_T_18, UInt<1>("h0")) @[Checker.scala 60:15]
        when _T_21 : @[Checker.scala 60:15]
        {
        }
      }
      node _T_22 = eq(io.mem.write.data, specCore.io.mem.write.data) @[Checker.scala 61:48]
      node _T_23 = asUInt(reset_wky) @[Checker.scala 61:15]
      node _T_24 = eq(_T_23, UInt<1>("h0")) @[Checker.scala 61:15]
      when _T_24 : @[Checker.scala 61:15]
      {
        node _T_25 = eq(_T_22, UInt<1>("h0")) @[Checker.scala 61:15]
        when _T_25 : @[Checker.scala 61:15]
        {
        }
      }
      node _T_26 = eq(io.mem.write.memWidth, specCore.io.mem.write.memWidth) @[Checker.scala 62:52]
      node _T_27 = asUInt(reset_wky) @[Checker.scala 62:15]
      node _T_28 = eq(_T_27, UInt<1>("h0")) @[Checker.scala 62:15]
      when _T_28 : @[Checker.scala 62:15]
      {
        node _T_29 = eq(_T_26, UInt<1>("h0")) @[Checker.scala 62:15]
        when _T_29 : @[Checker.scala 62:15]
        {
        }
    }
    }
    specCore.io.mem.read.data <= io.mem.read.data @[Checker.scala 64:33]
    when io.instCommit.valid : @[Checker.scala 69:39]
    {
      node _T_30 = eq(io.result.reg_wky[UInt<1>("h0")], specCore.io.next.reg_wky[UInt<1>("h0")]) @[Checker.scala 72:43]
      node _T_31 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_32 = eq(_T_31, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_32 : @[Checker.scala 72:13]
      {
        node _T_33 = eq(_T_30, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_33 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_34 = eq(io.result.reg_wky[UInt<1>("h1")], specCore.io.next.reg_wky[UInt<1>("h1")]) @[Checker.scala 72:43]
      node _T_35 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_36 = eq(_T_35, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_36 : @[Checker.scala 72:13]
      {
        node _T_37 = eq(_T_34, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_37 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_38 = eq(io.result.reg_wky[UInt<2>("h2")], specCore.io.next.reg_wky[UInt<2>("h2")]) @[Checker.scala 72:43]
      node _T_39 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_40 = eq(_T_39, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_40 : @[Checker.scala 72:13]
      {
        node _T_41 = eq(_T_38, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_41 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_42 = eq(io.result.reg_wky[UInt<2>("h3")], specCore.io.next.reg_wky[UInt<2>("h3")]) @[Checker.scala 72:43]
      node _T_43 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_44 = eq(_T_43, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_44 : @[Checker.scala 72:13]
      {
        node _T_45 = eq(_T_42, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_45 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_46 = eq(io.result.reg_wky[UInt<3>("h4")], specCore.io.next.reg_wky[UInt<3>("h4")]) @[Checker.scala 72:43]
      node _T_47 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_48 = eq(_T_47, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_48 : @[Checker.scala 72:13]
      {
        node _T_49 = eq(_T_46, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_49 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_50 = eq(io.result.reg_wky[UInt<3>("h5")], specCore.io.next.reg_wky[UInt<3>("h5")]) @[Checker.scala 72:43]
      node _T_51 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_52 = eq(_T_51, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_52 : @[Checker.scala 72:13]
      {
        node _T_53 = eq(_T_50, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_53 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_54 = eq(io.result.reg_wky[UInt<3>("h6")], specCore.io.next.reg_wky[UInt<3>("h6")]) @[Checker.scala 72:43]
      node _T_55 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_56 = eq(_T_55, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_56 : @[Checker.scala 72:13]
      {
        node _T_57 = eq(_T_54, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_57 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_58 = eq(io.result.reg_wky[UInt<3>("h7")], specCore.io.next.reg_wky[UInt<3>("h7")]) @[Checker.scala 72:43]
      node _T_59 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_60 = eq(_T_59, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_60 : @[Checker.scala 72:13]
      {
        node _T_61 = eq(_T_58, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_61 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_62 = eq(io.result.reg_wky[UInt<4>("h8")], specCore.io.next.reg_wky[UInt<4>("h8")]) @[Checker.scala 72:43]
      node _T_63 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_64 = eq(_T_63, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_64 : @[Checker.scala 72:13]
      {
        node _T_65 = eq(_T_62, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_65 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_66 = eq(io.result.reg_wky[UInt<4>("h9")], specCore.io.next.reg_wky[UInt<4>("h9")]) @[Checker.scala 72:43]
      node _T_67 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_68 = eq(_T_67, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_68 : @[Checker.scala 72:13]
      {
        node _T_69 = eq(_T_66, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_69 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_70 = eq(io.result.reg_wky[UInt<4>("ha")], specCore.io.next.reg_wky[UInt<4>("ha")]) @[Checker.scala 72:43]
      node _T_71 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_72 = eq(_T_71, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_72 : @[Checker.scala 72:13]
      {
        node _T_73 = eq(_T_70, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_73 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_74 = eq(io.result.reg_wky[UInt<4>("hb")], specCore.io.next.reg_wky[UInt<4>("hb")]) @[Checker.scala 72:43]
      node _T_75 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_76 = eq(_T_75, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_76 : @[Checker.scala 72:13]
      {
        node _T_77 = eq(_T_74, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_77 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_78 = eq(io.result.reg_wky[UInt<4>("hc")], specCore.io.next.reg_wky[UInt<4>("hc")]) @[Checker.scala 72:43]
      node _T_79 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_80 = eq(_T_79, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_80 : @[Checker.scala 72:13]
      {
        node _T_81 = eq(_T_78, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_81 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_82 = eq(io.result.reg_wky[UInt<4>("hd")], specCore.io.next.reg_wky[UInt<4>("hd")]) @[Checker.scala 72:43]
      node _T_83 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_84 = eq(_T_83, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_84 : @[Checker.scala 72:13]
      {
        node _T_85 = eq(_T_82, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_85 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_86 = eq(io.result.reg_wky[UInt<4>("he")], specCore.io.next.reg_wky[UInt<4>("he")]) @[Checker.scala 72:43]
      node _T_87 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_88 = eq(_T_87, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_88 : @[Checker.scala 72:13]
      {
        node _T_89 = eq(_T_86, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_89 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_90 = eq(io.result.reg_wky[UInt<4>("hf")], specCore.io.next.reg_wky[UInt<4>("hf")]) @[Checker.scala 72:43]
      node _T_91 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_92 = eq(_T_91, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_92 : @[Checker.scala 72:13]
      {
        node _T_93 = eq(_T_90, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_93 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_94 = eq(io.result.reg_wky[UInt<5>("h10")], specCore.io.next.reg_wky[UInt<5>("h10")]) @[Checker.scala 72:43]
      node _T_95 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_96 = eq(_T_95, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_96 : @[Checker.scala 72:13]
      {
        node _T_97 = eq(_T_94, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_97 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_98 = eq(io.result.reg_wky[UInt<5>("h11")], specCore.io.next.reg_wky[UInt<5>("h11")]) @[Checker.scala 72:43]
      node _T_99 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_100 = eq(_T_99, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_100 : @[Checker.scala 72:13]
      {
        node _T_101 = eq(_T_98, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_101 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_102 = eq(io.result.reg_wky[UInt<5>("h12")], specCore.io.next.reg_wky[UInt<5>("h12")]) @[Checker.scala 72:43]
      node _T_103 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_104 = eq(_T_103, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_104 : @[Checker.scala 72:13]
      {
        node _T_105 = eq(_T_102, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_105 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_106 = eq(io.result.reg_wky[UInt<5>("h13")], specCore.io.next.reg_wky[UInt<5>("h13")]) @[Checker.scala 72:43]
      node _T_107 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_108 = eq(_T_107, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_108 : @[Checker.scala 72:13]
      {
        node _T_109 = eq(_T_106, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_109 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_110 = eq(io.result.reg_wky[UInt<5>("h14")], specCore.io.next.reg_wky[UInt<5>("h14")]) @[Checker.scala 72:43]
      node _T_111 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_112 = eq(_T_111, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_112 : @[Checker.scala 72:13]
      {
        node _T_113 = eq(_T_110, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_113 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_114 = eq(io.result.reg_wky[UInt<5>("h15")], specCore.io.next.reg_wky[UInt<5>("h15")]) @[Checker.scala 72:43]
      node _T_115 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_116 = eq(_T_115, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_116 : @[Checker.scala 72:13]
      {
        node _T_117 = eq(_T_114, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_117 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_118 = eq(io.result.reg_wky[UInt<5>("h16")], specCore.io.next.reg_wky[UInt<5>("h16")]) @[Checker.scala 72:43]
      node _T_119 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_120 = eq(_T_119, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_120 : @[Checker.scala 72:13]
      {
        node _T_121 = eq(_T_118, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_121 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_122 = eq(io.result.reg_wky[UInt<5>("h17")], specCore.io.next.reg_wky[UInt<5>("h17")]) @[Checker.scala 72:43]
      node _T_123 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_124 = eq(_T_123, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_124 : @[Checker.scala 72:13]
      {
        node _T_125 = eq(_T_122, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_125 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_126 = eq(io.result.reg_wky[UInt<5>("h18")], specCore.io.next.reg_wky[UInt<5>("h18")]) @[Checker.scala 72:43]
      node _T_127 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_128 = eq(_T_127, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_128 : @[Checker.scala 72:13]
      {
        node _T_129 = eq(_T_126, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_129 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_130 = eq(io.result.reg_wky[UInt<5>("h19")], specCore.io.next.reg_wky[UInt<5>("h19")]) @[Checker.scala 72:43]
      node _T_131 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_132 = eq(_T_131, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_132 : @[Checker.scala 72:13]
      {
        node _T_133 = eq(_T_130, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_133 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_134 = eq(io.result.reg_wky[UInt<5>("h1a")], specCore.io.next.reg_wky[UInt<5>("h1a")]) @[Checker.scala 72:43]
      node _T_135 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_136 = eq(_T_135, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_136 : @[Checker.scala 72:13]
      {
        node _T_137 = eq(_T_134, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_137 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_138 = eq(io.result.reg_wky[UInt<5>("h1b")], specCore.io.next.reg_wky[UInt<5>("h1b")]) @[Checker.scala 72:43]
      node _T_139 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_140 = eq(_T_139, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_140 : @[Checker.scala 72:13]
      {
        node _T_141 = eq(_T_138, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_141 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_142 = eq(io.result.reg_wky[UInt<5>("h1c")], specCore.io.next.reg_wky[UInt<5>("h1c")]) @[Checker.scala 72:43]
      node _T_143 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_144 = eq(_T_143, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_144 : @[Checker.scala 72:13]
      {
        node _T_145 = eq(_T_142, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_145 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_146 = eq(io.result.reg_wky[UInt<5>("h1d")], specCore.io.next.reg_wky[UInt<5>("h1d")]) @[Checker.scala 72:43]
      node _T_147 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_148 = eq(_T_147, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_148 : @[Checker.scala 72:13]
      {
        node _T_149 = eq(_T_146, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_149 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_150 = eq(io.result.reg_wky[UInt<5>("h1e")], specCore.io.next.reg_wky[UInt<5>("h1e")]) @[Checker.scala 72:43]
      node _T_151 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_152 = eq(_T_151, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_152 : @[Checker.scala 72:13]
      {
        node _T_153 = eq(_T_150, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_153 : @[Checker.scala 72:13]
        {
        }
      }
      node _T_154 = eq(io.result.reg_wky[UInt<5>("h1f")], specCore.io.next.reg_wky[UInt<5>("h1f")]) @[Checker.scala 72:43]
      node _T_155 = asUInt(reset_wky) @[Checker.scala 72:13]
      node _T_156 = eq(_T_155, UInt<1>("h0")) @[Checker.scala 72:13]
      when _T_156 : @[Checker.scala 72:13]
      {
        node _T_157 = eq(_T_154, UInt<1>("h0")) @[Checker.scala 72:13]
        when _T_157 : @[Checker.scala 72:13]
        {
        }
    }
    }
    when io.instCommit.valid : @[Checker.scala 76:39]
    {
      node _T_158 = eq(io.instCommit.pc, specCore.io.now.pc) @[Checker.scala 78:39]
      node _T_159 = asUInt(reset_wky) @[Checker.scala 78:11]
      node _T_160 = eq(_T_159, UInt<1>("h0")) @[Checker.scala 78:11]
      when _T_160 : @[Checker.scala 78:11]
      {
        node _T_161 = eq(_T_158, UInt<1>("h0")) @[Checker.scala 78:11]
        when _T_161 : @[Checker.scala 78:11]
        {
        }
    }
    }
    node _T_162 = or(io.event.valid, specCore.io.event.valid) @[Checker.scala 90:33]
    when _T_162 : @[Checker.scala 90:71]
    {
      node _T_163 = eq(io.event.valid, specCore.io.event.valid) @[Checker.scala 92:32]
      node _T_164 = asUInt(reset_wky) @[Checker.scala 91:11]
      node _T_165 = eq(_T_164, UInt<1>("h0")) @[Checker.scala 91:11]
      when _T_165 : @[Checker.scala 91:11]
      {
        node _T_166 = eq(_T_163, UInt<1>("h0")) @[Checker.scala 91:11]
        when _T_166 : @[Checker.scala 91:11]
        {
        }
      }
      node _T_167 = eq(io.event.intrNO, specCore.io.event.intrNO) @[Checker.scala 94:38]
      node _T_168 = asUInt(reset_wky) @[Checker.scala 94:11]
      node _T_169 = eq(_T_168, UInt<1>("h0")) @[Checker.scala 94:11]
      when _T_169 : @[Checker.scala 94:11]
      {
        node _T_170 = eq(_T_167, UInt<1>("h0")) @[Checker.scala 94:11]
        when _T_170 : @[Checker.scala 94:11]
        {
        }
      }
      node _T_171 = eq(io.event.cause, specCore.io.event.cause) @[Checker.scala 95:37]
      node _T_172 = asUInt(reset_wky) @[Checker.scala 95:11]
      node _T_173 = eq(_T_172, UInt<1>("h0")) @[Checker.scala 95:11]
      when _T_173 : @[Checker.scala 95:11]
      {
        node _T_174 = eq(_T_171, UInt<1>("h0")) @[Checker.scala 95:11]
        when _T_174 : @[Checker.scala 95:11]
        {
        }
      }
      node _T_175 = eq(io.event.exceptionPC, specCore.io.event.exceptionPC) @[Checker.scala 96:43]
      node _T_176 = asUInt(reset_wky) @[Checker.scala 96:11]
      node _T_177 = eq(_T_176, UInt<1>("h0")) @[Checker.scala 96:11]
      when _T_177 : @[Checker.scala 96:11]
      {
        node _T_178 = eq(_T_175, UInt<1>("h0")) @[Checker.scala 96:11]
        when _T_178 : @[Checker.scala 96:11]
        {
        }
      }
      node _T_179 = eq(io.event.exceptionInst, specCore.io.event.exceptionInst) @[Checker.scala 97:45]
      node _T_180 = asUInt(reset_wky) @[Checker.scala 97:11]
      node _T_181 = eq(_T_180, UInt<1>("h0")) @[Checker.scala 97:11]
      when _T_181 : @[Checker.scala 97:11]
      {
        node _T_182 = eq(_T_179, UInt<1>("h0")) @[Checker.scala 97:11]
        when _T_182 : @[Checker.scala 97:11]
        {
        }
 }
 }


  module WBU :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { decode : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}, isMMIO : UInt<1>, intrNO : UInt<32>, commits : UInt<32>[5], mem_rvfi : { addr : UInt<32>, rmask : UInt<4>, wmask : UInt<4>, rdata : UInt<32>, wdata : UInt<32>}}}, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<32>}, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}}

    node _io_wb_rfWen_T = and(io.in.bits_wky.decode.ctrl.rfWen, io.in.valid) @[WBU.scala 35:47]
    io.wb.rfWen <= _io_wb_rfWen_T @[WBU.scala 35:15]
    io.wb.rfDest <= io.in.bits_wky.decode.ctrl.rfDest @[WBU.scala 36:16]
    io.wb.rfData <= io.in.bits_wky.commits[io.in.bits_wky.decode.ctrl.fuType] @[WBU.scala 37:16]
    io.in.ready <= UInt<1>("h1") @[WBU.scala 39:15]
    io.redirect <= io.in.bits_wky.decode.cf.redirect @[WBU.scala 41:15]
    node _io_redirect_valid_T = and(io.in.bits_wky.decode.cf.redirect.valid, io.in.valid) @[WBU.scala 42:60]
    io.redirect.valid <= _io_redirect_valid_T @[WBU.scala 42:21]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T = and(io.in.valid, enableDisplay) @[Debug.scala 55:16]
    when _T : @[Debug.scala 55:31]
    {
      node _T_1 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_2 = eq(_T_1, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_2 : @[Debug.scala 56:24]
      {
      }
      node _T_3 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_4 = eq(_T_3, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_4 : @[Debug.scala 57:13]
      {
    }
    }
    wire falseWire : UInt<1> @[WBU.scala 46:27]
    falseWire <= UInt<1>("h0") @[WBU.scala 46:27]
    node tmpInst = bits(io.in.bits_wky.decode.cf.instr, 31, 0) @[WBU.scala 104:47]
    node _T_5 = eq(io.in.valid, UInt<1>("h0")) @[WBU.scala 107:9]
    node _T_6 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_7 = eq(UInt<5>("h13"), _T_6) @[RVInsts.scala 12:39]
    node _T_8 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_9 = eq(UInt<14>("h2013"), _T_8) @[RVInsts.scala 12:39]
    node _T_10 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_11 = eq(UInt<14>("h3013"), _T_10) @[RVInsts.scala 12:39]
    node _T_12 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_13 = eq(UInt<15>("h7013"), _T_12) @[RVInsts.scala 12:39]
    node _T_14 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_15 = eq(UInt<15>("h6013"), _T_14) @[RVInsts.scala 12:39]
    node _T_16 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_17 = eq(UInt<15>("h4013"), _T_16) @[RVInsts.scala 12:39]
    node _T_18 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
    node _T_19 = eq(UInt<13>("h1013"), _T_18) @[RVInsts.scala 29:12]
    node _T_20 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
    node _T_21 = eq(UInt<15>("h5013"), _T_20) @[RVInsts.scala 29:12]
    node _T_22 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 29:12]
    node _T_23 = eq(UInt<31>("h40005013"), _T_22) @[RVInsts.scala 29:12]
    node _T_24 = and(tmpInst, UInt<7>("h7f")) @[RVInsts.scala 12:39]
    node _T_25 = eq(UInt<6>("h37"), _T_24) @[RVInsts.scala 12:39]
    node _T_26 = and(tmpInst, UInt<7>("h7f")) @[RVInsts.scala 12:39]
    node _T_27 = eq(UInt<5>("h17"), _T_26) @[RVInsts.scala 12:39]
    node _T_28 = or(_T_7, _T_9) @[AssumeHelper.scala 30:53]
    node _T_29 = or(_T_28, _T_11) @[AssumeHelper.scala 30:53]
    node _T_30 = or(_T_29, _T_13) @[AssumeHelper.scala 30:53]
    node _T_31 = or(_T_30, _T_15) @[AssumeHelper.scala 30:53]
    node _T_32 = or(_T_31, _T_17) @[AssumeHelper.scala 30:53]
    node _T_33 = or(_T_32, _T_19) @[AssumeHelper.scala 30:53]
    node _T_34 = or(_T_33, _T_21) @[AssumeHelper.scala 30:53]
    node _T_35 = or(_T_34, _T_23) @[AssumeHelper.scala 30:53]
    node _T_36 = or(_T_35, _T_25) @[AssumeHelper.scala 30:53]
    node _T_37 = or(_T_36, _T_27) @[AssumeHelper.scala 30:53]
    node _T_38 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_39 = eq(UInt<6>("h33"), _T_38) @[RVInsts.scala 12:39]
    node _T_40 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_41 = eq(UInt<14>("h2033"), _T_40) @[RVInsts.scala 12:39]
    node _T_42 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_43 = eq(UInt<14>("h3033"), _T_42) @[RVInsts.scala 12:39]
    node _T_44 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_45 = eq(UInt<15>("h7033"), _T_44) @[RVInsts.scala 12:39]
    node _T_46 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_47 = eq(UInt<15>("h6033"), _T_46) @[RVInsts.scala 12:39]
    node _T_48 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_49 = eq(UInt<15>("h4033"), _T_48) @[RVInsts.scala 12:39]
    node _T_50 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_51 = eq(UInt<13>("h1033"), _T_50) @[RVInsts.scala 12:39]
    node _T_52 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_53 = eq(UInt<15>("h5033"), _T_52) @[RVInsts.scala 12:39]
    node _T_54 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_55 = eq(UInt<31>("h40000033"), _T_54) @[RVInsts.scala 12:39]
    node _T_56 = and(tmpInst, UInt<32>("hfe00707f")) @[RVInsts.scala 12:39]
    node _T_57 = eq(UInt<31>("h40005033"), _T_56) @[RVInsts.scala 12:39]
    node _T_58 = or(_T_39, _T_41) @[AssumeHelper.scala 30:53]
    node _T_59 = or(_T_58, _T_43) @[AssumeHelper.scala 30:53]
    node _T_60 = or(_T_59, _T_45) @[AssumeHelper.scala 30:53]
    node _T_61 = or(_T_60, _T_47) @[AssumeHelper.scala 30:53]
    node _T_62 = or(_T_61, _T_49) @[AssumeHelper.scala 30:53]
    node _T_63 = or(_T_62, _T_51) @[AssumeHelper.scala 30:53]
    node _T_64 = or(_T_63, _T_53) @[AssumeHelper.scala 30:53]
    node _T_65 = or(_T_64, _T_55) @[AssumeHelper.scala 30:53]
    node _T_66 = or(_T_65, _T_57) @[AssumeHelper.scala 30:53]
    node _T_67 = or(_T_37, _T_66) @[WBU.scala 107:58]
    node _T_68 = and(tmpInst, UInt<7>("h7f")) @[RVInsts.scala 12:39]
    node _T_69 = eq(UInt<7>("h6f"), _T_68) @[RVInsts.scala 12:39]
    node _T_70 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_71 = eq(UInt<7>("h67"), _T_70) @[RVInsts.scala 12:39]
    node _T_72 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_73 = eq(UInt<7>("h63"), _T_72) @[RVInsts.scala 12:39]
    node _T_74 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_75 = eq(UInt<13>("h1063"), _T_74) @[RVInsts.scala 12:39]
    node _T_76 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_77 = eq(UInt<15>("h4063"), _T_76) @[RVInsts.scala 12:39]
    node _T_78 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_79 = eq(UInt<15>("h6063"), _T_78) @[RVInsts.scala 12:39]
    node _T_80 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_81 = eq(UInt<15>("h5063"), _T_80) @[RVInsts.scala 12:39]
    node _T_82 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_83 = eq(UInt<15>("h7063"), _T_82) @[RVInsts.scala 12:39]
    node _T_84 = or(_T_69, _T_71) @[AssumeHelper.scala 30:53]
    node _T_85 = or(_T_84, _T_73) @[AssumeHelper.scala 30:53]
    node _T_86 = or(_T_85, _T_75) @[AssumeHelper.scala 30:53]
    node _T_87 = or(_T_86, _T_77) @[AssumeHelper.scala 30:53]
    node _T_88 = or(_T_87, _T_79) @[AssumeHelper.scala 30:53]
    node _T_89 = or(_T_88, _T_81) @[AssumeHelper.scala 30:53]
    node _T_90 = or(_T_89, _T_83) @[AssumeHelper.scala 30:53]
    node _T_91 = or(_T_67, _T_90) @[WBU.scala 107:81]
    node _T_92 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_93 = eq(UInt<2>("h3"), _T_92) @[RVInsts.scala 12:39]
    node _T_94 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_95 = eq(UInt<13>("h1003"), _T_94) @[RVInsts.scala 12:39]
    node _T_96 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_97 = eq(UInt<14>("h2003"), _T_96) @[RVInsts.scala 12:39]
    node _T_98 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_99 = eq(UInt<15>("h4003"), _T_98) @[RVInsts.scala 12:39]
    node _T_100 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_101 = eq(UInt<15>("h5003"), _T_100) @[RVInsts.scala 12:39]
    node _T_102 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_103 = eq(UInt<6>("h23"), _T_102) @[RVInsts.scala 12:39]
    node _T_104 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_105 = eq(UInt<13>("h1023"), _T_104) @[RVInsts.scala 12:39]
    node _T_106 = and(tmpInst, UInt<15>("h707f")) @[RVInsts.scala 12:39]
    node _T_107 = eq(UInt<14>("h2023"), _T_106) @[RVInsts.scala 12:39]
    node _T_108 = or(_T_93, _T_95) @[AssumeHelper.scala 30:53]
    node _T_109 = or(_T_108, _T_97) @[AssumeHelper.scala 30:53]
    node _T_110 = or(_T_109, _T_99) @[AssumeHelper.scala 30:53]
    node _T_111 = or(_T_110, _T_101) @[AssumeHelper.scala 30:53]
    node _T_112 = or(_T_111, _T_103) @[AssumeHelper.scala 30:53]
    node _T_113 = or(_T_112, _T_105) @[AssumeHelper.scala 30:53]
    node _T_114 = or(_T_113, _T_107) @[AssumeHelper.scala 30:53]
    node _T_115 = or(_T_91, _T_114) @[WBU.scala 107:104]
    node _T_116 = or(_T_5, _T_115) @[WBU.scala 107:22]
    inst checker aof CheckerWithResult @[WBU.scala 112:27]
    checker.clock <= clock
    checker.reset_wky <= reset_wky
    checker.io.instCommit.valid <= io.in.valid @[WBU.scala 114:35]
    checker.io.instCommit.inst_wky <= io.in.bits_wky.decode.cf.instr @[WBU.scala 115:35]
    node checker_io_instCommit_pc_signBit = bits(io.in.bits_wky.decode.cf.pc, 31, 31) @[BitUtils.scala 39:20]
    node _checker_io_instCommit_pc_T = bits(checker_io_instCommit_pc_signBit, 0, 0) @[Bitwise.scala 77:15]
    node _checker_io_instCommit_pc_T_1 = mux(_checker_io_instCommit_pc_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _checker_io_instCommit_pc_T_2 = cat(_checker_io_instCommit_pc_T_1, io.in.bits_wky.decode.cf.pc) @[Cat.scala 33:92]
    checker.io.instCommit.pc <= _checker_io_instCommit_pc_T_2 @[WBU.scala 116:35] 
    wire rf : UInt<32>[32] @[ArbitraryGenerater.scala 16:18]
    rf[0] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[1] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[2] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[3] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[4] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[5] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[6] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[7] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[8] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[9] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[10] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[11] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[12] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[13] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[14] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[15] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[16] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[17] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[18] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[19] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[20] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[21] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[22] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[23] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[24] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[25] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[26] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[27] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[28] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[29] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[30] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[31] <= UInt<1>("h0") @[ArbitraryGenerater.scala 18:14]
    rf[1] is invalid @[ArbitraryGenerater.scala 19:11]
    rf[2] is invalid @[ArbitraryGenerater.scala 20:11]
    wire regVec : UInt<32>[32] @[ConnectHelper.scala 77:22]
    regVec[0] is invalid @[ConnectHelper.scala 78:12]
    regVec[1] is invalid @[ConnectHelper.scala 78:12]
    regVec[2] is invalid @[ConnectHelper.scala 78:12]
    regVec[3] is invalid @[ConnectHelper.scala 78:12]
    regVec[4] is invalid @[ConnectHelper.scala 78:12]
    regVec[5] is invalid @[ConnectHelper.scala 78:12]
    regVec[6] is invalid @[ConnectHelper.scala 78:12]
    regVec[7] is invalid @[ConnectHelper.scala 78:12]
    regVec[8] is invalid @[ConnectHelper.scala 78:12]
    regVec[9] is invalid @[ConnectHelper.scala 78:12]
    regVec[10] is invalid @[ConnectHelper.scala 78:12]
    regVec[11] is invalid @[ConnectHelper.scala 78:12]
    regVec[12] is invalid @[ConnectHelper.scala 78:12]
    regVec[13] is invalid @[ConnectHelper.scala 78:12]
    regVec[14] is invalid @[ConnectHelper.scala 78:12]
    regVec[15] is invalid @[ConnectHelper.scala 78:12]
    regVec[16] is invalid @[ConnectHelper.scala 78:12]
    regVec[17] is invalid @[ConnectHelper.scala 78:12]
    regVec[18] is invalid @[ConnectHelper.scala 78:12]
    regVec[19] is invalid @[ConnectHelper.scala 78:12]
    regVec[20] is invalid @[ConnectHelper.scala 78:12]
    regVec[21] is invalid @[ConnectHelper.scala 78:12]
    regVec[22] is invalid @[ConnectHelper.scala 78:12]
    regVec[23] is invalid @[ConnectHelper.scala 78:12]
    regVec[24] is invalid @[ConnectHelper.scala 78:12]
    regVec[25] is invalid @[ConnectHelper.scala 78:12]
    regVec[26] is invalid @[ConnectHelper.scala 78:12]
    regVec[27] is invalid @[ConnectHelper.scala 78:12]
    regVec[28] is invalid @[ConnectHelper.scala 78:12]
    regVec[29] is invalid @[ConnectHelper.scala 78:12]
    regVec[30] is invalid @[ConnectHelper.scala 78:12]
    regVec[31] is invalid @[ConnectHelper.scala 78:12]
    checker.io.result.reg_wky[0] <= regVec[0] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[1] <= regVec[1] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[2] <= regVec[2] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[3] <= regVec[3] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[4] <= regVec[4] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[5] <= regVec[5] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[6] <= regVec[6] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[7] <= regVec[7] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[8] <= regVec[8] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[9] <= regVec[9] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[10] <= regVec[10] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[11] <= regVec[11] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[12] <= regVec[12] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[13] <= regVec[13] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[14] <= regVec[14] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[15] <= regVec[15] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[16] <= regVec[16] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[17] <= regVec[17] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[18] <= regVec[18] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[19] <= regVec[19] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[20] <= regVec[20] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[21] <= regVec[21] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[22] <= regVec[22] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[23] <= regVec[23] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[24] <= regVec[24] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[25] <= regVec[25] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[26] <= regVec[26] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[27] <= regVec[27] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[28] <= regVec[28] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[29] <= regVec[29] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[30] <= regVec[30] @[ConnectHelper.scala 81:27]
    checker.io.result.reg_wky[31] <= regVec[31] @[ConnectHelper.scala 81:27]
    checker.io.result.pc is invalid @[ConnectHelper.scala 82:27]
    checker.io.result.internal.privilegeMode is invalid @[ConnectHelper.scala 84:32]
    wire mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[ConnectHelper.scala 87:25]
    mem.write.data is invalid @[ConnectHelper.scala 88:15]
    mem.write.memWidth is invalid @[ConnectHelper.scala 88:15]
    mem.write.addr is invalid @[ConnectHelper.scala 88:15]
    mem.write.valid is invalid @[ConnectHelper.scala 88:15]
    mem.read.data is invalid @[ConnectHelper.scala 88:15]
    mem.read.memWidth is invalid @[ConnectHelper.scala 88:15]
    mem.read.addr is invalid @[ConnectHelper.scala 88:15]
    mem.read.valid is invalid @[ConnectHelper.scala 88:15]
    checker.io.mem.write.data <= mem.write.data @[ConnectHelper.scala 90:30]
    checker.io.mem.write.memWidth <= mem.write.memWidth @[ConnectHelper.scala 90:30]
    checker.io.mem.write.addr <= mem.write.addr @[ConnectHelper.scala 90:30]
    checker.io.mem.write.valid <= mem.write.valid @[ConnectHelper.scala 90:30]
    checker.io.mem.read.data <= mem.read.data @[ConnectHelper.scala 90:30]
    checker.io.mem.read.memWidth <= mem.read.memWidth @[ConnectHelper.scala 90:30]
    checker.io.mem.read.addr <= mem.read.addr @[ConnectHelper.scala 90:30]
    checker.io.mem.read.valid <= mem.read.valid @[ConnectHelper.scala 90:30]
    wire csr : { misa : UInt<32>, mvendorid : UInt<32>, marchid : UInt<32>, mimpid : UInt<32>, mhartid : UInt<32>, mstatus : UInt<32>, mstatush : UInt<32>, mscratch : UInt<32>, mtvec : UInt<32>, mcounteren : UInt<32>, medeleg : UInt<32>, mideleg : UInt<32>, mip : UInt<32>, mie : UInt<32>, mepc : UInt<32>, mcause : UInt<32>, mtval : UInt<32>, cycle : UInt<32>, scounteren : UInt<32>, scause : UInt<32>, stvec : UInt<32>, sepc : UInt<32>, stval : UInt<32>, sscratch : UInt<32>, satp : UInt<32>, pmpcfg0 : UInt<32>, pmpcfg1 : UInt<32>, pmpcfg2 : UInt<32>, pmpcfg3 : UInt<32>, pmpaddr0 : UInt<32>, pmpaddr1 : UInt<32>, pmpaddr2 : UInt<32>, pmpaddr3 : UInt<32>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>} @[ConnectHelper.scala 98:19]
    csr.ILEN is invalid @[ConnectHelper.scala 99:9]
    csr.IALIGN is invalid @[ConnectHelper.scala 99:9]
    csr.MXLEN is invalid @[ConnectHelper.scala 99:9]
    csr.pmpaddr3 is invalid @[ConnectHelper.scala 99:9]
    csr.pmpaddr2 is invalid @[ConnectHelper.scala 99:9]
    csr.pmpaddr1 is invalid @[ConnectHelper.scala 99:9]
    csr.pmpaddr0 is invalid @[ConnectHelper.scala 99:9]
    csr.pmpcfg3 is invalid @[ConnectHelper.scala 99:9]
    csr.pmpcfg2 is invalid @[ConnectHelper.scala 99:9]
    csr.pmpcfg1 is invalid @[ConnectHelper.scala 99:9]
    csr.pmpcfg0 is invalid @[ConnectHelper.scala 99:9]
    csr.satp is invalid @[ConnectHelper.scala 99:9]
    csr.sscratch is invalid @[ConnectHelper.scala 99:9]
    csr.stval is invalid @[ConnectHelper.scala 99:9]
    csr.sepc is invalid @[ConnectHelper.scala 99:9]
    csr.stvec is invalid @[ConnectHelper.scala 99:9]
    csr.scause is invalid @[ConnectHelper.scala 99:9]
    csr.scounteren is invalid @[ConnectHelper.scala 99:9]
    csr.cycle is invalid @[ConnectHelper.scala 99:9]
    csr.mtval is invalid @[ConnectHelper.scala 99:9]
    csr.mcause is invalid @[ConnectHelper.scala 99:9]
    csr.mepc is invalid @[ConnectHelper.scala 99:9]
    csr.mie is invalid @[ConnectHelper.scala 99:9]
    csr.mip is invalid @[ConnectHelper.scala 99:9]
    csr.mideleg is invalid @[ConnectHelper.scala 99:9]
    csr.medeleg is invalid @[ConnectHelper.scala 99:9]
    csr.mcounteren is invalid @[ConnectHelper.scala 99:9]
    csr.mtvec is invalid @[ConnectHelper.scala 99:9]
    csr.mscratch is invalid @[ConnectHelper.scala 99:9]
    csr.mstatush is invalid @[ConnectHelper.scala 99:9]
    csr.mstatus is invalid @[ConnectHelper.scala 99:9]
    csr.mhartid is invalid @[ConnectHelper.scala 99:9]
    csr.mimpid is invalid @[ConnectHelper.scala 99:9]
    csr.marchid is invalid @[ConnectHelper.scala 99:9]
    csr.mvendorid is invalid @[ConnectHelper.scala 99:9]
    csr.misa is invalid @[ConnectHelper.scala 99:9]
    checker.io.result.csr.ILEN <= csr.ILEN @[ConnectHelper.scala 101:27]
    checker.io.result.csr.IALIGN <= csr.IALIGN @[ConnectHelper.scala 101:27]
    checker.io.result.csr.MXLEN <= csr.MXLEN @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr3 <= csr.pmpaddr3 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr2 <= csr.pmpaddr2 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr1 <= csr.pmpaddr1 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpaddr0 <= csr.pmpaddr0 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg3 <= csr.pmpcfg3 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg2 <= csr.pmpcfg2 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg1 <= csr.pmpcfg1 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.pmpcfg0 <= csr.pmpcfg0 @[ConnectHelper.scala 101:27]
    checker.io.result.csr.satp <= csr.satp @[ConnectHelper.scala 101:27]
    checker.io.result.csr.sscratch <= csr.sscratch @[ConnectHelper.scala 101:27]
    checker.io.result.csr.stval <= csr.stval @[ConnectHelper.scala 101:27]
    checker.io.result.csr.sepc <= csr.sepc @[ConnectHelper.scala 101:27]
    checker.io.result.csr.stvec <= csr.stvec @[ConnectHelper.scala 101:27]
    checker.io.result.csr.scause <= csr.scause @[ConnectHelper.scala 101:27]
    checker.io.result.csr.scounteren <= csr.scounteren @[ConnectHelper.scala 101:27]
    checker.io.result.csr.cycle <= csr.cycle @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mtval <= csr.mtval @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mcause <= csr.mcause @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mepc <= csr.mepc @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mie <= csr.mie @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mip <= csr.mip @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mideleg <= csr.mideleg @[ConnectHelper.scala 101:27]
    checker.io.result.csr.medeleg <= csr.medeleg @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mcounteren <= csr.mcounteren @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mtvec <= csr.mtvec @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mscratch <= csr.mscratch @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mstatush <= csr.mstatush @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mstatus <= csr.mstatus @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mhartid <= csr.mhartid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mimpid <= csr.mimpid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.marchid <= csr.marchid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.mvendorid <= csr.mvendorid @[ConnectHelper.scala 101:27]
    checker.io.result.csr.misa <= csr.misa @[ConnectHelper.scala 101:27]
    wire event : { valid : UInt<1>, intrNO : UInt<32>, cause : UInt<32>, exceptionPC : UInt<32>, exceptionInst : UInt<32>} @[ConnectHelper.scala 103:21]
    event.exceptionInst is invalid @[ConnectHelper.scala 104:11]
    event.exceptionPC is invalid @[ConnectHelper.scala 104:11]
    event.cause is invalid @[ConnectHelper.scala 104:11]
    event.intrNO is invalid @[ConnectHelper.scala 104:11]
    event.valid is invalid @[ConnectHelper.scala 104:11]
    checker.io.event.exceptionInst <= event.exceptionInst @[ConnectHelper.scala 106:22]
    checker.io.event.exceptionPC <= event.exceptionPC @[ConnectHelper.scala 106:22]
    checker.io.event.cause <= event.cause @[ConnectHelper.scala 106:22]
    checker.io.event.intrNO <= event.intrNO @[ConnectHelper.scala 106:22]
    checker.io.event.valid <= event.valid @[ConnectHelper.scala 106:22]
    reg rvfi_order : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[WBU.scala 126:31]
    when io.in.valid : @[WBU.scala 127:25]
    {
      node _rvfi_order_T = add(rvfi_order, UInt<1>("h1")) @[WBU.scala 128:34]
      node _rvfi_order_T_1 = tail(_rvfi_order_T, 1) @[WBU.scala 128:34]
      rvfi_order <= _rvfi_order_T_1 @[WBU.scala 128:20]
    }
    node _T_117 = eq(io.wb.rfDest, UInt<1>("h0")) @[WBU.scala 138:46]
    node _T_118 = mux(_T_117, UInt<1>("h0"), io.wb.rfData) @[WBU.scala 138:32]
    node signBit = bits(io.in.bits_wky.decode.cf.pc, 31, 31) @[BitUtils.scala 39:20]
    node _T_119 = bits(signBit, 0, 0) @[Bitwise.scala 77:15]
    node _T_120 = mux(_T_119, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_121 = cat(_T_120, io.in.bits_wky.decode.cf.pc) @[Cat.scala 33:92]
    node signBit_1 = bits(io.in.bits_wky.decode.cf.pc, 31, 31) @[BitUtils.scala 39:20]
    node _T_122 = bits(signBit_1, 0, 0) @[Bitwise.scala 77:15]
    node _T_123 = mux(_T_122, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 77:12]
    node _T_124 = cat(_T_123, io.in.bits_wky.decode.cf.pc) @[Cat.scala 33:92]
    node _T_125 = add(_T_124, UInt<3>("h4")) @[WBU.scala 141:95]
    node _T_126 = tail(_T_125, 1) @[WBU.scala 141:95]
    node _T_127 = mux(io.redirect.valid, io.redirect.target, _T_126) @[WBU.scala 141:12]

  module Backend_inorder :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}}[2], flip flush : UInt<2>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip memMMU : { imem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}, dmem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}}, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}}

    inst isu aof ISU @[Backend.scala 680:20]
    isu.clock <= clock
    isu.reset_wky <= reset_wky
    inst exu aof EXU @[Backend.scala 681:20]
    exu.clock <= clock
    exu.reset_wky <= reset_wky
    inst wbu aof WBU @[Backend.scala 682:20]
    wbu.clock <= clock
    wbu.reset_wky <= reset_wky
    node _T = and(exu.io.out.ready, exu.io.out.valid) @[Decoupled.scala 51:35]
    node _T_1 = bits(io.flush, 0, 0) @[Backend.scala 684:67]
    reg valid : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Pipeline.scala 24:24]
    when _T : @[Pipeline.scala 25:25]
    {
      valid <= UInt<1>("h0") @[Pipeline.scala 25:33]
    }
    node _T_2 = and(isu.io.out.valid, exu.io.in.ready) @[Pipeline.scala 26:22]
    when _T_2 : @[Pipeline.scala 26:38]
    {
      valid <= UInt<1>("h1") @[Pipeline.scala 26:46]
    }
    when _T_1 : @[Pipeline.scala 27:20]
    {
      valid <= UInt<1>("h0") @[Pipeline.scala 27:28]
    }
    isu.io.out.ready <= exu.io.in.ready @[Pipeline.scala 29:16]
    node _exu_io_in_bits_T = and(isu.io.out.valid, exu.io.in.ready) @[Pipeline.scala 30:51]
    reg exu_io_in_bits_r : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r) @[Reg.scala 19:16]
    when _exu_io_in_bits_T : @[Reg.scala 20:18]
    {
      exu_io_in_bits_r <= isu.io.out.bits_wky @[Reg.scala 20:22]
    }
    exu.io.in.bits_wky.data.imm <= exu_io_in_bits_r.data.imm @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.data.src2 <= exu_io_in_bits_r.data.src2 @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.data.src1 <= exu_io_in_bits_r.data.src1 @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.isBlocked <= exu_io_in_bits_r.ctrl.isBlocked @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.noSpecExec <= exu_io_in_bits_r.ctrl.noSpecExec @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.isSrc2Forward <= exu_io_in_bits_r.ctrl.isSrc2Forward @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.isSrc1Forward <= exu_io_in_bits_r.ctrl.isSrc1Forward @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.isNutCoreTrap <= exu_io_in_bits_r.ctrl.isNutCoreTrap @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.rfDest <= exu_io_in_bits_r.ctrl.rfDest @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.rfWen <= exu_io_in_bits_r.ctrl.rfWen @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.rfSrc2 <= exu_io_in_bits_r.ctrl.rfSrc2 @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.rfSrc1 <= exu_io_in_bits_r.ctrl.rfSrc1 @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.fuOpType <= exu_io_in_bits_r.ctrl.fuOpType @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.fuType <= exu_io_in_bits_r.ctrl.fuType @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.src2Type <= exu_io_in_bits_r.ctrl.src2Type @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.ctrl.src1Type <= exu_io_in_bits_r.ctrl.src1Type @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.isBranch <= exu_io_in_bits_r.cf.isBranch @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.runahead_checkpoint_id <= exu_io_in_bits_r.cf.runahead_checkpoint_id @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.crossPageIPFFix <= exu_io_in_bits_r.cf.crossPageIPFFix @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.isRVC <= exu_io_in_bits_r.cf.isRVC @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.brIdx <= exu_io_in_bits_r.cf.brIdx @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[0] <= exu_io_in_bits_r.cf.intrVec[0] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[1] <= exu_io_in_bits_r.cf.intrVec[1] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[2] <= exu_io_in_bits_r.cf.intrVec[2] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[3] <= exu_io_in_bits_r.cf.intrVec[3] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[4] <= exu_io_in_bits_r.cf.intrVec[4] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[5] <= exu_io_in_bits_r.cf.intrVec[5] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[6] <= exu_io_in_bits_r.cf.intrVec[6] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[7] <= exu_io_in_bits_r.cf.intrVec[7] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[8] <= exu_io_in_bits_r.cf.intrVec[8] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[9] <= exu_io_in_bits_r.cf.intrVec[9] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[10] <= exu_io_in_bits_r.cf.intrVec[10] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.intrVec[11] <= exu_io_in_bits_r.cf.intrVec[11] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[0] <= exu_io_in_bits_r.cf.exceptionVec[0] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[1] <= exu_io_in_bits_r.cf.exceptionVec[1] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[2] <= exu_io_in_bits_r.cf.exceptionVec[2] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[3] <= exu_io_in_bits_r.cf.exceptionVec[3] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[4] <= exu_io_in_bits_r.cf.exceptionVec[4] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[5] <= exu_io_in_bits_r.cf.exceptionVec[5] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[6] <= exu_io_in_bits_r.cf.exceptionVec[6] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[7] <= exu_io_in_bits_r.cf.exceptionVec[7] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[8] <= exu_io_in_bits_r.cf.exceptionVec[8] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[9] <= exu_io_in_bits_r.cf.exceptionVec[9] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[10] <= exu_io_in_bits_r.cf.exceptionVec[10] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[11] <= exu_io_in_bits_r.cf.exceptionVec[11] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[12] <= exu_io_in_bits_r.cf.exceptionVec[12] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[13] <= exu_io_in_bits_r.cf.exceptionVec[13] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[14] <= exu_io_in_bits_r.cf.exceptionVec[14] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.exceptionVec[15] <= exu_io_in_bits_r.cf.exceptionVec[15] @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.redirect.valid <= exu_io_in_bits_r.cf.redirect.valid @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.redirect.rtype <= exu_io_in_bits_r.cf.redirect.rtype @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.redirect.target <= exu_io_in_bits_r.cf.redirect.target @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.pnpc <= exu_io_in_bits_r.cf.pnpc @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.pc <= exu_io_in_bits_r.cf.pc @[Pipeline.scala 30:16]
    exu.io.in.bits_wky.cf.instr <= exu_io_in_bits_r.cf.instr @[Pipeline.scala 30:16]
    exu.io.in.valid <= valid @[Pipeline.scala 31:17]
    node _T_3 = bits(io.flush, 1, 1) @[Backend.scala 685:58]
    reg valid_1 : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Pipeline.scala 24:24]
    when UInt<1>("h1") : @[Pipeline.scala 25:25]
    {
      valid_1 <= UInt<1>("h0") @[Pipeline.scala 25:33]
    }
    node _T_4 = and(exu.io.out.valid, wbu.io.in.ready) @[Pipeline.scala 26:22]
    when _T_4 : @[Pipeline.scala 26:38]
    {
      valid_1 <= UInt<1>("h1") @[Pipeline.scala 26:46]
    }
    when _T_3 : @[Pipeline.scala 27:20]
    {
      valid_1 <= UInt<1>("h0") @[Pipeline.scala 27:28]
    }
    exu.io.out.ready <= wbu.io.in.ready @[Pipeline.scala 29:16]
    node _wbu_io_in_bits_T = and(exu.io.out.valid, wbu.io.in.ready) @[Pipeline.scala 30:51]
    reg wbu_io_in_bits_r : { decode : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}, isMMIO : UInt<1>, intrNO : UInt<32>, commits : UInt<32>[5], mem_rvfi : { addr : UInt<32>, rmask : UInt<4>, wmask : UInt<4>, rdata : UInt<32>, wdata : UInt<32>}}, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r) @[Reg.scala 19:16]
    when _wbu_io_in_bits_T : @[Reg.scala 20:18]
    {
      wbu_io_in_bits_r <= exu.io.out.bits_wky @[Reg.scala 20:22]
    }
    wbu.io.in.bits_wky.mem_rvfi.wdata <= wbu_io_in_bits_r.mem_rvfi.wdata @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.mem_rvfi.rdata <= wbu_io_in_bits_r.mem_rvfi.rdata @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.mem_rvfi.wmask <= wbu_io_in_bits_r.mem_rvfi.wmask @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.mem_rvfi.rmask <= wbu_io_in_bits_r.mem_rvfi.rmask @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.mem_rvfi.addr <= wbu_io_in_bits_r.mem_rvfi.addr @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.commits[0] <= wbu_io_in_bits_r.commits[0] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.commits[1] <= wbu_io_in_bits_r.commits[1] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.commits[2] <= wbu_io_in_bits_r.commits[2] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.commits[3] <= wbu_io_in_bits_r.commits[3] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.commits[4] <= wbu_io_in_bits_r.commits[4] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.intrNO <= wbu_io_in_bits_r.intrNO @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.isMMIO <= wbu_io_in_bits_r.isMMIO @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.data.imm <= wbu_io_in_bits_r.decode.data.imm @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.data.src2 <= wbu_io_in_bits_r.decode.data.src2 @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.data.src1 <= wbu_io_in_bits_r.decode.data.src1 @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.isBlocked <= wbu_io_in_bits_r.decode.ctrl.isBlocked @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.noSpecExec <= wbu_io_in_bits_r.decode.ctrl.noSpecExec @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.isSrc2Forward <= wbu_io_in_bits_r.decode.ctrl.isSrc2Forward @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.isSrc1Forward <= wbu_io_in_bits_r.decode.ctrl.isSrc1Forward @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.isNutCoreTrap <= wbu_io_in_bits_r.decode.ctrl.isNutCoreTrap @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.rfDest <= wbu_io_in_bits_r.decode.ctrl.rfDest @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.rfWen <= wbu_io_in_bits_r.decode.ctrl.rfWen @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.rfSrc2 <= wbu_io_in_bits_r.decode.ctrl.rfSrc2 @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.rfSrc1 <= wbu_io_in_bits_r.decode.ctrl.rfSrc1 @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.fuOpType <= wbu_io_in_bits_r.decode.ctrl.fuOpType @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.fuType <= wbu_io_in_bits_r.decode.ctrl.fuType @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.src2Type <= wbu_io_in_bits_r.decode.ctrl.src2Type @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.ctrl.src1Type <= wbu_io_in_bits_r.decode.ctrl.src1Type @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.isBranch <= wbu_io_in_bits_r.decode.cf.isBranch @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.runahead_checkpoint_id <= wbu_io_in_bits_r.decode.cf.runahead_checkpoint_id @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.crossPageIPFFix <= wbu_io_in_bits_r.decode.cf.crossPageIPFFix @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.isRVC <= wbu_io_in_bits_r.decode.cf.isRVC @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.brIdx <= wbu_io_in_bits_r.decode.cf.brIdx @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[0] <= wbu_io_in_bits_r.decode.cf.intrVec[0] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[1] <= wbu_io_in_bits_r.decode.cf.intrVec[1] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[2] <= wbu_io_in_bits_r.decode.cf.intrVec[2] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[3] <= wbu_io_in_bits_r.decode.cf.intrVec[3] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[4] <= wbu_io_in_bits_r.decode.cf.intrVec[4] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[5] <= wbu_io_in_bits_r.decode.cf.intrVec[5] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[6] <= wbu_io_in_bits_r.decode.cf.intrVec[6] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[7] <= wbu_io_in_bits_r.decode.cf.intrVec[7] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[8] <= wbu_io_in_bits_r.decode.cf.intrVec[8] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[9] <= wbu_io_in_bits_r.decode.cf.intrVec[9] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[10] <= wbu_io_in_bits_r.decode.cf.intrVec[10] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.intrVec[11] <= wbu_io_in_bits_r.decode.cf.intrVec[11] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[0] <= wbu_io_in_bits_r.decode.cf.exceptionVec[0] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[1] <= wbu_io_in_bits_r.decode.cf.exceptionVec[1] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[2] <= wbu_io_in_bits_r.decode.cf.exceptionVec[2] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[3] <= wbu_io_in_bits_r.decode.cf.exceptionVec[3] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[4] <= wbu_io_in_bits_r.decode.cf.exceptionVec[4] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[5] <= wbu_io_in_bits_r.decode.cf.exceptionVec[5] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[6] <= wbu_io_in_bits_r.decode.cf.exceptionVec[6] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[7] <= wbu_io_in_bits_r.decode.cf.exceptionVec[7] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[8] <= wbu_io_in_bits_r.decode.cf.exceptionVec[8] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[9] <= wbu_io_in_bits_r.decode.cf.exceptionVec[9] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[10] <= wbu_io_in_bits_r.decode.cf.exceptionVec[10] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[11] <= wbu_io_in_bits_r.decode.cf.exceptionVec[11] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[12] <= wbu_io_in_bits_r.decode.cf.exceptionVec[12] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[13] <= wbu_io_in_bits_r.decode.cf.exceptionVec[13] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[14] <= wbu_io_in_bits_r.decode.cf.exceptionVec[14] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.exceptionVec[15] <= wbu_io_in_bits_r.decode.cf.exceptionVec[15] @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.redirect.valid <= wbu_io_in_bits_r.decode.cf.redirect.valid @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.redirect.rtype <= wbu_io_in_bits_r.decode.cf.redirect.rtype @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.redirect.target <= wbu_io_in_bits_r.decode.cf.redirect.target @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.pnpc <= wbu_io_in_bits_r.decode.cf.pnpc @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.pc <= wbu_io_in_bits_r.decode.cf.pc @[Pipeline.scala 30:16]
    wbu.io.in.bits_wky.decode.cf.instr <= wbu_io_in_bits_r.decode.cf.instr @[Pipeline.scala 30:16]
    wbu.io.in.valid <= valid_1 @[Pipeline.scala 31:17]
    isu.io.in[0] <= io.in[0] @[Backend.scala 687:13]
    isu.io.in[1] <= io.in[1] @[Backend.scala 687:13]
    node _isu_io_flush_T = bits(io.flush, 0, 0) @[Backend.scala 689:27]
    isu.io.flush <= _isu_io_flush_T @[Backend.scala 689:16]
    node _exu_io_flush_T = bits(io.flush, 1, 1) @[Backend.scala 690:27]
    exu.io.flush <= _exu_io_flush_T @[Backend.scala 690:16]
    isu.io.wb <= wbu.io.wb @[Backend.scala 692:13]
    io.redirect <= wbu.io.redirect @[Backend.scala 693:15]
    isu.io.forward <= exu.io.forward @[Backend.scala 695:18]
    exu.io.memMMU.imem <= io.memMMU.imem @[Backend.scala 697:18]
    exu.io.memMMU.dmem <= io.memMMU.dmem @[Backend.scala 698:18]
    exu.io.dmem.resp <= io.dmem.resp @[Backend.scala 699:11]
    io.dmem.req.bits_wky <= exu.io.dmem.req.bits_wky @[Backend.scala 699:11]
    io.dmem.req.valid <= exu.io.dmem.req.valid @[Backend.scala 699:11]
    exu.io.dmem.req.ready <= io.dmem.req.ready @[Backend.scala 699:11]

  module LockingArbiter :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, chosen : UInt<1>}

    wire choice : UInt @[Arbiter.scala 100:41]
    choice <= UInt<1>("h1") @[Arbiter.scala 100:41]
    io.chosen <= choice @[Arbiter.scala 54:13]
    io.out.valid <= io.in[io.chosen].valid @[Arbiter.scala 55:16]
    io.out.bits_wky <= io.in[io.chosen].bits_wky @[Arbiter.scala 56:15]
    reg lockCount_value : UInt<3>, clock with :
      reset => (reset_wky, UInt<3>("h0")) @[Counter.scala 61:40]
    reg lockIdx : UInt, clock with :
      reset => (UInt<1>("h0"), lockIdx) @[Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>("h0")) @[Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits_wky.cmd, 0, 0) @[SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits_wky.cmd, 1, 1) @[SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[Crossbar.scala 92:62]
    node _T = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _T_1 = and(_T, wantsLock) @[Arbiter.scala 64:22]
    when _T_1 : @[Arbiter.scala 64:36]
    {
      lockIdx <= io.chosen @[Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      lockCount_value <= _value_T_1 @[Counter.scala 77:15]
    }
    when locked : @[Arbiter.scala 69:18]
    {
      io.chosen <= lockIdx @[Arbiter.scala 69:30]
    }
    node _T_2 = eq(io.in[0].valid, UInt<1>("h0")) @[Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>("h0")) @[Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>("h1")) @[Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[Arbiter.scala 71:56]
    io.in[0].ready <= _io_in_0_ready_T_2 @[Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>("h1")) @[Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_2) @[Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[Arbiter.scala 71:56]
    io.in[1].ready <= _io_in_1_ready_T_2 @[Arbiter.scala 71:16]
    when io.in[0].valid : @[Arbiter.scala 102:26]
    {
      choice <= UInt<1>("h0") @[Arbiter.scala 102:35]
 }


  module SimpleBusCrossbarNto1 :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}[2], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}}

    reg state : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h0")) @[Crossbar.scala 90:22]
    inst inputArb aof LockingArbiter @[Crossbar.scala 93:24]
    inputArb.clock <= clock
    inputArb.reset_wky <= reset_wky
    inputArb.io.in[0] <= io.in[0].req @[Crossbar.scala 94:68]
    inputArb.io.in[1] <= io.in[1].req @[Crossbar.scala 94:68]
    reg inflightSrc : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Crossbar.scala 97:28]
    io.out.req.bits_wky <= inputArb.io.out.bits_wky @[Crossbar.scala 99:19]
    node _io_out_req_valid_T = eq(state, UInt<2>("h0")) @[Crossbar.scala 101:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[Crossbar.scala 101:37]
    io.out.req.valid <= _io_out_req_valid_T_1 @[Crossbar.scala 101:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>("h0")) @[Crossbar.scala 102:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[Crossbar.scala 102:37]
    inputArb.io.out.ready <= _inputArb_io_out_ready_T_1 @[Crossbar.scala 102:17]
    io.in[0].resp.bits_wky <= io.out.resp.bits_wky @[Crossbar.scala 104:25]
    io.in[1].resp.bits_wky <= io.out.resp.bits_wky @[Crossbar.scala 104:25]
    io.in[0].resp.valid <= UInt<1>("h0") @[Crossbar.scala 105:26]
    io.in[1].resp.valid <= UInt<1>("h0") @[Crossbar.scala 105:26]
    io.in[inflightSrc].resp.valid <= io.out.resp.valid @[Crossbar.scala 107:13]
    io.out.resp.ready <= io.in[inflightSrc].resp.ready @[Crossbar.scala 108:13]
    node _T = eq(UInt<2>("h0"), state) @[Crossbar.scala 111:18]
    when _T : @[Crossbar.scala 111:18]
    {
      node _T_1 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[Decoupled.scala 51:35]
      when _T_1 : @[Crossbar.scala 113:27]
      {
        inflightSrc <= inputArb.io.chosen @[Crossbar.scala 114:21]
        node _T_2 = bits(inputArb.io.out.bits_wky.cmd, 0, 0) @[SimpleBus.scala 73:22]
        node _T_3 = eq(_T_2, UInt<1>("h0")) @[SimpleBus.scala 73:18]
        node _T_4 = bits(inputArb.io.out.bits_wky.cmd, 3, 3) @[SimpleBus.scala 73:33]
        node _T_5 = eq(_T_4, UInt<1>("h0")) @[SimpleBus.scala 73:29]
        node _T_6 = and(_T_3, _T_5) @[SimpleBus.scala 73:26]
        when _T_6 : @[Crossbar.scala 115:38]
        {
          state <= UInt<2>("h1") @[Crossbar.scala 115:46]
        }
        else :
        {
          node _T_7 = eq(inputArb.io.out.bits_wky.cmd, UInt<3>("h7")) @[SimpleBus.scala 78:27]
          node _T_8 = eq(inputArb.io.out.bits_wky.cmd, UInt<1>("h1")) @[SimpleBus.scala 77:29]
          node _T_9 = or(_T_7, _T_8) @[Crossbar.scala 116:47]
          when _T_9 : @[Crossbar.scala 116:80]
          {
            state <= UInt<2>("h2") @[Crossbar.scala 116:88]
    }
    }
    }
    }
    else :
    {
      node _T_10 = eq(UInt<2>("h1"), state) @[Crossbar.scala 111:18]
      when _T_10 : @[Crossbar.scala 111:18]
      {
        node _T_11 = and(io.out.resp.ready, io.out.resp.valid) @[Decoupled.scala 51:35]
        node _T_12 = eq(io.out.resp.bits_wky.cmd, UInt<3>("h6")) @[SimpleBus.scala 91:26]
        node _T_13 = and(_T_11, _T_12) @[Crossbar.scala 119:46]
        when _T_13 : @[Crossbar.scala 119:80]
        {
          state <= UInt<2>("h0") @[Crossbar.scala 119:88]
      }
      }
      else :
      {
        node _T_14 = eq(UInt<2>("h2"), state) @[Crossbar.scala 111:18]
        when _T_14 : @[Crossbar.scala 111:18]
        {
          node _T_15 = and(io.out.resp.ready, io.out.resp.valid) @[Decoupled.scala 51:35]
          when _T_15 : @[Crossbar.scala 120:48]
          {
            state <= UInt<2>("h0") @[Crossbar.scala 120:56]
 }
 }
 }
 }


  module LockingArbiter_1 :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}[4], out : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, chosen : UInt<2>}

    wire choice : UInt @[Arbiter.scala 100:41]
    choice <= UInt<2>("h3") @[Arbiter.scala 100:41]
    io.chosen <= choice @[Arbiter.scala 54:13]
    io.out.valid <= io.in[io.chosen].valid @[Arbiter.scala 55:16]
    io.out.bits_wky <= io.in[io.chosen].bits_wky @[Arbiter.scala 56:15]
    reg lockCount_value : UInt<3>, clock with :
      reset => (reset_wky, UInt<3>("h0")) @[Counter.scala 61:40]
    reg lockIdx : UInt, clock with :
      reset => (UInt<1>("h0"), lockIdx) @[Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>("h0")) @[Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits_wky.cmd, 0, 0) @[SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits_wky.cmd, 1, 1) @[SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[Crossbar.scala 92:62]
    node _T = and(io.out.ready, io.out.valid) @[Decoupled.scala 51:35]
    node _T_1 = and(_T, wantsLock) @[Arbiter.scala 64:22]
    when _T_1 : @[Arbiter.scala 64:36]
    {
      lockIdx <= io.chosen @[Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      lockCount_value <= _value_T_1 @[Counter.scala 77:15]
    }
    when locked : @[Arbiter.scala 69:18]
    {
      io.chosen <= lockIdx @[Arbiter.scala 69:30]
    }
    node _T_2 = or(io.in[0].valid, io.in[1].valid) @[Arbiter.scala 45:68]
    node _T_3 = or(_T_2, io.in[2].valid) @[Arbiter.scala 45:68]
    node _T_4 = eq(io.in[0].valid, UInt<1>("h0")) @[Arbiter.scala 45:78]
    node _T_5 = eq(_T_2, UInt<1>("h0")) @[Arbiter.scala 45:78]
    node _T_6 = eq(_T_3, UInt<1>("h0")) @[Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>("h0")) @[Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>("h1")) @[Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[Arbiter.scala 71:56]
    io.in[0].ready <= _io_in_0_ready_T_2 @[Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>("h1")) @[Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_4) @[Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[Arbiter.scala 71:56]
    io.in[1].ready <= _io_in_1_ready_T_2 @[Arbiter.scala 71:16]
    node _io_in_2_ready_T = eq(lockIdx, UInt<2>("h2")) @[Arbiter.scala 71:39]
    node _io_in_2_ready_T_1 = mux(locked, _io_in_2_ready_T, _T_5) @[Arbiter.scala 71:22]
    node _io_in_2_ready_T_2 = and(_io_in_2_ready_T_1, io.out.ready) @[Arbiter.scala 71:56]
    io.in[2].ready <= _io_in_2_ready_T_2 @[Arbiter.scala 71:16]
    node _io_in_3_ready_T = eq(lockIdx, UInt<2>("h3")) @[Arbiter.scala 71:39]
    node _io_in_3_ready_T_1 = mux(locked, _io_in_3_ready_T, _T_6) @[Arbiter.scala 71:22]
    node _io_in_3_ready_T_2 = and(_io_in_3_ready_T_1, io.out.ready) @[Arbiter.scala 71:56]
    io.in[3].ready <= _io_in_3_ready_T_2 @[Arbiter.scala 71:16]
    when io.in[2].valid : @[Arbiter.scala 102:26]
    {
      choice <= UInt<2>("h2") @[Arbiter.scala 102:35]
    }
    when io.in[1].valid : @[Arbiter.scala 102:26]
    {
      choice <= UInt<1>("h1") @[Arbiter.scala 102:35]
    }
    when io.in[0].valid : @[Arbiter.scala 102:26]
    {
      choice <= UInt<1>("h0") @[Arbiter.scala 102:35]
 }


  module SimpleBusCrossbarNto1_1 :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}[4], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}}

    reg state : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h0")) @[Crossbar.scala 90:22]
    inst inputArb aof LockingArbiter_1 @[Crossbar.scala 93:24]
    inputArb.clock <= clock
    inputArb.reset_wky <= reset_wky
    inputArb.io.in[0] <= io.in[0].req @[Crossbar.scala 94:68]
    inputArb.io.in[1] <= io.in[1].req @[Crossbar.scala 94:68]
    inputArb.io.in[2] <= io.in[2].req @[Crossbar.scala 94:68]
    inputArb.io.in[3] <= io.in[3].req @[Crossbar.scala 94:68]
    reg inflightSrc : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h0")) @[Crossbar.scala 97:28]
    io.out.req.bits_wky <= inputArb.io.out.bits_wky @[Crossbar.scala 99:19]
    node _io_out_req_valid_T = eq(state, UInt<2>("h0")) @[Crossbar.scala 101:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[Crossbar.scala 101:37]
    io.out.req.valid <= _io_out_req_valid_T_1 @[Crossbar.scala 101:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>("h0")) @[Crossbar.scala 102:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[Crossbar.scala 102:37]
    inputArb.io.out.ready <= _inputArb_io_out_ready_T_1 @[Crossbar.scala 102:17]
    io.in[0].resp.bits_wky <= io.out.resp.bits_wky @[Crossbar.scala 104:25]
    io.in[1].resp.bits_wky <= io.out.resp.bits_wky @[Crossbar.scala 104:25]
    io.in[2].resp.bits_wky <= io.out.resp.bits_wky @[Crossbar.scala 104:25]
    io.in[3].resp.bits_wky <= io.out.resp.bits_wky @[Crossbar.scala 104:25]
    io.in[0].resp.valid <= UInt<1>("h0") @[Crossbar.scala 105:26]
    io.in[1].resp.valid <= UInt<1>("h0") @[Crossbar.scala 105:26]
    io.in[2].resp.valid <= UInt<1>("h0") @[Crossbar.scala 105:26]
    io.in[3].resp.valid <= UInt<1>("h0") @[Crossbar.scala 105:26]
    io.in[inflightSrc].resp.valid <= io.out.resp.valid @[Crossbar.scala 107:13]
    io.out.resp.ready <= io.in[inflightSrc].resp.ready @[Crossbar.scala 108:13]
    node _T = eq(UInt<2>("h0"), state) @[Crossbar.scala 111:18]
    when _T : @[Crossbar.scala 111:18]
    {
      node _T_1 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[Decoupled.scala 51:35]
      when _T_1 : @[Crossbar.scala 113:27]
      {
        inflightSrc <= inputArb.io.chosen @[Crossbar.scala 114:21]
        node _T_2 = bits(inputArb.io.out.bits_wky.cmd, 0, 0) @[SimpleBus.scala 73:22]
        node _T_3 = eq(_T_2, UInt<1>("h0")) @[SimpleBus.scala 73:18]
        node _T_4 = bits(inputArb.io.out.bits_wky.cmd, 3, 3) @[SimpleBus.scala 73:33]
        node _T_5 = eq(_T_4, UInt<1>("h0")) @[SimpleBus.scala 73:29]
        node _T_6 = and(_T_3, _T_5) @[SimpleBus.scala 73:26]
        when _T_6 : @[Crossbar.scala 115:38]
        {
          state <= UInt<2>("h1") @[Crossbar.scala 115:46]
        }
        else :
        {
          node _T_7 = eq(inputArb.io.out.bits_wky.cmd, UInt<3>("h7")) @[SimpleBus.scala 78:27]
          node _T_8 = eq(inputArb.io.out.bits_wky.cmd, UInt<1>("h1")) @[SimpleBus.scala 77:29]
          node _T_9 = or(_T_7, _T_8) @[Crossbar.scala 116:47]
          when _T_9 : @[Crossbar.scala 116:80]
          {
            state <= UInt<2>("h2") @[Crossbar.scala 116:88]
    }
    }
    }
    }
    else :
    {
      node _T_10 = eq(UInt<2>("h1"), state) @[Crossbar.scala 111:18]
      when _T_10 : @[Crossbar.scala 111:18]
      {
        node _T_11 = and(io.out.resp.ready, io.out.resp.valid) @[Decoupled.scala 51:35]
        node _T_12 = eq(io.out.resp.bits_wky.cmd, UInt<3>("h6")) @[SimpleBus.scala 91:26]
        node _T_13 = and(_T_11, _T_12) @[Crossbar.scala 119:46]
        when _T_13 : @[Crossbar.scala 119:80]
        {
          state <= UInt<2>("h0") @[Crossbar.scala 119:88]
      }
      }
      else :
      {
        node _T_14 = eq(UInt<2>("h2"), state) @[Crossbar.scala 111:18]
        when _T_14 : @[Crossbar.scala 111:18]
        {
          node _T_15 = and(io.out.resp.ready, io.out.resp.valid) @[Decoupled.scala 51:35]
          when _T_15 : @[Crossbar.scala 120:48]
          {
            state <= UInt<2>("h0") @[Crossbar.scala 120:56]
 }
 }
 }
 }


  module EmbeddedTLB_fake :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>, user : UInt<73>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<73>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>, user : UInt<73>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<73>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, csrMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}, flip cacheEmpty : UInt<1>, ipf : UInt<1>}

    io.mem.resp.bits_wky.rdata is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.resp.bits_wky.cmd is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.resp.valid is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.resp.ready is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.wdata is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.wmask is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.cmd is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.size is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.addr is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.valid is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.ready is invalid @[EmbeddedTLB.scala 424:10]
    io.out <= io.in @[EmbeddedTLB.scala 425:10]
    io.csrMMU.loadPF <= UInt<1>("h0") @[EmbeddedTLB.scala 426:20]
    io.csrMMU.storePF <= UInt<1>("h0") @[EmbeddedTLB.scala 427:21]
    io.csrMMU.addr <= io.in.req.bits_wky.addr @[EmbeddedTLB.scala 428:18]
    io.ipf <= UInt<1>("h0") @[EmbeddedTLB.scala 429:10]

  module Cache_dummy :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>, user : UInt<73>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<73>}}}, flip flush : UInt<2>, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, empty : UInt<1>}

    reg needFlush : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Cache.scala 637:26]
    node _T = bits(io.flush, 0, 0) @[Cache.scala 638:17]
    when _T : @[Cache.scala 638:22]
    {
      needFlush <= UInt<1>("h1") @[Cache.scala 639:15]
    }
    node _T_1 = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    node _T_2 = bits(io.flush, 0, 0) @[Cache.scala 641:36]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[Cache.scala 641:27]
    node _T_4 = and(_T_1, _T_3) @[Cache.scala 641:24]
    when _T_4 : @[Cache.scala 641:41]
    {
      needFlush <= UInt<1>("h0") @[Cache.scala 642:15]
    }
    io.in.req.ready <= io.out.mem.req.ready @[Cache.scala 645:19]
    node _io_in_resp_valid_T = eq(needFlush, UInt<1>("h0")) @[Cache.scala 646:49]
    node _io_in_resp_valid_T_1 = and(io.out.mem.resp.valid, _io_in_resp_valid_T) @[Cache.scala 646:46]
    node _io_in_resp_valid_T_2 = bits(io.flush, 0, 0) @[Cache.scala 646:72]
    node _io_in_resp_valid_T_3 = or(_io_in_resp_valid_T_1, _io_in_resp_valid_T_2) @[Cache.scala 646:61]
    io.in.resp.valid <= _io_in_resp_valid_T_3 @[Cache.scala 646:20]
    io.in.resp.bits_wky.rdata <= io.out.mem.resp.bits_wky.rdata @[Cache.scala 648:25]
    io.in.resp.bits_wky.cmd <= io.out.mem.resp.bits_wky.cmd @[Cache.scala 649:23]
    node _memuser_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg memuser : UInt<73>, clock with :
      reset => (UInt<1>("h0"), memuser) @[Reg.scala 19:16]
    when _memuser_T : @[Reg.scala 20:18]
    {
      memuser <= io.in.req.bits_wky.user @[Reg.scala 20:22]
    }
    io.in.resp.bits_wky.user <= memuser @[Cache.scala 651:93]
    io.out.mem.req.bits_wky.addr <= io.in.req.bits_wky.addr @[SimpleBus.scala 64:15]
    io.out.mem.req.bits_wky.cmd <= io.in.req.bits_wky.cmd @[SimpleBus.scala 65:14]
    io.out.mem.req.bits_wky.size <= io.in.req.bits_wky.size @[SimpleBus.scala 66:15]
    io.out.mem.req.bits_wky.wdata <= io.in.req.bits_wky.wdata @[SimpleBus.scala 67:16]
    io.out.mem.req.bits_wky.wmask <= io.in.req.bits_wky.wmask @[SimpleBus.scala 68:16]
    io.out.mem.req.valid <= io.in.req.valid @[Cache.scala 660:24]
    io.out.mem.resp.ready <= io.in.resp.ready @[Cache.scala 661:25]
    io.empty <= UInt<1>("h0") @[Cache.scala 663:12]
    io.mmio.resp.bits_wky.rdata is invalid @[Cache.scala 664:11]
    io.mmio.resp.bits_wky.cmd is invalid @[Cache.scala 664:11]
    io.mmio.resp.valid is invalid @[Cache.scala 664:11]
    io.mmio.resp.ready is invalid @[Cache.scala 664:11]
    io.mmio.req.bits_wky.wdata is invalid @[Cache.scala 664:11]
    io.mmio.req.bits_wky.wmask is invalid @[Cache.scala 664:11]
    io.mmio.req.bits_wky.cmd is invalid @[Cache.scala 664:11]
    io.mmio.req.bits_wky.size is invalid @[Cache.scala 664:11]
    io.mmio.req.bits_wky.addr is invalid @[Cache.scala 664:11]
    io.mmio.req.valid is invalid @[Cache.scala 664:11]
    io.mmio.req.ready is invalid @[Cache.scala 664:11]
    io.out.coh.resp.bits_wky.rdata is invalid @[Cache.scala 665:14]
    io.out.coh.resp.bits_wky.cmd is invalid @[Cache.scala 665:14]
    io.out.coh.resp.valid is invalid @[Cache.scala 665:14]
    io.out.coh.resp.ready is invalid @[Cache.scala 665:14]
    io.out.coh.req.bits_wky.wdata is invalid @[Cache.scala 665:14]
    io.out.coh.req.bits_wky.wmask is invalid @[Cache.scala 665:14]
    io.out.coh.req.bits_wky.cmd is invalid @[Cache.scala 665:14]
    io.out.coh.req.bits_wky.size is invalid @[Cache.scala 665:14]
    io.out.coh.req.bits_wky.addr is invalid @[Cache.scala 665:14]
    io.out.coh.req.valid is invalid @[Cache.scala 665:14]
    io.out.coh.req.ready is invalid @[Cache.scala 665:14]

  module EmbeddedTLB_fake_1 :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, csrMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, addr : UInt<32>}, flip cacheEmpty : UInt<1>, ipf : UInt<1>}

    io.mem.resp.bits_wky.rdata is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.resp.bits_wky.cmd is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.resp.valid is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.resp.ready is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.wdata is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.wmask is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.cmd is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.size is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.bits_wky.addr is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.valid is invalid @[EmbeddedTLB.scala 424:10]
    io.mem.req.ready is invalid @[EmbeddedTLB.scala 424:10]
    io.out <= io.in @[EmbeddedTLB.scala 425:10]
    io.csrMMU.loadPF <= UInt<1>("h0") @[EmbeddedTLB.scala 426:20]
    io.csrMMU.storePF <= UInt<1>("h0") @[EmbeddedTLB.scala 427:21]
    io.csrMMU.addr <= io.in.req.bits_wky.addr @[EmbeddedTLB.scala 428:18]
    io.ipf <= UInt<1>("h0") @[EmbeddedTLB.scala 429:10]

  module Cache_fake :
    input clock : Clock
    input reset_wky: Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<2>, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, empty : UInt<1>}

    reg state : UInt<3>, clock with :
      reset => (reset_wky, UInt<3>("h0")) @[Cache.scala 558:22]
    node _ismmio_T = xor(io.in.req.bits_wky.addr, UInt<30>("h30000000")) @[NutCore.scala 100:11]
    node _ismmio_T_1 = bits(_ismmio_T, 31, 28) @[NutCore.scala 100:24]
    node _ismmio_T_2 = eq(_ismmio_T_1, UInt<1>("h0")) @[NutCore.scala 100:44]
    node _ismmio_T_3 = xor(io.in.req.bits_wky.addr, UInt<31>("h40000000")) @[NutCore.scala 100:11]
    node _ismmio_T_4 = bits(_ismmio_T_3, 31, 30) @[NutCore.scala 100:24]
    node _ismmio_T_5 = eq(_ismmio_T_4, UInt<1>("h0")) @[NutCore.scala 100:44]
    node ismmio = or(_ismmio_T_2, _ismmio_T_5) @[NutCore.scala 101:15]
    node _ismmioRec_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg ismmioRec : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ismmioRec) @[Reg.scala 19:16]
    when _ismmioRec_T : @[Reg.scala 20:18]
    {
      ismmioRec <= ismmio @[Reg.scala 20:22]
    }
    reg needFlush : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Cache.scala 566:26]
    node _T = bits(io.flush, 0, 0) @[Cache.scala 567:17]
    node _T_1 = neq(state, UInt<3>("h0")) @[Cache.scala 567:31]
    node _T_2 = and(_T, _T_1) @[Cache.scala 567:21]
    when _T_2 : @[Cache.scala 567:44]
    {
      needFlush <= UInt<1>("h1") @[Cache.scala 567:56]
    }
    node _T_3 = eq(state, UInt<3>("h0")) @[Cache.scala 568:15]
    node _T_4 = and(_T_3, needFlush) @[Cache.scala 568:26]
    when _T_4 : @[Cache.scala 568:40]
    {
      needFlush <= UInt<1>("h0") @[Cache.scala 568:52]
    }
    node _alreadyOutFire_T = and(io.in.resp.ready, io.in.resp.valid) @[Decoupled.scala 51:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (reset_wky, UInt<1>("h0")) @[Reg.scala 35:20]
    when _alreadyOutFire_T : @[Reg.scala 36:18]
    {
      alreadyOutFire <= UInt<1>("h1") @[Reg.scala 36:22]
    }
    node _T_5 = eq(UInt<3>("h0"), state) @[Cache.scala 572:18]
    when _T_5 : @[Cache.scala 572:18]
    {
      alreadyOutFire <= UInt<1>("h0") @[Cache.scala 574:22]
      node _T_6 = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
      node _T_7 = bits(io.flush, 0, 0) @[Cache.scala 575:40]
      node _T_8 = eq(_T_7, UInt<1>("h0")) @[Cache.scala 575:31]
      node _T_9 = and(_T_6, _T_8) @[Cache.scala 575:28]
      when _T_9 : @[Cache.scala 575:45]
      {
        node _state_T = mux(ismmio, UInt<3>("h3"), UInt<3>("h1")) @[Cache.scala 575:59]
        state <= _state_T @[Cache.scala 575:53]
    }
    }
    else :
    {
      node _T_10 = eq(UInt<3>("h1"), state) @[Cache.scala 572:18]
      when _T_10 : @[Cache.scala 572:18]
      {
        node _T_11 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[Decoupled.scala 51:35]
        when _T_11 : @[Cache.scala 578:34]
        {
          state <= UInt<3>("h2") @[Cache.scala 578:42]
      }
      }
      else :
      {
        node _T_12 = eq(UInt<3>("h2"), state) @[Cache.scala 572:18]
        when _T_12 : @[Cache.scala 572:18]
        {
          node _T_13 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[Decoupled.scala 51:35]
          when _T_13 : @[Cache.scala 581:35]
          {
            state <= UInt<3>("h5") @[Cache.scala 581:43]
        }
        }
        else :
        {
          node _T_14 = eq(UInt<3>("h3"), state) @[Cache.scala 572:18]
          when _T_14 : @[Cache.scala 572:18]
          {
            node _T_15 = and(io.mmio.req.ready, io.mmio.req.valid) @[Decoupled.scala 51:35]
            when _T_15 : @[Cache.scala 584:31]
            {
              state <= UInt<3>("h4") @[Cache.scala 584:39]
          }
          }
          else :
          {
            node _T_16 = eq(UInt<3>("h4"), state) @[Cache.scala 572:18]
            when _T_16 : @[Cache.scala 572:18]
            {
              node _T_17 = and(io.mmio.resp.ready, io.mmio.resp.valid) @[Decoupled.scala 51:35]
              node _T_18 = or(_T_17, alreadyOutFire) @[Cache.scala 587:31]
              when _T_18 : @[Cache.scala 587:50]
              {
                state <= UInt<3>("h5") @[Cache.scala 587:58]
            }
            }
            else :
            {
              node _T_19 = eq(UInt<3>("h5"), state) @[Cache.scala 572:18]
              when _T_19 : @[Cache.scala 572:18]
              {
                node _T_20 = and(io.in.resp.ready, io.in.resp.valid) @[Decoupled.scala 51:35]
                node _T_21 = or(_T_20, needFlush) @[Cache.scala 590:29]
                node _T_22 = or(_T_21, alreadyOutFire) @[Cache.scala 590:42]
                when _T_22 : @[Cache.scala 590:61]
                {
                  state <= UInt<3>("h0") @[Cache.scala 590:69]
    }
    }
    }
    }
    }
    }
    }
    node _reqaddr_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg reqaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reqaddr) @[Reg.scala 19:16]
    when _reqaddr_T : @[Reg.scala 20:18]
    {
      reqaddr <= io.in.req.bits_wky.addr @[Reg.scala 20:22]
    }
    node _cmd_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cmd) @[Reg.scala 19:16]
    when _cmd_T : @[Reg.scala 20:18]
    {
      cmd <= io.in.req.bits_wky.cmd @[Reg.scala 20:22]
    }
    node _size_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), size) @[Reg.scala 19:16]
    when _size_T : @[Reg.scala 20:18]
    {
      size <= io.in.req.bits_wky.size @[Reg.scala 20:22]
    }
    node _wdata_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg wdata : UInt<32>, clock with :
      reset => (UInt<1>("h0"), wdata) @[Reg.scala 19:16]
    when _wdata_T : @[Reg.scala 20:18]
    {
      wdata <= io.in.req.bits_wky.wdata @[Reg.scala 20:22]
    }
    node _wmask_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg wmask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), wmask) @[Reg.scala 19:16]
    when _wmask_T : @[Reg.scala 20:18]
    {
      wmask <= io.in.req.bits_wky.wmask @[Reg.scala 20:22]
    }
    node _io_in_req_ready_T = eq(state, UInt<3>("h0")) @[Cache.scala 600:29]
    io.in.req.ready <= _io_in_req_ready_T @[Cache.scala 600:19]
    node _io_in_resp_valid_T = eq(state, UInt<3>("h5")) @[Cache.scala 601:30]
    node _io_in_resp_valid_T_1 = eq(needFlush, UInt<1>("h0")) @[Cache.scala 601:51]
    node _io_in_resp_valid_T_2 = and(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[Cache.scala 601:47]
    io.in.resp.valid <= _io_in_resp_valid_T_2 @[Cache.scala 601:20]
    node _mmiordata_T = and(io.mmio.resp.ready, io.mmio.resp.valid) @[Decoupled.scala 51:35]
    reg mmiordata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mmiordata) @[Reg.scala 19:16]
    when _mmiordata_T : @[Reg.scala 20:18]
    {
      mmiordata <= io.mmio.resp.bits_wky.rdata @[Reg.scala 20:22]
    }
    node _mmiocmd_T = and(io.mmio.resp.ready, io.mmio.resp.valid) @[Decoupled.scala 51:35]
    reg mmiocmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), mmiocmd) @[Reg.scala 19:16]
    when _mmiocmd_T : @[Reg.scala 20:18]
    {
      mmiocmd <= io.mmio.resp.bits_wky.cmd @[Reg.scala 20:22]
    }
    node _memrdata_T = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[Decoupled.scala 51:35]
    reg memrdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), memrdata) @[Reg.scala 19:16]
    when _memrdata_T : @[Reg.scala 20:18]
    {
      memrdata <= io.out.mem.resp.bits_wky.rdata @[Reg.scala 20:22]
    }
    node _memcmd_T = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[Decoupled.scala 51:35]
    reg memcmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), memcmd) @[Reg.scala 19:16]
    when _memcmd_T : @[Reg.scala 20:18]
    {
      memcmd <= io.out.mem.resp.bits_wky.cmd @[Reg.scala 20:22]
    }
    node _io_in_resp_bits_rdata_T = mux(ismmioRec, mmiordata, memrdata) @[Cache.scala 608:31]
    io.in.resp.bits_wky.rdata <= _io_in_resp_bits_rdata_T @[Cache.scala 608:25]
    node _io_in_resp_bits_cmd_T = mux(ismmioRec, mmiocmd, memcmd) @[Cache.scala 609:29]
    io.in.resp.bits_wky.cmd <= _io_in_resp_bits_cmd_T @[Cache.scala 609:23]
    node _memuser_T = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg memuser : UInt<1>, clock with :
      reset => (UInt<1>("h0"), memuser) @[Reg.scala 19:16]
    when _memuser_T : @[Reg.scala 20:18]
    {
      memuser <= UInt<1>("h0") @[Reg.scala 20:22]
    }
    io.out.mem.req.bits_wky.addr <= reqaddr @[SimpleBus.scala 64:15]
    io.out.mem.req.bits_wky.cmd <= cmd @[SimpleBus.scala 65:14]
    io.out.mem.req.bits_wky.size <= size @[SimpleBus.scala 66:15]
    io.out.mem.req.bits_wky.wdata <= wdata @[SimpleBus.scala 67:16]
    io.out.mem.req.bits_wky.wmask <= wmask @[SimpleBus.scala 68:16]
    node _io_out_mem_req_valid_T = eq(state, UInt<3>("h1")) @[Cache.scala 617:34]
    io.out.mem.req.valid <= _io_out_mem_req_valid_T @[Cache.scala 617:24]
    io.out.mem.resp.ready <= UInt<1>("h1") @[Cache.scala 618:25]
    io.mmio.req.bits_wky.addr <= reqaddr @[SimpleBus.scala 64:15]
    io.mmio.req.bits_wky.cmd <= cmd @[SimpleBus.scala 65:14]
    io.mmio.req.bits_wky.size <= size @[SimpleBus.scala 66:15]
    io.mmio.req.bits_wky.wdata <= wdata @[SimpleBus.scala 67:16]
    io.mmio.req.bits_wky.wmask <= wmask @[SimpleBus.scala 68:16]
    node _io_mmio_req_valid_T = eq(state, UInt<3>("h3")) @[Cache.scala 623:31]
    io.mmio.req.valid <= _io_mmio_req_valid_T @[Cache.scala 623:21]
    io.mmio.resp.ready <= UInt<1>("h1") @[Cache.scala 624:22]
    io.empty <= UInt<1>("h0") @[Cache.scala 626:12]
    io.out.coh.resp.bits_wky.rdata is invalid @[Cache.scala 627:14]
    io.out.coh.resp.bits_wky.cmd is invalid @[Cache.scala 627:14]
    io.out.coh.resp.valid is invalid @[Cache.scala 627:14]
    io.out.coh.resp.ready is invalid @[Cache.scala 627:14]
    io.out.coh.req.bits_wky.wdata is invalid @[Cache.scala 627:14]
    io.out.coh.req.bits_wky.wmask is invalid @[Cache.scala 627:14]
    io.out.coh.req.bits_wky.cmd is invalid @[Cache.scala 627:14]
    io.out.coh.req.bits_wky.size is invalid @[Cache.scala 627:14]
    io.out.coh.req.bits_wky.addr is invalid @[Cache.scala 627:14]
    io.out.coh.req.valid is invalid @[Cache.scala 627:14]
    io.out.coh.req.ready is invalid @[Cache.scala 627:14]
    node _T_23 = and(io.in.req.ready, io.in.req.valid) @[Decoupled.scala 51:35]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_24 = and(_T_23, enableDisplay) @[Debug.scala 55:16]
    when _T_24 : @[Debug.scala 55:31]
    {
      node _T_25 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_26 = eq(_T_25, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_26 : @[Debug.scala 56:24]
      {
      }
      node _T_27 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_28 = eq(_T_27, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_28 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_29 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[Decoupled.scala 51:35]
    reg c_1 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[GTimer.scala 25:12]
    c_1 <= _c_T_3 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_30 = and(_T_29, enableDisplay_1) @[Debug.scala 55:16]
    when _T_30 : @[Debug.scala 55:31]
    {
      node _T_31 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_32 = eq(_T_31, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_32 : @[Debug.scala 56:24]
      {
      }
      node _T_33 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_34 = eq(_T_33, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_34 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_35 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[Decoupled.scala 51:35]
    reg c_2 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[GTimer.scala 25:12]
    c_2 <= _c_T_5 @[GTimer.scala 25:7]
    wire enableDisplay_2 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_2 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_36 = and(_T_35, enableDisplay_2) @[Debug.scala 55:16]
    when _T_36 : @[Debug.scala 55:31]
    {
      node _T_37 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_38 = eq(_T_37, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_38 : @[Debug.scala 56:24]
      {
      }
      node _T_39 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_40 = eq(_T_39, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_40 : @[Debug.scala 57:13]
      {
    }
    }
    node _T_41 = and(io.in.resp.ready, io.in.resp.valid) @[Decoupled.scala 51:35]
    reg c_3 : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[GTimer.scala 25:12]
    c_3 <= _c_T_7 @[GTimer.scala 25:7]
    wire enableDisplay_3 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_3 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_42 = and(_T_41, enableDisplay_3) @[Debug.scala 55:16]
    when _T_42 : @[Debug.scala 55:31]
    {
      node _T_43 = asUInt(reset_wky) @[Debug.scala 56:24]
      node _T_44 = eq(_T_43, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_44 : @[Debug.scala 56:24]
      {
      }
      node _T_45 = asUInt(reset_wky) @[Debug.scala 57:13]
      node _T_46 = eq(_T_45, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_46 : @[Debug.scala 57:13]
      {
 }
 }


  module NutCore :
    input clock : Clock
    input reset_wky: UInt<1>
    output io : { imem : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}}, dmem : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}, flip frontend : { req : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<4>, wdata : UInt<32>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits_wky : { cmd : UInt<4>, rdata : UInt<64>}}}}
    output rvfi : { valid : UInt<1>, order : UInt<64>, insn : UInt<32>, trap : UInt<1>, halt : UInt<1>, intr : UInt<1>, mode : UInt<2>, ixl : UInt<2>, rs1_addr : UInt<5>, rs2_addr : UInt<5>, rs1_rdata : UInt<32>, rs2_rdata : UInt<32>, rd_addr : UInt<5>, rd_wdata : UInt<32>, pc_rdata : UInt<32>, pc_wdata : UInt<32>, mem_addr : UInt<32>, mem_rmask : UInt<4>, mem_wmask : UInt<4>, mem_rdata : UInt<32>, mem_wdata : UInt<32>}

    wire someAssume : UInt<1> @[NutCore.scala 114:24]
    someAssume is invalid @[NutCore.scala 115:14]
    wire someAssume2 : UInt<1> @[NutCore.scala 116:25]
    someAssume2 is invalid @[NutCore.scala 117:15]
    wire someAssume3 : UInt<1> @[NutCore.scala 118:25]
    someAssume3 is invalid @[NutCore.scala 119:15]
    wire someAssumedecoder1 : UInt<1> @[NutCore.scala 120:32]
    someAssumedecoder1 is invalid @[NutCore.scala 121:22]
    wire someAssumedecoder2 : UInt<1> @[NutCore.scala 122:32]
    someAssumedecoder2 is invalid @[NutCore.scala 123:22]
    node _T = bits(reset_wky, 0, 0) @[NutCore.scala 129:9]
    node _T_1 = eq(_T, UInt<1>("h0")) @[NutCore.scala 129:9]
    when _T_1 : @[NutCore.scala 129:9]
    {
      node _T_2 = eq(someAssume, UInt<1>("h0")) @[NutCore.scala 129:9]
      when _T_2 : @[NutCore.scala 129:9]
      {
      }
    }
    node _T_3 = bits(reset_wky, 0, 0) @[NutCore.scala 130:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[NutCore.scala 130:9]
    when _T_4 : @[NutCore.scala 130:9]
    {
      node _T_5 = eq(someAssume2, UInt<1>("h0")) @[NutCore.scala 130:9]
      when _T_5 : @[NutCore.scala 130:9]
      {
      }
    }
    node _T_6 = bits(reset_wky, 0, 0) @[NutCore.scala 131:9]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[NutCore.scala 131:9]
    when _T_7 : @[NutCore.scala 131:9]
    {
      node _T_8 = eq(someAssume3, UInt<1>("h0")) @[NutCore.scala 131:9]
      when _T_8 : @[NutCore.scala 131:9]
      {
      }
    }
    node _T_9 = bits(reset_wky, 0, 0) @[NutCore.scala 132:9]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[NutCore.scala 132:9]
    when _T_10 : @[NutCore.scala 132:9]
    {
      node _T_11 = eq(someAssumedecoder1, UInt<1>("h0")) @[NutCore.scala 132:9]
      when _T_11 : @[NutCore.scala 132:9]
      {
      }
    }
    node _T_12 = bits(reset_wky, 0, 0) @[NutCore.scala 133:9]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[NutCore.scala 133:9]
    when _T_13 : @[NutCore.scala 133:9]
    {
      node _T_14 = eq(someAssumedecoder2, UInt<1>("h0")) @[NutCore.scala 133:9]
      when _T_14 : @[NutCore.scala 133:9]
      {
      }
    }
    inst frontend aof Frontend_embedded @[NutCore.scala 137:34]
    frontend.clock <= clock
    frontend.reset_wky <= reset_wky
    inst backend aof Backend_inorder @[NutCore.scala 182:25]
    backend.clock <= clock
    backend.reset_wky <= reset_wky
    node _T_15 = bits(frontend.io.flushVec, 1, 1) @[NutCore.scala 184:138]
    wire _dataBuffer_WIRE : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}} @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.data.imm <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.data.src2 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.data.src1 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isBlocked <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.noSpecExec <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isSrc2Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isSrc1Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isNutCoreTrap <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfDest <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfWen <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfSrc2 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfSrc1 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.fuOpType <= UInt<7>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.fuType <= UInt<3>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.src2Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.src1Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.isBranch <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.runahead_checkpoint_id <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.crossPageIPFFix <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.isRVC <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.brIdx <= UInt<4>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[12] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[13] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[14] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[15] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.redirect.valid <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.redirect.rtype <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.redirect.target <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.pnpc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.pc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.instr <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_1 : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}} @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.data.imm <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.data.src2 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.data.src1 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isBlocked <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.noSpecExec <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isSrc2Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isSrc1Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isNutCoreTrap <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfDest <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfWen <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfSrc2 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfSrc1 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.fuOpType <= UInt<7>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.fuType <= UInt<3>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.src2Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.src1Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.isBranch <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.runahead_checkpoint_id <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.crossPageIPFFix <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.isRVC <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.brIdx <= UInt<4>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[12] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[13] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[14] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[15] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.redirect.valid <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.redirect.rtype <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.redirect.target <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.pnpc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.pc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.instr <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_2 : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}} @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.data.imm <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.data.src2 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.data.src1 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isBlocked <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.noSpecExec <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isSrc2Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isSrc1Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isNutCoreTrap <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfDest <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfWen <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfSrc2 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfSrc1 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.fuOpType <= UInt<7>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.fuType <= UInt<3>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.src2Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.src1Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.isBranch <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.runahead_checkpoint_id <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.crossPageIPFFix <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.isRVC <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.brIdx <= UInt<4>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[12] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[13] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[14] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[15] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.redirect.valid <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.redirect.rtype <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.redirect.target <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.pnpc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.pc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.instr <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_3 : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}} @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.data.imm <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.data.src2 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.data.src1 <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isBlocked <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.noSpecExec <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isSrc2Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isSrc1Forward <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isNutCoreTrap <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfDest <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfWen <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfSrc2 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfSrc1 <= UInt<5>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.fuOpType <= UInt<7>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.fuType <= UInt<3>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.src2Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.src1Type <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.isBranch <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.runahead_checkpoint_id <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.crossPageIPFFix <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.isRVC <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.brIdx <= UInt<4>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[0] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[1] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[2] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[3] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[4] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[5] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[6] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[7] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[8] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[9] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[10] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[11] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[12] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[13] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[14] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[15] <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.redirect.valid <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.redirect.rtype <= UInt<1>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.redirect.target <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.pnpc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.pc <= UInt<32>("h0") @[PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.instr <= UInt<64>("h0") @[PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_4 : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}[4] @[PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[0] <= _dataBuffer_WIRE @[PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[1] <= _dataBuffer_WIRE_1 @[PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[2] <= _dataBuffer_WIRE_2 @[PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[3] <= _dataBuffer_WIRE_3 @[PipelineVector.scala 29:37]
    reg dataBuffer : { cf : { instr : UInt<64>, pc : UInt<32>, pnpc : UInt<32>, redirect : { target : UInt<32>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossPageIPFFix : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<32>, src2 : UInt<32>, imm : UInt<32>}}[4], clock with :
      reset => (reset_wky, _dataBuffer_WIRE_4) @[PipelineVector.scala 29:29]
    reg ringBufferHead : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h0")) @[PipelineVector.scala 30:33]
    reg ringBufferTail : UInt<2>, clock with :
      reset => (reset_wky, UInt<2>("h0")) @[PipelineVector.scala 31:33]
    node ringBufferEmpty = eq(ringBufferHead, ringBufferTail) @[PipelineVector.scala 32:42]
    node _ringBufferAllowin_T = add(ringBufferHead, UInt<1>("h1")) @[PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_1 = tail(_ringBufferAllowin_T, 1) @[PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_2 = neq(_ringBufferAllowin_T_1, ringBufferTail) @[PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_3 = add(ringBufferHead, UInt<2>("h2")) @[PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_4 = tail(_ringBufferAllowin_T_3, 1) @[PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_5 = neq(_ringBufferAllowin_T_4, ringBufferTail) @[PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_6 = and(_ringBufferAllowin_T_5, UInt<1>("h1")) @[PipelineVector.scala 33:124]
    node ringBufferAllowin = and(_ringBufferAllowin_T_2, _ringBufferAllowin_T_6) @[PipelineVector.scala 33:124]
    wire needEnqueue : UInt<1>[2] @[PipelineVector.scala 36:27]
    needEnqueue[0] <= frontend.io.out[0].valid @[PipelineVector.scala 37:20]
    needEnqueue[1] <= frontend.io.out[1].valid @[PipelineVector.scala 38:20]
    node enqueueSize = add(needEnqueue[0], needEnqueue[1]) @[PipelineVector.scala 40:44]
    node enqueueFire_0 = geq(enqueueSize, UInt<1>("h1")) @[PipelineVector.scala 41:53]
    node enqueueFire_1 = geq(enqueueSize, UInt<2>("h2")) @[PipelineVector.scala 41:53]
    node _wen_T = and(frontend.io.out[0].ready, frontend.io.out[0].valid) @[Decoupled.scala 51:35]
    node _wen_T_1 = and(frontend.io.out[1].ready, frontend.io.out[1].valid) @[Decoupled.scala 51:35]
    node wen = or(_wen_T, _wen_T_1) @[PipelineVector.scala 43:24]
    when wen : @[PipelineVector.scala 44:14]
    {
      when enqueueFire_0 : @[PipelineVector.scala 45:29]
      {
        node _T_16 = add(UInt<1>("h0"), ringBufferHead) @[PipelineVector.scala 45:45]
        node _T_17 = tail(_T_16, 1) @[PipelineVector.scala 45:45]
        node _dataBuffer_T = mux(needEnqueue[0], frontend.io.out[0].bits_wky, frontend.io.out[1].bits_wky) @[PipelineVector.scala 45:69]
        dataBuffer[_T_17] <= _dataBuffer_T @[PipelineVector.scala 45:63]
      }
      when enqueueFire_1 : @[PipelineVector.scala 46:29]
      {
        node _T_18 = add(UInt<1>("h1"), ringBufferHead) @[PipelineVector.scala 46:45]
        node _T_19 = tail(_T_18, 1) @[PipelineVector.scala 46:45]
        dataBuffer[_T_19] <= frontend.io.out[1].bits_wky @[PipelineVector.scala 46:63]
      }
      node _ringBufferHead_T = add(ringBufferHead, enqueueSize) @[PipelineVector.scala 47:42]
      node _ringBufferHead_T_1 = tail(_ringBufferHead_T, 1) @[PipelineVector.scala 47:42]
      ringBufferHead <= _ringBufferHead_T_1 @[PipelineVector.scala 47:24]
    }
    node _frontend_io_out_0_ready_T = eq(frontend.io.out[0].valid, UInt<1>("h0")) @[PipelineVector.scala 50:39]
    node _frontend_io_out_0_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_0_ready_T) @[PipelineVector.scala 50:36]
    frontend.io.out[0].ready <= _frontend_io_out_0_ready_T_1 @[PipelineVector.scala 50:15]
    node _frontend_io_out_1_ready_T = eq(frontend.io.out[1].valid, UInt<1>("h0")) @[PipelineVector.scala 51:39]
    node _frontend_io_out_1_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_1_ready_T) @[PipelineVector.scala 51:36]
    frontend.io.out[1].ready <= _frontend_io_out_1_ready_T_1 @[PipelineVector.scala 51:15]
    backend.io.in[0].bits_wky.data.imm <= dataBuffer[ringBufferTail].data.imm @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.data.src2 <= dataBuffer[ringBufferTail].data.src2 @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.data.src1 <= dataBuffer[ringBufferTail].data.src1 @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.isBlocked <= dataBuffer[ringBufferTail].ctrl.isBlocked @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.noSpecExec <= dataBuffer[ringBufferTail].ctrl.noSpecExec @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.isSrc2Forward <= dataBuffer[ringBufferTail].ctrl.isSrc2Forward @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.isSrc1Forward <= dataBuffer[ringBufferTail].ctrl.isSrc1Forward @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.isNutCoreTrap <= dataBuffer[ringBufferTail].ctrl.isNutCoreTrap @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.rfDest <= dataBuffer[ringBufferTail].ctrl.rfDest @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.rfWen <= dataBuffer[ringBufferTail].ctrl.rfWen @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.rfSrc2 <= dataBuffer[ringBufferTail].ctrl.rfSrc2 @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.rfSrc1 <= dataBuffer[ringBufferTail].ctrl.rfSrc1 @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.fuOpType <= dataBuffer[ringBufferTail].ctrl.fuOpType @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.fuType <= dataBuffer[ringBufferTail].ctrl.fuType @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.src2Type <= dataBuffer[ringBufferTail].ctrl.src2Type @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.ctrl.src1Type <= dataBuffer[ringBufferTail].ctrl.src1Type @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.isBranch <= dataBuffer[ringBufferTail].cf.isBranch @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.runahead_checkpoint_id <= dataBuffer[ringBufferTail].cf.runahead_checkpoint_id @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.crossPageIPFFix <= dataBuffer[ringBufferTail].cf.crossPageIPFFix @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.isRVC <= dataBuffer[ringBufferTail].cf.isRVC @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.brIdx <= dataBuffer[ringBufferTail].cf.brIdx @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[0] <= dataBuffer[ringBufferTail].cf.intrVec[0] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[1] <= dataBuffer[ringBufferTail].cf.intrVec[1] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[2] <= dataBuffer[ringBufferTail].cf.intrVec[2] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[3] <= dataBuffer[ringBufferTail].cf.intrVec[3] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[4] <= dataBuffer[ringBufferTail].cf.intrVec[4] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[5] <= dataBuffer[ringBufferTail].cf.intrVec[5] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[6] <= dataBuffer[ringBufferTail].cf.intrVec[6] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[7] <= dataBuffer[ringBufferTail].cf.intrVec[7] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[8] <= dataBuffer[ringBufferTail].cf.intrVec[8] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[9] <= dataBuffer[ringBufferTail].cf.intrVec[9] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[10] <= dataBuffer[ringBufferTail].cf.intrVec[10] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.intrVec[11] <= dataBuffer[ringBufferTail].cf.intrVec[11] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[0] <= dataBuffer[ringBufferTail].cf.exceptionVec[0] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[1] <= dataBuffer[ringBufferTail].cf.exceptionVec[1] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[2] <= dataBuffer[ringBufferTail].cf.exceptionVec[2] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[3] <= dataBuffer[ringBufferTail].cf.exceptionVec[3] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[4] <= dataBuffer[ringBufferTail].cf.exceptionVec[4] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[5] <= dataBuffer[ringBufferTail].cf.exceptionVec[5] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[6] <= dataBuffer[ringBufferTail].cf.exceptionVec[6] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[7] <= dataBuffer[ringBufferTail].cf.exceptionVec[7] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[8] <= dataBuffer[ringBufferTail].cf.exceptionVec[8] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[9] <= dataBuffer[ringBufferTail].cf.exceptionVec[9] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[10] <= dataBuffer[ringBufferTail].cf.exceptionVec[10] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[11] <= dataBuffer[ringBufferTail].cf.exceptionVec[11] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[12] <= dataBuffer[ringBufferTail].cf.exceptionVec[12] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[13] <= dataBuffer[ringBufferTail].cf.exceptionVec[13] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[14] <= dataBuffer[ringBufferTail].cf.exceptionVec[14] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.exceptionVec[15] <= dataBuffer[ringBufferTail].cf.exceptionVec[15] @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.redirect.valid <= dataBuffer[ringBufferTail].cf.redirect.valid @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.redirect.rtype <= dataBuffer[ringBufferTail].cf.redirect.rtype @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.redirect.target <= dataBuffer[ringBufferTail].cf.redirect.target @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.pnpc <= dataBuffer[ringBufferTail].cf.pnpc @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.pc <= dataBuffer[ringBufferTail].cf.pc @[PipelineVector.scala 55:15]
    backend.io.in[0].bits_wky.cf.instr <= dataBuffer[ringBufferTail].cf.instr @[PipelineVector.scala 55:15]
    node _backend_io_in_0_valid_T = neq(ringBufferHead, ringBufferTail) @[PipelineVector.scala 56:34]
    backend.io.in[0].valid <= _backend_io_in_0_valid_T @[PipelineVector.scala 56:16]
    node _deq2_StartIndex_T = add(ringBufferTail, UInt<1>("h1")) @[PipelineVector.scala 59:42]
    node deq2_StartIndex = tail(_deq2_StartIndex_T, 1) @[PipelineVector.scala 59:42]
    backend.io.in[1].bits_wky.data.imm <= dataBuffer[deq2_StartIndex].data.imm @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.data.src2 <= dataBuffer[deq2_StartIndex].data.src2 @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.data.src1 <= dataBuffer[deq2_StartIndex].data.src1 @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.isBlocked <= dataBuffer[deq2_StartIndex].ctrl.isBlocked @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.noSpecExec <= dataBuffer[deq2_StartIndex].ctrl.noSpecExec @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.isSrc2Forward <= dataBuffer[deq2_StartIndex].ctrl.isSrc2Forward @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.isSrc1Forward <= dataBuffer[deq2_StartIndex].ctrl.isSrc1Forward @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.isNutCoreTrap <= dataBuffer[deq2_StartIndex].ctrl.isNutCoreTrap @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.rfDest <= dataBuffer[deq2_StartIndex].ctrl.rfDest @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.rfWen <= dataBuffer[deq2_StartIndex].ctrl.rfWen @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.rfSrc2 <= dataBuffer[deq2_StartIndex].ctrl.rfSrc2 @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.rfSrc1 <= dataBuffer[deq2_StartIndex].ctrl.rfSrc1 @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.fuOpType <= dataBuffer[deq2_StartIndex].ctrl.fuOpType @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.fuType <= dataBuffer[deq2_StartIndex].ctrl.fuType @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.src2Type <= dataBuffer[deq2_StartIndex].ctrl.src2Type @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.ctrl.src1Type <= dataBuffer[deq2_StartIndex].ctrl.src1Type @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.isBranch <= dataBuffer[deq2_StartIndex].cf.isBranch @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.runahead_checkpoint_id <= dataBuffer[deq2_StartIndex].cf.runahead_checkpoint_id @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.crossPageIPFFix <= dataBuffer[deq2_StartIndex].cf.crossPageIPFFix @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.isRVC <= dataBuffer[deq2_StartIndex].cf.isRVC @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.brIdx <= dataBuffer[deq2_StartIndex].cf.brIdx @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[0] <= dataBuffer[deq2_StartIndex].cf.intrVec[0] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[1] <= dataBuffer[deq2_StartIndex].cf.intrVec[1] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[2] <= dataBuffer[deq2_StartIndex].cf.intrVec[2] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[3] <= dataBuffer[deq2_StartIndex].cf.intrVec[3] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[4] <= dataBuffer[deq2_StartIndex].cf.intrVec[4] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[5] <= dataBuffer[deq2_StartIndex].cf.intrVec[5] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[6] <= dataBuffer[deq2_StartIndex].cf.intrVec[6] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[7] <= dataBuffer[deq2_StartIndex].cf.intrVec[7] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[8] <= dataBuffer[deq2_StartIndex].cf.intrVec[8] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[9] <= dataBuffer[deq2_StartIndex].cf.intrVec[9] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[10] <= dataBuffer[deq2_StartIndex].cf.intrVec[10] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.intrVec[11] <= dataBuffer[deq2_StartIndex].cf.intrVec[11] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[0] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[0] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[1] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[1] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[2] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[2] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[3] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[3] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[4] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[4] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[5] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[5] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[6] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[6] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[7] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[7] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[8] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[8] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[9] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[9] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[10] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[10] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[11] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[11] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[12] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[12] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[13] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[13] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[14] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[14] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.exceptionVec[15] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[15] @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.redirect.valid <= dataBuffer[deq2_StartIndex].cf.redirect.valid @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.redirect.rtype <= dataBuffer[deq2_StartIndex].cf.redirect.rtype @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.redirect.target <= dataBuffer[deq2_StartIndex].cf.redirect.target @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.pnpc <= dataBuffer[deq2_StartIndex].cf.pnpc @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.pc <= dataBuffer[deq2_StartIndex].cf.pc @[PipelineVector.scala 60:15]
    backend.io.in[1].bits_wky.cf.instr <= dataBuffer[deq2_StartIndex].cf.instr @[PipelineVector.scala 60:15]
    node _backend_io_in_1_valid_T = neq(ringBufferHead, deq2_StartIndex) @[PipelineVector.scala 61:34]
    node _backend_io_in_1_valid_T_1 = and(_backend_io_in_1_valid_T, backend.io.in[0].valid) @[PipelineVector.scala 61:54]
    backend.io.in[1].valid <= _backend_io_in_1_valid_T_1 @[PipelineVector.scala 61:16]
    node _dequeueSize_T = and(backend.io.in[0].ready, backend.io.in[0].valid) @[Decoupled.scala 51:35]
    node _dequeueSize_T_1 = and(backend.io.in[1].ready, backend.io.in[1].valid) @[Decoupled.scala 51:35]
    node dequeueSize = add(_dequeueSize_T, _dequeueSize_T_1) @[PipelineVector.scala 64:40]
    node dequeueFire = gt(dequeueSize, UInt<1>("h0")) @[PipelineVector.scala 65:35]
    when dequeueFire : @[PipelineVector.scala 66:22]
    {
      node _ringBufferTail_T = add(ringBufferTail, dequeueSize) @[PipelineVector.scala 67:42]
      node _ringBufferTail_T_1 = tail(_ringBufferTail_T, 1) @[PipelineVector.scala 67:42]
      ringBufferTail <= _ringBufferTail_T_1 @[PipelineVector.scala 67:24]
    }
    when _T_15 : @[PipelineVector.scala 71:16]
    {
      ringBufferHead <= UInt<1>("h0") @[PipelineVector.scala 72:24]
      ringBufferTail <= UInt<1>("h0") @[PipelineVector.scala 73:24]
    }
    wire enableDisplay : UInt<1> @[Debug.scala 40:33]
    enableDisplay <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_20 = and(UInt<1>("h1"), enableDisplay) @[Debug.scala 80:29]
    when _T_20 : @[Debug.scala 80:52]
    {
      node _T_21 = add(UInt<3>("h4"), ringBufferHead) @[PipelineVector.scala 77:84]
      node _T_22 = sub(_T_21, ringBufferTail) @[PipelineVector.scala 77:109]
      node _T_23 = tail(_T_22, 1) @[PipelineVector.scala 77:109]
      node _T_24 = rem(_T_23, UInt<3>("h4")) @[PipelineVector.scala 77:134]
      node _T_25 = bits(reset_wky, 0, 0) @[PipelineVector.scala 77:15]
      node _T_26 = eq(_T_25, UInt<1>("h0")) @[PipelineVector.scala 77:15]
      when _T_26 : @[PipelineVector.scala 77:15]
      {
    }
    }
    inst mmioXbar aof SimpleBusCrossbarNto1 @[NutCore.scala 186:26]
    mmioXbar.clock <= clock
    mmioXbar.reset_wky <= reset_wky
    inst dmemXbar aof SimpleBusCrossbarNto1_1 @[NutCore.scala 187:26]
    dmemXbar.clock <= clock
    dmemXbar.reset_wky <= reset_wky
    node _T_27 = bits(frontend.io.flushVec, 0, 0) @[NutCore.scala 189:104]
    node _T_28 = or(_T_27, frontend.io.bpFlush) @[NutCore.scala 189:108]
    inst itlb aof EmbeddedTLB_fake @[EmbeddedTLB.scala 438:13]
    itlb.clock <= clock
    itlb.reset_wky <= reset_wky
    itlb.io.in <= frontend.io.imem @[EmbeddedTLB.scala 440:15]
    dmemXbar.io.in[1] <= itlb.io.mem @[EmbeddedTLB.scala 441:16]
    itlb.io.flush <= _T_28 @[EmbeddedTLB.scala 442:18]
    backend.io.memMMU.imem <= itlb.io.csrMMU @[EmbeddedTLB.scala 443:19]
    frontend.io.ipf <= itlb.io.ipf @[NutCore.scala 190:21]
    node _io_imem_T = bits(frontend.io.flushVec, 0, 0) @[NutCore.scala 191:107]
    node _io_imem_T_1 = or(_io_imem_T, frontend.io.bpFlush) @[NutCore.scala 191:111]
    node _io_imem_T_2 = bits(_io_imem_T_1, 0, 0) @[Bitwise.scala 77:15]
    node _io_imem_T_3 = mux(_io_imem_T_2, UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 77:12]
    inst io_imem_cache aof Cache_dummy @[Cache.scala 672:94]
    io_imem_cache.clock <= clock
    io_imem_cache.reset_wky <= reset_wky
    io_imem_cache.io.flush <= _io_imem_T_3 @[Cache.scala 675:20]
    io_imem_cache.io.in <= itlb.io.out @[Cache.scala 676:17]
    mmioXbar.io.in[0] <= io_imem_cache.io.mmio @[Cache.scala 677:13]
    itlb.io.cacheEmpty <= io_imem_cache.io.empty @[Cache.scala 678:11]
    io_imem_cache.io.out.coh <= io.imem.coh @[NutCore.scala 191:13]
    io_imem_cache.io.out.mem.resp <= io.imem.mem.resp @[NutCore.scala 191:13]
    io.imem.mem.req.bits_wky <= io_imem_cache.io.out.mem.req.bits_wky @[NutCore.scala 191:13]
    io.imem.mem.req.valid <= io_imem_cache.io.out.mem.req.valid @[NutCore.scala 191:13]
    io_imem_cache.io.out.mem.req.ready <= io.imem.mem.req.ready @[NutCore.scala 191:13]
    inst dtlb aof EmbeddedTLB_fake_1 @[EmbeddedTLB.scala 438:13]
    dtlb.clock <= clock
    dtlb.reset_wky <= reset_wky
    dtlb.io.in <= backend.io.dmem @[EmbeddedTLB.scala 440:15]
    dmemXbar.io.in[2] <= dtlb.io.mem @[EmbeddedTLB.scala 441:16]
    dtlb.io.flush <= UInt<1>("h0") @[EmbeddedTLB.scala 442:18]
    backend.io.memMMU.dmem <= dtlb.io.csrMMU @[EmbeddedTLB.scala 443:19]
    dmemXbar.io.in[0] <= dtlb.io.out @[NutCore.scala 195:23]
    inst io_dmem_cache aof Cache_fake @[Cache.scala 672:66]
    io_dmem_cache.clock <= clock
    io_dmem_cache.reset_wky <= reset_wky
    io_dmem_cache.io.flush <= UInt<1>("h0") @[Cache.scala 675:20]
    io_dmem_cache.io.in <= dmemXbar.io.out @[Cache.scala 676:17]
    mmioXbar.io.in[1] <= io_dmem_cache.io.mmio @[Cache.scala 677:13]
    dtlb.io.cacheEmpty <= io_dmem_cache.io.empty @[Cache.scala 678:11]
    io_dmem_cache.io.out.coh <= io.dmem.coh @[NutCore.scala 196:13]
    io_dmem_cache.io.out.mem.resp <= io.dmem.mem.resp @[NutCore.scala 196:13]
    io.dmem.mem.req.bits_wky <= io_dmem_cache.io.out.mem.req.bits_wky @[NutCore.scala 196:13]
    io.dmem.mem.req.valid <= io_dmem_cache.io.out.mem.req.valid @[NutCore.scala 196:13]
    io_dmem_cache.io.out.mem.req.ready <= io.dmem.mem.req.ready @[NutCore.scala 196:13]
    frontend.io.redirect <= backend.io.redirect @[NutCore.scala 199:26]
    node _backend_io_flush_T = bits(frontend.io.flushVec, 3, 2) @[NutCore.scala 200:45]
    backend.io.flush <= _backend_io_flush_T @[NutCore.scala 200:22]
    dmemXbar.io.in[3] <= io.frontend @[NutCore.scala 203:23]
    mmioXbar.io.out.resp <= io.mmio.resp @[NutCore.scala 205:13]
    io.mmio.req.bits_wky <= mmioXbar.io.out.req.bits_wky @[NutCore.scala 205:13]
    io.mmio.req.valid <= mmioXbar.io.out.req.valid @[NutCore.scala 205:13]
    mmioXbar.io.out.req.ready <= io.mmio.req.ready @[NutCore.scala 205:13]
    rvfi.mem_wdata is invalid @[NutCore.scala 208:12]
    rvfi.mem_rdata is invalid @[NutCore.scala 208:12]
    rvfi.mem_wmask is invalid @[NutCore.scala 208:12]
    rvfi.mem_rmask is invalid @[NutCore.scala 208:12]
    rvfi.mem_addr is invalid @[NutCore.scala 208:12]
    rvfi.pc_wdata is invalid @[NutCore.scala 208:12]
    rvfi.pc_rdata is invalid @[NutCore.scala 208:12]
    rvfi.rd_wdata is invalid @[NutCore.scala 208:12]
    rvfi.rd_addr is invalid @[NutCore.scala 208:12]
    rvfi.rs2_rdata is invalid @[NutCore.scala 208:12]
    rvfi.rs1_rdata is invalid @[NutCore.scala 208:12]
    rvfi.rs2_addr is invalid @[NutCore.scala 208:12]
    rvfi.rs1_addr is invalid @[NutCore.scala 208:12]
    rvfi.ixl is invalid @[NutCore.scala 208:12]
    rvfi.mode is invalid @[NutCore.scala 208:12]
    rvfi.intr is invalid @[NutCore.scala 208:12]
    rvfi.halt is invalid @[NutCore.scala 208:12]
    rvfi.trap is invalid @[NutCore.scala 208:12]
    rvfi.insn is invalid @[NutCore.scala 208:12]
    rvfi.order is invalid @[NutCore.scala 208:12]
    rvfi.valid is invalid @[NutCore.scala 208:12]
    rvfi.halt <= UInt<1>("h0") @[NutCore.scala 213:17]
    rvfi.intr <= UInt<1>("h0") @[NutCore.scala 214:17]
    rvfi.mode <= UInt<2>("h3") @[NutCore.scala 215:17]
    rvfi.ixl <= UInt<1>("h1") @[NutCore.scala 216:17]
    wire mem : { read : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}, write : { valid : UInt<1>, addr : UInt<32>, memWidth : UInt<6>, data : UInt<32>}} @[ConnectHelper.scala 34:19]
    mem.read.valid <= UInt<1>("h0") @[ConnectHelper.scala 36:24]
    mem.read.addr <= UInt<1>("h0") @[ConnectHelper.scala 37:24]
    mem.read.data <= UInt<1>("h0") @[ConnectHelper.scala 38:24]
    mem.read.memWidth <= UInt<1>("h0") @[ConnectHelper.scala 39:24]
    mem.write.valid <= UInt<1>("h0") @[ConnectHelper.scala 40:24]
    mem.write.addr <= UInt<1>("h0") @[ConnectHelper.scala 41:24]
    mem.write.data <= UInt<1>("h0") @[ConnectHelper.scala 42:24]
    mem.write.memWidth <= UInt<1>("h0") @[ConnectHelper.scala 43:24]
    node _mem_read_valid_T = gt(rvfi.mem_rmask, UInt<1>("h0")) @[NutCore.scala 232:59]
    node _mem_read_valid_T_1 = and(rvfi.valid, _mem_read_valid_T) @[NutCore.scala 232:40]
    mem.read.valid <= _mem_read_valid_T_1 @[NutCore.scala 232:24]
    mem.read.addr <= rvfi.mem_addr @[NutCore.scala 233:24]
    mem.read.data <= rvfi.mem_rdata @[NutCore.scala 234:24]
    node _mem_read_memWidth_T = bits(rvfi.mem_rmask, 0, 0) @[Bitwise.scala 53:100]
    node _mem_read_memWidth_T_1 = bits(rvfi.mem_rmask, 1, 1) @[Bitwise.scala 53:100]
    node _mem_read_memWidth_T_2 = bits(rvfi.mem_rmask, 2, 2) @[Bitwise.scala 53:100]
    node _mem_read_memWidth_T_3 = bits(rvfi.mem_rmask, 3, 3) @[Bitwise.scala 53:100]
    node _mem_read_memWidth_T_4 = add(_mem_read_memWidth_T, _mem_read_memWidth_T_1) @[Bitwise.scala 51:90]
    node _mem_read_memWidth_T_5 = bits(_mem_read_memWidth_T_4, 1, 0) @[Bitwise.scala 51:90]
    node _mem_read_memWidth_T_6 = add(_mem_read_memWidth_T_2, _mem_read_memWidth_T_3) @[Bitwise.scala 51:90]
    node _mem_read_memWidth_T_7 = bits(_mem_read_memWidth_T_6, 1, 0) @[Bitwise.scala 51:90]
    node _mem_read_memWidth_T_8 = add(_mem_read_memWidth_T_5, _mem_read_memWidth_T_7) @[Bitwise.scala 51:90]
    node _mem_read_memWidth_T_9 = bits(_mem_read_memWidth_T_8, 2, 0) @[Bitwise.scala 51:90]
    node _mem_read_memWidth_T_10 = shl(_mem_read_memWidth_T_9, 3) @[NutCore.scala 235:55]
    mem.read.memWidth <= _mem_read_memWidth_T_10 @[NutCore.scala 235:27]
    node _mem_write_valid_T = gt(rvfi.mem_wmask, UInt<1>("h0")) @[NutCore.scala 236:60]
    node _mem_write_valid_T_1 = and(rvfi.valid, _mem_write_valid_T) @[NutCore.scala 236:41]
    mem.write.valid <= _mem_write_valid_T_1 @[NutCore.scala 236:25]
    mem.write.addr <= rvfi.mem_addr @[NutCore.scala 237:25]
    mem.write.data <= rvfi.mem_wdata @[NutCore.scala 238:25]
    node _mem_write_memWidth_T = bits(rvfi.mem_wmask, 0, 0) @[Bitwise.scala 53:100]
    node _mem_write_memWidth_T_1 = bits(rvfi.mem_wmask, 1, 1) @[Bitwise.scala 53:100]
    node _mem_write_memWidth_T_2 = bits(rvfi.mem_wmask, 2, 2) @[Bitwise.scala 53:100]
    node _mem_write_memWidth_T_3 = bits(rvfi.mem_wmask, 3, 3) @[Bitwise.scala 53:100]
    node _mem_write_memWidth_T_4 = add(_mem_write_memWidth_T, _mem_write_memWidth_T_1) @[Bitwise.scala 51:90]
    node _mem_write_memWidth_T_5 = bits(_mem_write_memWidth_T_4, 1, 0) @[Bitwise.scala 51:90]
    node _mem_write_memWidth_T_6 = add(_mem_write_memWidth_T_2, _mem_write_memWidth_T_3) @[Bitwise.scala 51:90]
    node _mem_write_memWidth_T_7 = bits(_mem_write_memWidth_T_6, 1, 0) @[Bitwise.scala 51:90]
    node _mem_write_memWidth_T_8 = add(_mem_write_memWidth_T_5, _mem_write_memWidth_T_7) @[Bitwise.scala 51:90]
    node _mem_write_memWidth_T_9 = bits(_mem_write_memWidth_T_8, 2, 0) @[Bitwise.scala 51:90]
    node _mem_write_memWidth_T_10 = shl(_mem_write_memWidth_T_9, 3) @[NutCore.scala 239:56]
    mem.write.memWidth <= _mem_write_memWidth_T_10 @[NutCore.scala 239:28]
    reg pcOld : UInt<32>, clock with :
      reset => (reset_wky, UInt<32>("h0")) @[NutCore.scala 248:26]
    when rvfi.valid : @[NutCore.scala 249:23]
    {
      pcOld <= rvfi.pc_rdata @[NutCore.scala 250:15]
    }
    node _T_29 = eq(rvfi.valid, UInt<1>("h0")) @[NutCore.scala 253:9]
    node _T_30 = neq(pcOld, rvfi.pc_rdata) @[NutCore.scala 253:31]
    node _T_31 = or(_T_29, _T_30) @[NutCore.scala 253:21]
    node _T_32 = bits(reset_wky, 0, 0) @[NutCore.scala 252:13]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[NutCore.scala 252:13]
    when _T_33 : @[NutCore.scala 252:13]
    {
      node _T_34 = eq(_T_31, UInt<1>("h0")) @[NutCore.scala 252:13]
      when _T_34 : @[NutCore.scala 252:13]
      {
      }
    }
    node _tmpAssume_T = eq(rvfi.order, UInt<1>("h0")) @[NutCore.scala 255:50]
    node _tmpAssume_T_1 = and(rvfi.valid, _tmpAssume_T) @[NutCore.scala 255:36]
    node _tmpAssume_T_2 = eq(_tmpAssume_T_1, UInt<1>("h0")) @[NutCore.scala 255:23]
    node _tmpAssume_T_3 = eq(rvfi.pc_rdata, UInt<32>("h80000000")) @[NutCore.scala 256:25]
    node tmpAssume = or(_tmpAssume_T_2, _tmpAssume_T_3) @[NutCore.scala 255:59]
    reg c : UInt<64>, clock with :
      reset => (reset_wky, UInt<64>("h0")) @[GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[GTimer.scala 25:12]
    c <= _c_T_1 @[GTimer.scala 25:7]
    wire enableDisplay_1 : UInt<1> @[Debug.scala 40:33]
    enableDisplay_1 <= UInt<1>("h0") @[Debug.scala 40:33]
    node _T_35 = and(UInt<1>("h1"), enableDisplay_1) @[Debug.scala 55:16]
    when _T_35 : @[Debug.scala 55:31]
    {
      node _T_36 = bits(reset_wky, 0, 0) @[Debug.scala 56:24]
      node _T_37 = eq(_T_36, UInt<1>("h0")) @[Debug.scala 56:24]
      when _T_37 : @[Debug.scala 56:24]
      {
      }
      node _T_38 = bits(reset_wky, 0, 0) @[Debug.scala 57:13]
      node _T_39 = eq(_T_38, UInt<1>("h0")) @[Debug.scala 57:13]
      when _T_39 : @[Debug.scala 57:13]
      {
 }
 }


