# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
# File: E:/Project/AX301/verilog/audio_test/audio_test.csv
# Generated on: Tue Apr 14 20:25:21 2015

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
CLOCK,Input,PIN_E1,1,B1_N0,3.3-V LVTTL,,,,
SD_clk,Output,PIN_J15,5,B5_N0,3.3-V LVTTL,,,,
SD_cs,Output,PIN_K15,5,B5_N0,3.3-V LVTTL,,,,
SD_datain,Output,PIN_K16,5,B5_N0,3.3-V LVTTL,,,,
SD_dataout,Input,PIN_J16,5,B5_N0,3.3-V LVTTL,,,,
S_A[12],Output,PIN_T15,4,B4_N0,3.3-V LVTTL,,,,
S_A[11],Output,PIN_R16,5,B5_N0,3.3-V LVTTL,,,,
S_A[10],Output,PIN_R8,3,B3_N0,3.3-V LVTTL,,,,
S_A[9],Output,PIN_P15,5,B5_N0,3.3-V LVTTL,,,,
S_A[8],Output,PIN_P16,5,B5_N0,3.3-V LVTTL,,,,
S_A[7],Output,PIN_N15,5,B5_N0,3.3-V LVTTL,,,,
S_A[6],Output,PIN_N16,5,B5_N0,3.3-V LVTTL,,,,
S_A[5],Output,PIN_L15,5,B5_N0,3.3-V LVTTL,,,,
S_A[4],Output,PIN_L16,5,B5_N0,3.3-V LVTTL,,,,
S_A[3],Output,PIN_R9,4,B4_N0,3.3-V LVTTL,,,,
S_A[2],Output,PIN_T9,4,B4_N0,3.3-V LVTTL,,,,
S_A[1],Output,PIN_P9,4,B4_N0,3.3-V LVTTL,,,,
S_A[0],Output,PIN_T8,3,B3_N0,3.3-V LVTTL,,,,
S_BA[1],Output,PIN_T7,3,B3_N0,3.3-V LVTTL,,,,
S_BA[0],Output,PIN_R7,3,B3_N0,3.3-V LVTTL,,,,
S_CKE,Output,PIN_R14,4,B4_N0,3.3-V LVTTL,,,,
S_CLK,Output,PIN_R4,3,B3_N0,3.3-V LVTTL,,,,
S_DB[15],Bidir,PIN_R11,4,B4_N0,3.3-V LVTTL,,,,
S_DB[14],Bidir,PIN_T11,4,B4_N0,3.3-V LVTTL,,,,
S_DB[13],Bidir,PIN_R10,4,B4_N0,3.3-V LVTTL,,,,
S_DB[12],Bidir,PIN_T10,4,B4_N0,3.3-V LVTTL,,,,
S_DB[11],Bidir,PIN_T12,4,B4_N0,3.3-V LVTTL,,,,
S_DB[10],Bidir,PIN_R12,4,B4_N0,3.3-V LVTTL,,,,
S_DB[9],Bidir,PIN_T13,4,B4_N0,3.3-V LVTTL,,,,
S_DB[8],Bidir,PIN_R13,4,B4_N0,3.3-V LVTTL,,,,
S_DB[7],Bidir,PIN_P1,2,B2_N0,3.3-V LVTTL,,,,
S_DB[6],Bidir,PIN_P2,2,B2_N0,3.3-V LVTTL,,,,
S_DB[5],Bidir,PIN_R1,2,B2_N0,3.3-V LVTTL,,,,
S_DB[4],Bidir,PIN_T2,3,B3_N0,3.3-V LVTTL,,,,
S_DB[3],Bidir,PIN_R3,3,B3_N0,3.3-V LVTTL,,,,
S_DB[2],Bidir,PIN_T3,3,B3_N0,3.3-V LVTTL,,,,
S_DB[1],Bidir,PIN_T4,3,B3_N0,3.3-V LVTTL,,,,
S_DB[0],Bidir,PIN_R5,3,B3_N0,3.3-V LVTTL,,,,
S_DQM[1],Output,PIN_T14,4,B4_N0,3.3-V LVTTL,,,,
S_DQM[0],Output,PIN_N2,2,B2_N0,3.3-V LVTTL,,,,
S_NCAS,Output,PIN_T5,3,B3_N0,3.3-V LVTTL,,,,
S_NCS,Output,PIN_T6,3,B3_N0,3.3-V LVTTL,,,,
S_NRAS,Output,PIN_R6,3,B3_N0,3.3-V LVTTL,,,,
S_NWE,Output,PIN_N1,2,B2_N0,3.3-V LVTTL,,,,
altera_reserved_tck,Input,,,,,,,,
altera_reserved_tdi,Input,,,,,,,,
altera_reserved_tdo,Output,,,,,,,,
altera_reserved_tms,Input,,,,,,,,
key1,Input,PIN_E15,6,B6_N0,3.3-V LVTTL,,,,
lcd_blue[5],Output,PIN_M10,4,B4_N0,3.3-V LVTTL,,,,
lcd_blue[4],Output,PIN_M9,4,B4_N0,3.3-V LVTTL,,,,
lcd_blue[3],Output,PIN_N9,4,B4_N0,3.3-V LVTTL,,,,
lcd_blue[2],Output,PIN_L8,3,B3_N0,3.3-V LVTTL,,,,
lcd_blue[1],Output,PIN_L7,3,B3_N0,3.3-V LVTTL,,,,
lcd_blue[0],Output,PIN_M8,3,B3_N0,3.3-V LVTTL,,,,
lcd_dclk,Output,PIN_L4,2,B2_N0,3.3-V LVTTL,,,,
lcd_de,Output,PIN_N12,4,B4_N0,3.3-V LVTTL,,,,
lcd_green[5],Output,PIN_N8,3,B3_N0,3.3-V LVTTL,,,,
lcd_green[4],Output,PIN_P8,3,B3_N0,3.3-V LVTTL,,,,
lcd_green[3],Output,PIN_M7,3,B3_N0,3.3-V LVTTL,,,,
lcd_green[2],Output,PIN_N6,3,B3_N0,3.3-V LVTTL,,,,
lcd_green[1],Output,PIN_P6,3,B3_N0,3.3-V LVTTL,,,,
lcd_green[0],Output,PIN_M6,3,B3_N0,3.3-V LVTTL,,,,
lcd_hs,Output,PIN_P11,4,B4_N0,3.3-V LVTTL,,,,
lcd_lr,Output,PIN_L3,2,B2_N0,3.3-V LVTTL,,,,
lcd_mode,Output,PIN_N13,5,B5_N0,3.3-V LVTTL,,,,
lcd_pwm,Output,PIN_P14,4,B4_N0,3.3-V LVTTL,,,,
lcd_red[5],Output,PIN_N5,3,B3_N0,3.3-V LVTTL,,,,
lcd_red[4],Output,PIN_L6,2,B2_N0,3.3-V LVTTL,,,,
lcd_red[3],Output,PIN_P3,3,B3_N0,3.3-V LVTTL,,,,
lcd_red[2],Output,PIN_K6,2,B2_N0,3.3-V LVTTL,,,,
lcd_red[1],Output,PIN_N3,3,B3_N0,3.3-V LVTTL,,,,
lcd_red[0],Output,PIN_K5,2,B2_N0,3.3-V LVTTL,,,,
lcd_ud,Output,PIN_J6,2,B2_N0,3.3-V LVTTL,,,,
lcd_vs,Output,PIN_N11,4,B4_N0,3.3-V LVTTL,,,,
rst_n,Input,PIN_E16,6,B6_N0,3.3-V LVTTL,,,,
lcd_blue[7],Unknown,PIN_J11,5,B5_N0,3.3-V LVTTL,,,,
lcd_blue[6],Unknown,PIN_G16,6,B6_N0,3.3-V LVTTL,,,,
lcd_green[7],Unknown,PIN_D14,7,B7_N0,3.3-V LVTTL,,,,
lcd_green[6],Unknown,PIN_F10,7,B7_N0,3.3-V LVTTL,,,,
lcd_red[7],Unknown,PIN_D9,7,B7_N0,3.3-V LVTTL,,,,
lcd_red[6],Unknown,PIN_C9,7,B7_N0,3.3-V LVTTL,,,,
