{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498690281505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498690281505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 19:51:21 2017 " "Processing started: Wed Jun 28 19:51:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498690281505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690281505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690281506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498690282131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498690282131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "data_out/data_out.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bits " "Found entity 1: MUX5bits" {  } { { "Multiplexador/MUX5.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits " "Found entity 1: MUX32bits" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/sevenSegmentDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/sevenSegmentDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "Output/sevenSegmentDisplay.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/sevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output/Output.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer/Debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file Debouncer/Debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690293658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690293658 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(16) " "Verilog HDL Instantiation warning at MIPS.v(16): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293658 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(22) " "Verilog HDL Instantiation warning at MIPS.v(22): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293658 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(24) " "Verilog HDL Instantiation warning at MIPS.v(24): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293658 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(33) " "Verilog HDL Instantiation warning at MIPS.v(33): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293659 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(39) " "Verilog HDL Instantiation warning at MIPS.v(39): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293659 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(44) " "Verilog HDL Instantiation warning at MIPS.v(44): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293660 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(52) " "Verilog HDL Instantiation warning at MIPS.v(52): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293660 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(60) " "Verilog HDL Instantiation warning at MIPS.v(60): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293660 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(63) " "Verilog HDL Instantiation warning at MIPS.v(63): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293660 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(69) " "Verilog HDL Instantiation warning at MIPS.v(69): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293661 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(72) " "Verilog HDL Instantiation warning at MIPS.v(72): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293661 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(75) " "Verilog HDL Instantiation warning at MIPS.v(75): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498690293661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498690293911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:comb_3 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:comb_3\"" {  } { { "MIPS.v" "comb_3" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Debouncer.v(36) " "Verilog HDL assignment warning at Debouncer.v(36): truncated value with size 32 to match size of target (11)" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690294050 "|MIPS|DeBounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:comb_5 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits MUX32bits:muxBranch " "Elaborating entity \"MUX32bits\" for hierarchy \"MUX32bits:muxBranch\"" {  } { { "MIPS.v" "muxBranch" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd ALUadd:comb_7 " "Elaborating entity \"ALUadd\" for hierarchy \"ALUadd:comb_7\"" {  } { { "MIPS.v" "comb_7" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_memory Instructions_memory:comb_9 " "Elaborating entity \"Instructions_memory\" for hierarchy \"Instructions_memory:comb_9\"" {  } { { "MIPS.v" "comb_9" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294056 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[80..24\] 0 Instruction_memory.v(7) " "Net \"RAM\[80..24\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498690294076 "|MIPS|Instructions_memory:comb_9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[14..10\] 0 Instruction_memory.v(7) " "Net \"RAM\[14..10\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498690294077 "|MIPS|Instructions_memory:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle Unidade_de_controle:comb_10 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"Unidade_de_controle:comb_10\"" {  } { { "MIPS.v" "comb_10" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294077 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(17) " "Verilog HDL Case Statement warning at UC.v(17): incomplete case statement has no default case item" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498690294078 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5bits MUX5bits:muxRegDst " "Elaborating entity \"MUX5bits\" for hierarchy \"MUX5bits:muxRegDst\"" {  } { { "MIPS.v" "muxRegDst" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:comb_11 " "Elaborating entity \"registers\" for hierarchy \"registers:comb_11\"" {  } { { "MIPS.v" "comb_11" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtender bitExtender:be " "Elaborating entity \"bitExtender\" for hierarchy \"bitExtender:be\"" {  } { { "MIPS.v" "be" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_12\"" {  } { { "MIPS.v" "comb_12" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(18) " "Verilog HDL assignment warning at ALU.v(18): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690294095 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(23) " "Verilog HDL assignment warning at ALU.v(23): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690294095 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(27) " "Verilog HDL Case Statement warning at ALU.v(27): incomplete case statement has no default case item" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498690294095 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluResult ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"aluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(17) " "Inferred latch for \"result\[0\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(17) " "Inferred latch for \"result\[1\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(17) " "Inferred latch for \"result\[2\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(17) " "Inferred latch for \"result\[3\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(17) " "Inferred latch for \"result\[4\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(17) " "Inferred latch for \"result\[5\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(17) " "Inferred latch for \"result\[6\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(17) " "Inferred latch for \"result\[7\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(17) " "Inferred latch for \"result\[8\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(17) " "Inferred latch for \"result\[9\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(17) " "Inferred latch for \"result\[10\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(17) " "Inferred latch for \"result\[11\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(17) " "Inferred latch for \"result\[12\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(17) " "Inferred latch for \"result\[13\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(17) " "Inferred latch for \"result\[14\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(17) " "Inferred latch for \"result\[15\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(17) " "Inferred latch for \"result\[16\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(17) " "Inferred latch for \"result\[17\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(17) " "Inferred latch for \"result\[18\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(17) " "Inferred latch for \"result\[19\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(17) " "Inferred latch for \"result\[20\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(17) " "Inferred latch for \"result\[21\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(17) " "Inferred latch for \"result\[22\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(17) " "Inferred latch for \"result\[23\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(17) " "Inferred latch for \"result\[24\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(17) " "Inferred latch for \"result\[25\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(17) " "Inferred latch for \"result\[26\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(17) " "Inferred latch for \"result\[27\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(17) " "Inferred latch for \"result\[28\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(17) " "Inferred latch for \"result\[29\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(17) " "Inferred latch for \"result\[30\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(17) " "Inferred latch for \"result\[31\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294096 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.v(17) " "Inferred latch for \"zero\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[0\] ALU.v(17) " "Inferred latch for \"aluResult\[0\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[1\] ALU.v(17) " "Inferred latch for \"aluResult\[1\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[2\] ALU.v(17) " "Inferred latch for \"aluResult\[2\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[3\] ALU.v(17) " "Inferred latch for \"aluResult\[3\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[4\] ALU.v(17) " "Inferred latch for \"aluResult\[4\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[5\] ALU.v(17) " "Inferred latch for \"aluResult\[5\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[6\] ALU.v(17) " "Inferred latch for \"aluResult\[6\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[7\] ALU.v(17) " "Inferred latch for \"aluResult\[7\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[8\] ALU.v(17) " "Inferred latch for \"aluResult\[8\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[9\] ALU.v(17) " "Inferred latch for \"aluResult\[9\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[10\] ALU.v(17) " "Inferred latch for \"aluResult\[10\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[11\] ALU.v(17) " "Inferred latch for \"aluResult\[11\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[12\] ALU.v(17) " "Inferred latch for \"aluResult\[12\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[13\] ALU.v(17) " "Inferred latch for \"aluResult\[13\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[14\] ALU.v(17) " "Inferred latch for \"aluResult\[14\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[15\] ALU.v(17) " "Inferred latch for \"aluResult\[15\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[16\] ALU.v(17) " "Inferred latch for \"aluResult\[16\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[17\] ALU.v(17) " "Inferred latch for \"aluResult\[17\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[18\] ALU.v(17) " "Inferred latch for \"aluResult\[18\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[19\] ALU.v(17) " "Inferred latch for \"aluResult\[19\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[20\] ALU.v(17) " "Inferred latch for \"aluResult\[20\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[21\] ALU.v(17) " "Inferred latch for \"aluResult\[21\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[22\] ALU.v(17) " "Inferred latch for \"aluResult\[22\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[23\] ALU.v(17) " "Inferred latch for \"aluResult\[23\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[24\] ALU.v(17) " "Inferred latch for \"aluResult\[24\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[25\] ALU.v(17) " "Inferred latch for \"aluResult\[25\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[26\] ALU.v(17) " "Inferred latch for \"aluResult\[26\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[27\] ALU.v(17) " "Inferred latch for \"aluResult\[27\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[28\] ALU.v(17) " "Inferred latch for \"aluResult\[28\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[29\] ALU.v(17) " "Inferred latch for \"aluResult\[29\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[30\] ALU.v(17) " "Inferred latch for \"aluResult\[30\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[31\] ALU.v(17) " "Inferred latch for \"aluResult\[31\]\" at ALU.v(17)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690294097 "|MIPS|ALU:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:comb_13 " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:comb_13\"" {  } { { "MIPS.v" "comb_13" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:comb_14 " "Elaborating entity \"Output\" for hierarchy \"Output:comb_14\"" {  } { { "MIPS.v" "comb_14" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Output:comb_14\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"Output:comb_14\|BCD:converter\"" {  } { { "Output/Output.v" "converter" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690294110 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690294110 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690294110 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(17) " "Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498690294110 "|MIPS|Output:comb_11|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay Output:comb_14\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"Output:comb_14\|sevenSegmentsDisplay:displayA\"" {  } { { "Output/Output.v" "displayA" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690294110 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294307 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294307 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294308 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294308 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294310 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294310 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294311 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294312 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294312 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294314 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294314 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294315 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294315 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294317 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294318 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[31\] " "Net \"muxRegDst_out\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[31\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[30\] " "Net \"muxRegDst_out\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[30\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[29\] " "Net \"muxRegDst_out\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[29\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[28\] " "Net \"muxRegDst_out\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[28\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[27\] " "Net \"muxRegDst_out\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[27\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[26\] " "Net \"muxRegDst_out\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[26\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[25\] " "Net \"muxRegDst_out\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[25\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[24\] " "Net \"muxRegDst_out\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[24\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[23\] " "Net \"muxRegDst_out\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[23\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[22\] " "Net \"muxRegDst_out\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[22\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[21\] " "Net \"muxRegDst_out\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[21\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[20\] " "Net \"muxRegDst_out\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[20\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[19\] " "Net \"muxRegDst_out\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[19\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[18\] " "Net \"muxRegDst_out\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[18\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[17\] " "Net \"muxRegDst_out\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[17\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[16\] " "Net \"muxRegDst_out\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[16\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[15\] " "Net \"muxRegDst_out\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[15\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[14\] " "Net \"muxRegDst_out\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[14\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[13\] " "Net \"muxRegDst_out\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[13\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[12\] " "Net \"muxRegDst_out\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[12\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[11\] " "Net \"muxRegDst_out\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[11\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[10\] " "Net \"muxRegDst_out\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[10\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[9\] " "Net \"muxRegDst_out\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[9\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[8\] " "Net \"muxRegDst_out\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[8\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[7\] " "Net \"muxRegDst_out\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[7\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[6\] " "Net \"muxRegDst_out\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[6\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "muxRegDst_out\[5\] " "Net \"muxRegDst_out\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "muxRegDst_out\[5\]" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1498690294319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1498690294319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|zero " "LATCH primitive \"ALU:comb_12\|zero\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[0\] " "LATCH primitive \"ALU:comb_12\|aluResult\[0\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[1\] " "LATCH primitive \"ALU:comb_12\|aluResult\[1\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[2\] " "LATCH primitive \"ALU:comb_12\|aluResult\[2\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[3\] " "LATCH primitive \"ALU:comb_12\|aluResult\[3\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[4\] " "LATCH primitive \"ALU:comb_12\|aluResult\[4\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[5\] " "LATCH primitive \"ALU:comb_12\|aluResult\[5\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[6\] " "LATCH primitive \"ALU:comb_12\|aluResult\[6\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[7\] " "LATCH primitive \"ALU:comb_12\|aluResult\[7\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[8\] " "LATCH primitive \"ALU:comb_12\|aluResult\[8\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[9\] " "LATCH primitive \"ALU:comb_12\|aluResult\[9\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[10\] " "LATCH primitive \"ALU:comb_12\|aluResult\[10\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[11\] " "LATCH primitive \"ALU:comb_12\|aluResult\[11\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[12\] " "LATCH primitive \"ALU:comb_12\|aluResult\[12\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[13\] " "LATCH primitive \"ALU:comb_12\|aluResult\[13\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[14\] " "LATCH primitive \"ALU:comb_12\|aluResult\[14\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[15\] " "LATCH primitive \"ALU:comb_12\|aluResult\[15\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[16\] " "LATCH primitive \"ALU:comb_12\|aluResult\[16\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[17\] " "LATCH primitive \"ALU:comb_12\|aluResult\[17\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[18\] " "LATCH primitive \"ALU:comb_12\|aluResult\[18\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[19\] " "LATCH primitive \"ALU:comb_12\|aluResult\[19\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[20\] " "LATCH primitive \"ALU:comb_12\|aluResult\[20\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[21\] " "LATCH primitive \"ALU:comb_12\|aluResult\[21\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[22\] " "LATCH primitive \"ALU:comb_12\|aluResult\[22\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[23\] " "LATCH primitive \"ALU:comb_12\|aluResult\[23\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[24\] " "LATCH primitive \"ALU:comb_12\|aluResult\[24\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[25\] " "LATCH primitive \"ALU:comb_12\|aluResult\[25\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[26\] " "LATCH primitive \"ALU:comb_12\|aluResult\[26\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[27\] " "LATCH primitive \"ALU:comb_12\|aluResult\[27\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[28\] " "LATCH primitive \"ALU:comb_12\|aluResult\[28\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[29\] " "LATCH primitive \"ALU:comb_12\|aluResult\[29\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[30\] " "LATCH primitive \"ALU:comb_12\|aluResult\[30\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[31\] " "LATCH primitive \"ALU:comb_12\|aluResult\[31\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498690294619 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mainMemory:comb_13\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mainMemory:comb_13\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 41 " "Parameter NUMWORDS_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498690297820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1498690297820 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498690297820 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:comb_12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:comb_12\|Div0\"" {  } { { "ALU/ALU.v" "Div0" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498690297821 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:comb_12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:comb_12\|Mult0\"" {  } { { "ALU/ALU.v" "Mult0" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498690297821 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:comb_12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:comb_12\|Mod0\"" {  } { { "ALU/ALU.v" "Mod0" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498690297821 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498690297821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainMemory:comb_13\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mainMemory:comb_13\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690298277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainMemory:comb_13\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mainMemory:comb_13\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 41 " "Parameter \"NUMWORDS_A\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498690298278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1c81 " "Found entity 1: altsyncram_1c81" {  } { { "db/altsyncram_1c81.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/altsyncram_1c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:comb_12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:comb_12\|lpm_divide:Div0\"" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690298500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:comb_12\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:comb_12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298500 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498690298500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:comb_12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:comb_12\|lpm_mult:Mult0\"" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690298879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:comb_12\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:comb_12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298879 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498690298879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:comb_12\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:comb_12\|lpm_divide:Mod0\"" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690298934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:comb_12\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:comb_12\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498690298934 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498690298934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498690298970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690298970 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 37 -1 0 } } { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498690299294 "|MIPS|ALU:comb_12|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 37 -1 0 } } { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498690299294 "|MIPS|ALU:comb_12|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498690299294 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498690299294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498690299936 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1498690299991 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1498690299991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[0\] " "Latch ALU:comb_12\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[4\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[4\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300029 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[29\] " "Latch ALU:comb_12\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300029 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[30\] " "Latch ALU:comb_12\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300029 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[31\] " "Latch ALU:comb_12\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300029 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[28\] " "Latch ALU:comb_12\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300029 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[27\] " "Latch ALU:comb_12\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300029 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[26\] " "Latch ALU:comb_12\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300029 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[25\] " "Latch ALU:comb_12\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[24\] " "Latch ALU:comb_12\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[23\] " "Latch ALU:comb_12\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[22\] " "Latch ALU:comb_12\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[21\] " "Latch ALU:comb_12\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[20\] " "Latch ALU:comb_12\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[19\] " "Latch ALU:comb_12\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[18\] " "Latch ALU:comb_12\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[17\] " "Latch ALU:comb_12\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[16\] " "Latch ALU:comb_12\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[15\] " "Latch ALU:comb_12\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[14\] " "Latch ALU:comb_12\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300030 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[13\] " "Latch ALU:comb_12\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[12\] " "Latch ALU:comb_12\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[11\] " "Latch ALU:comb_12\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[10\] " "Latch ALU:comb_12\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[9\] " "Latch ALU:comb_12\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[8\] " "Latch ALU:comb_12\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[2\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[2\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[7\] " "Latch ALU:comb_12\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[6\] " "Latch ALU:comb_12\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[5\] " "Latch ALU:comb_12\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[4\] " "Latch ALU:comb_12\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[3\] " "Latch ALU:comb_12\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300031 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[2\] " "Latch ALU:comb_12\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[3\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[3\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300032 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|result\[1\] " "Latch ALU:comb_12\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instructions_memory:comb_9\|instrucao\[4\] " "Ports D and ENA on the latch are fed by the same signal Instructions_memory:comb_9\|instrucao\[4\]" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498690300032 ""}  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498690300032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[0\] GND " "Pin \"userHundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userHundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[1\] GND " "Pin \"userHundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userHundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[2\] GND " "Pin \"userHundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userHundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[3\] GND " "Pin \"userHundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userHundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[4\] GND " "Pin \"userHundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userHundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[5\] GND " "Pin \"userHundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userHundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[6\] VCC " "Pin \"userHundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userHundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[0\] GND " "Pin \"userThousands\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userThousands[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[1\] GND " "Pin \"userThousands\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userThousands[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[2\] GND " "Pin \"userThousands\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userThousands[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[3\] GND " "Pin \"userThousands\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userThousands[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[4\] GND " "Pin \"userThousands\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userThousands[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[5\] GND " "Pin \"userThousands\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userThousands[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[6\] VCC " "Pin \"userThousands\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498690303700 "|MIPS|userThousands[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498690303700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498690303953 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498690309402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498690310170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498690310170 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "interrupt " "No output dependent on input pin \"interrupt\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498690311193 "|MIPS|interrupt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498690311193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4605 " "Implemented 4605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498690311194 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498690311194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4460 " "Implemented 4460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498690311194 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1498690311194 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1498690311194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498690311194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 426 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 426 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498690311222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 19:51:51 2017 " "Processing ended: Wed Jun 28 19:51:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498690311222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498690311222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498690311222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498690311222 ""}
