
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996186 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 12 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996189 (Simulation time: 0 hr 1 min 12 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9055292 heartbeat IPC: 1.97663 cumulative IPC: 1.97663 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14190042 heartbeat IPC: 1.94751 cumulative IPC: 1.96197 (Simulation time: 0 hr 4 min 27 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18676326 heartbeat IPC: 2.22902 cumulative IPC: 2.04358 (Simulation time: 0 hr 6 min 1 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23765291 heartbeat IPC: 1.96504 cumulative IPC: 2.02336 (Simulation time: 0 hr 7 min 36 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28640799 heartbeat IPC: 2.05107 cumulative IPC: 2.02884 (Simulation time: 0 hr 9 min 9 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33381110 heartbeat IPC: 2.10957 cumulative IPC: 2.04186 (Simulation time: 0 hr 10 min 41 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37999477 heartbeat IPC: 2.16527 cumulative IPC: 2.05862 (Simulation time: 0 hr 12 min 12 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42359618 heartbeat IPC: 2.2935 cumulative IPC: 2.08532 (Simulation time: 0 hr 13 min 39 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46697472 heartbeat IPC: 2.30529 cumulative IPC: 2.10767 (Simulation time: 0 hr 15 min 7 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51044724 heartbeat IPC: 2.3003 cumulative IPC: 2.12546 (Simulation time: 0 hr 16 min 34 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47048536 cumulative IPC: 2.12546 (Simulation time: 0 hr 16 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12546 instructions: 100000001 cycles: 47048536
cpu0_DTLB TOTAL     ACCESS:   40467250  HIT:   40459294  MISS:       7956
cpu0_DTLB LOAD      ACCESS:   32303624  HIT:   32300751  MISS:       2873
cpu0_DTLB RFO       ACCESS:    8163626  HIT:    8158543  MISS:       5083
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.3097 cycles
cpu0_ITLB TOTAL     ACCESS:     796322  HIT:     796215  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796322  HIT:     796215  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64634  HIT:      64298  MISS:        336
cpu0_L1I LOAD      ACCESS:      64634  HIT:      64298  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 282.277 cycles
cpu0_STLB TOTAL     ACCESS:       8063  HIT:       7283  MISS:        780
cpu0_STLB LOAD      ACCESS:       2980  HIT:       2813  MISS:        167
cpu0_STLB RFO       ACCESS:       5083  HIT:       4470  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 185.901 cycles
cpu0_L1D TOTAL     ACCESS:   32196235  HIT:   31730529  MISS:     465706
cpu0_L1D LOAD      ACCESS:   28653427  HIT:   28496891  MISS:     156536
cpu0_L1D RFO       ACCESS:    3542040  HIT:    3233055  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        768  HIT:        583  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 384.561 cycles
cpu0_L2C TOTAL     ACCESS:     772110  HIT:     486352  MISS:     285758
cpu0_L2C LOAD      ACCESS:     156872  HIT:     142932  MISS:      13940
cpu0_L2C RFO       ACCESS:     308985  HIT:      37229  MISS:     271756
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306068  HIT:     306025  MISS:         43
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        166  MISS:         19
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 609.106 cycles
LLC TOTAL     ACCESS:     555100  HIT:     256554  MISS:     298546
LLC LOAD      ACCESS:      13940  HIT:      10892  MISS:       3048
LLC RFO       ACCESS:     271638  HIT:     108680  MISS:     162958
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     269503  HIT:     136974  MISS:     132529
LLC TRANSLATION ACCESS:         19  HIT:          8  MISS:         11
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 562.925 cycles
Insertion Distribution: 
	LOAD 261 0 3485 601 
	RFO 4952 0 45762 142985 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 133106 
	 0 0 16 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2133  ROW_BUFFER_MISS:     163836
 DBUS AVG_CONGESTED_CYCLE:    3.99326
 WQ ROW_BUFFER_HIT:      10273  ROW_BUFFER_MISS:     147845  FULL:       2446


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.004
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

