
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 17 input ports that only have partial input delay specified. (TIM-212)
--------------------
pixel_in[7]
pixel_in[6]
pixel_in[5]
pixel_in[4]
pixel_in[3]
pixel_in[2]
pixel_in[1]
pixel_in[0]
reset_n
start
wr_addr[5]
wr_addr[4]
wr_addr[3]
wr_addr[2]
wr_addr[1]
wr_addr[0]
write_en
1
