// Seed: 3530555007
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    output wor id_13
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4
);
  assign id_4 = id_3.id_0;
  module_0(
      id_3, id_3, id_3, id_3, id_4, id_3, id_2, id_4, id_3, id_4, id_3, id_0, id_4, id_2
  );
  wire id_6;
endmodule
