INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sources_1/new/signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.srcs/sim_1/new/signal_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaris/Desktop/simSignal/simSignal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
