
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -15.74

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[3]$_DFF_P_/CK (DFF_X1)
     1    2.35    0.01    0.06    0.06 ^ u0.u3.d[3]$_DFF_P_/QN (DFF_X1)
                                         _00413_ (net)
                  0.01    0.00    0.06 ^ _15878_/A (XNOR2_X1)
     2    4.06    0.01    0.02    0.08 v _15878_/ZN (XNOR2_X1)
                                         _06727_ (net)
                  0.01    0.00    0.08 v _15987_/B1 (AOI21_X1)
     1    1.27    0.01    0.02    0.11 ^ _15987_/ZN (AOI21_X1)
                                         _00346_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][3]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][3]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa21_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa21_sr[1]$_DFF_P_/CK (DFF_X1)
     4   23.28    0.05    0.13    0.13 ^ sa21_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa21_sr[1] (net)
                  0.05    0.01    0.14 ^ _19019_/B (XNOR2_X2)
     6   12.38    0.04    0.06    0.19 ^ _19019_/ZN (XNOR2_X2)
                                         _09717_ (net)
                  0.04    0.00    0.19 ^ _27246_/B (XNOR2_X1)
     1    4.19    0.03    0.05    0.25 ^ _27246_/ZN (XNOR2_X1)
                                         _04227_ (net)
                  0.03    0.00    0.25 ^ _27247_/A (XNOR2_X2)
     2    4.99    0.02    0.04    0.29 ^ _27247_/ZN (XNOR2_X2)
                                         _04228_ (net)
                  0.02    0.00    0.29 ^ _27248_/S (MUX2_X2)
     6   17.35    0.02    0.09    0.38 v _27248_/Z (MUX2_X2)
                                         _04229_ (net)
                  0.02    0.00    0.38 v _27252_/A2 (NOR2_X4)
     5   20.76    0.03    0.05    0.43 ^ _27252_/ZN (NOR2_X4)
                                         _04233_ (net)
                  0.03    0.00    0.43 ^ _27411_/A (BUF_X8)
     6   28.68    0.01    0.03    0.46 ^ _27411_/Z (BUF_X8)
                                         _04387_ (net)
                  0.01    0.00    0.46 ^ _27412_/A (BUF_X16)
     5   35.48    0.01    0.02    0.49 ^ _27412_/Z (BUF_X16)
                                         _04388_ (net)
                  0.01    0.00    0.49 ^ _27489_/A (BUF_X32)
    16   47.54    0.01    0.02    0.51 ^ _27489_/Z (BUF_X32)
                                         _15227_ (net)
                  0.01    0.00    0.51 ^ _29783_/B (HA_X1)
     1    3.55    0.03    0.05    0.56 ^ _29783_/S (HA_X1)
                                         _15229_ (net)
                  0.03    0.00    0.56 ^ _27361_/A (BUF_X4)
     7   35.72    0.02    0.04    0.60 ^ _27361_/Z (BUF_X4)
                                         _04337_ (net)
                  0.02    0.00    0.61 ^ _27372_/A (INV_X8)
     4   24.32    0.01    0.01    0.62 v _27372_/ZN (INV_X8)
                                         _04348_ (net)
                  0.01    0.00    0.62 v _27375_/A2 (NOR3_X4)
     6   15.84    0.04    0.06    0.69 ^ _27375_/ZN (NOR3_X4)
                                         _04351_ (net)
                  0.04    0.00    0.69 ^ _27547_/A1 (NOR3_X2)
     2    5.39    0.02    0.02    0.70 v _27547_/ZN (NOR3_X2)
                                         _04521_ (net)
                  0.02    0.00    0.70 v _27881_/A1 (OR3_X2)
     1    1.69    0.01    0.06    0.77 v _27881_/ZN (OR3_X2)
                                         _04849_ (net)
                  0.01    0.00    0.77 v _27884_/A3 (AND4_X2)
     1    1.48    0.01    0.03    0.80 v _27884_/ZN (AND4_X2)
                                         _04852_ (net)
                  0.01    0.00    0.80 v _27885_/B1 (OAI33_X1)
     1   10.18    0.12    0.13    0.93 ^ _27885_/ZN (OAI33_X1)
                                         _00143_ (net)
                  0.12    0.00    0.93 ^ sa32_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa32_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa21_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa21_sr[1]$_DFF_P_/CK (DFF_X1)
     4   23.28    0.05    0.13    0.13 ^ sa21_sr[1]$_DFF_P_/Q (DFF_X1)
                                         sa21_sr[1] (net)
                  0.05    0.01    0.14 ^ _19019_/B (XNOR2_X2)
     6   12.38    0.04    0.06    0.19 ^ _19019_/ZN (XNOR2_X2)
                                         _09717_ (net)
                  0.04    0.00    0.19 ^ _27246_/B (XNOR2_X1)
     1    4.19    0.03    0.05    0.25 ^ _27246_/ZN (XNOR2_X1)
                                         _04227_ (net)
                  0.03    0.00    0.25 ^ _27247_/A (XNOR2_X2)
     2    4.99    0.02    0.04    0.29 ^ _27247_/ZN (XNOR2_X2)
                                         _04228_ (net)
                  0.02    0.00    0.29 ^ _27248_/S (MUX2_X2)
     6   17.35    0.02    0.09    0.38 v _27248_/Z (MUX2_X2)
                                         _04229_ (net)
                  0.02    0.00    0.38 v _27252_/A2 (NOR2_X4)
     5   20.76    0.03    0.05    0.43 ^ _27252_/ZN (NOR2_X4)
                                         _04233_ (net)
                  0.03    0.00    0.43 ^ _27411_/A (BUF_X8)
     6   28.68    0.01    0.03    0.46 ^ _27411_/Z (BUF_X8)
                                         _04387_ (net)
                  0.01    0.00    0.46 ^ _27412_/A (BUF_X16)
     5   35.48    0.01    0.02    0.49 ^ _27412_/Z (BUF_X16)
                                         _04388_ (net)
                  0.01    0.00    0.49 ^ _27489_/A (BUF_X32)
    16   47.54    0.01    0.02    0.51 ^ _27489_/Z (BUF_X32)
                                         _15227_ (net)
                  0.01    0.00    0.51 ^ _29783_/B (HA_X1)
     1    3.55    0.03    0.05    0.56 ^ _29783_/S (HA_X1)
                                         _15229_ (net)
                  0.03    0.00    0.56 ^ _27361_/A (BUF_X4)
     7   35.72    0.02    0.04    0.60 ^ _27361_/Z (BUF_X4)
                                         _04337_ (net)
                  0.02    0.00    0.61 ^ _27372_/A (INV_X8)
     4   24.32    0.01    0.01    0.62 v _27372_/ZN (INV_X8)
                                         _04348_ (net)
                  0.01    0.00    0.62 v _27375_/A2 (NOR3_X4)
     6   15.84    0.04    0.06    0.69 ^ _27375_/ZN (NOR3_X4)
                                         _04351_ (net)
                  0.04    0.00    0.69 ^ _27547_/A1 (NOR3_X2)
     2    5.39    0.02    0.02    0.70 v _27547_/ZN (NOR3_X2)
                                         _04521_ (net)
                  0.02    0.00    0.70 v _27881_/A1 (OR3_X2)
     1    1.69    0.01    0.06    0.77 v _27881_/ZN (OR3_X2)
                                         _04849_ (net)
                  0.01    0.00    0.77 v _27884_/A3 (AND4_X2)
     1    1.48    0.01    0.03    0.80 v _27884_/ZN (AND4_X2)
                                         _04852_ (net)
                  0.01    0.00    0.80 v _27885_/B1 (OAI33_X1)
     1   10.18    0.12    0.13    0.93 ^ _27885_/ZN (OAI33_X1)
                                         _00143_ (net)
                  0.12    0.00    0.93 ^ sa32_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa32_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_21354_/ZN                             31.74   32.72   -0.98 (VIOLATED)
_17290_/ZN                             10.47   11.37   -0.90 (VIOLATED)
_24095_/ZN                             16.02   16.42   -0.40 (VIOLATED)
_28807_/ZN                             16.02   16.13   -0.11 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06811890006065369

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3431

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.9837067723274231

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
31.738300323486328

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0310

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa21_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa21_sr[1]$_DFF_P_/CK (DFF_X1)
   0.13    0.13 ^ sa21_sr[1]$_DFF_P_/Q (DFF_X1)
   0.06    0.19 ^ _19019_/ZN (XNOR2_X2)
   0.05    0.25 ^ _27246_/ZN (XNOR2_X1)
   0.04    0.29 ^ _27247_/ZN (XNOR2_X2)
   0.09    0.38 v _27248_/Z (MUX2_X2)
   0.05    0.43 ^ _27252_/ZN (NOR2_X4)
   0.03    0.46 ^ _27411_/Z (BUF_X8)
   0.02    0.49 ^ _27412_/Z (BUF_X16)
   0.02    0.51 ^ _27489_/Z (BUF_X32)
   0.05    0.56 ^ _29783_/S (HA_X1)
   0.04    0.60 ^ _27361_/Z (BUF_X4)
   0.02    0.62 v _27372_/ZN (INV_X8)
   0.06    0.69 ^ _27375_/ZN (NOR3_X4)
   0.02    0.70 v _27547_/ZN (NOR3_X2)
   0.06    0.77 v _27881_/ZN (OR3_X2)
   0.03    0.80 v _27884_/ZN (AND4_X2)
   0.13    0.93 ^ _27885_/ZN (OAI33_X1)
   0.00    0.93 ^ sa32_sr[7]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa32_sr[7]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u3.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u3.d[3]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u3.d[3]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15878_/ZN (XNOR2_X1)
   0.02    0.11 ^ _15987_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][3]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][3]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9345

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1630

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.442483

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.03e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.76e-01   5.07e-04   3.43e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.53e-01 100.0%
                          49.8%      50.0%       0.2%
