// Seed: 3286571861
module module_0 #(
    parameter id_6 = 32'd12,
    parameter id_9 = 32'd81
) (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  reg id_3, id_4, id_5, _id_6;
  initial id_4 <= 1;
  wire [-1 : id_6] id_7, id_8;
  localparam id_9 = 1'b0;
  wor id_10, id_11[id_9 : id_6], id_12;
  parameter id_13 = 1;
  parameter id_14 = id_13;
  wire id_15;
  logic [1 : -1] id_16;
  uwire id_17, id_18, id_19;
  wire id_20;
  ;
  assign id_10 = -1;
  assign id_18 = -1;
  parameter id_21 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output reg id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire [id_4  &&  -1 'd0 : 1] id_9;
  localparam id_10 = 1;
  assign id_2 = id_4;
  logic id_11;
  assign id_6 = id_7;
  wire id_12, id_13, id_14;
  wire id_15, id_16;
  assign id_12 = id_7;
  wire id_17;
  wire id_18;
  always id_5 <= 1;
  module_0 modCall_1 (
      id_1,
      id_12
  );
  assign modCall_1.id_3 = 0;
  wire id_19;
endmodule
