<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › pinmux-sh7734.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7734.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7734 processor support - PFC hardware block</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2012  Nobuhiro Iwamatsu &lt;nobuhiro.iwamatsu.yj@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7734.h&gt;</span>

<span class="cp">#define CPU_32_PORT(fn, pfx, sfx)				\</span>
<span class="cp">	PORT_10(fn, pfx, sfx), PORT_10(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##2, sfx), PORT_1(fn, pfx##30, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##31, sfx)</span>

<span class="cp">#define CPU_32_PORT5(fn, pfx, sfx)				\</span>
<span class="cp">	PORT_1(fn, pfx##0, sfx), PORT_1(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##2, sfx), PORT_1(fn, pfx##3, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##4, sfx), PORT_1(fn, pfx##5, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##6, sfx), PORT_1(fn, pfx##7, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##8, sfx), PORT_1(fn, pfx##9, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##10, sfx), PORT_1(fn, pfx##11, sfx)</span>

<span class="cm">/* GPSR0 - GPSR5 */</span>
<span class="cp">#define CPU_ALL_PORT(fn, pfx, sfx)				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_0_, sfx),			\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_1_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_2_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_3_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_4_, sfx),				\</span>
<span class="cp">	CPU_32_PORT5(fn, pfx##_5_, sfx)</span>

<span class="cp">#define _GP_GPIO(pfx, sfx) PINMUX_GPIO(GPIO_GP##pfx, GP##pfx##_DATA)</span>
<span class="cp">#define _GP_DATA(pfx, sfx) PINMUX_DATA(GP##pfx##_DATA, GP##pfx##_FN,	\</span>
<span class="cp">				       GP##pfx##_IN, GP##pfx##_OUT)</span>

<span class="cp">#define _GP_INOUTSEL(pfx, sfx) GP##pfx##_IN, GP##pfx##_OUT</span>
<span class="cp">#define _GP_INDT(pfx, sfx) GP##pfx##_DATA</span>

<span class="cp">#define GP_ALL(str)	CPU_ALL_PORT(_PORT_ALL, GP, str)</span>
<span class="cp">#define PINMUX_GPIO_GP_ALL()	CPU_ALL_PORT(_GP_GPIO, , unused)</span>
<span class="cp">#define PINMUX_DATA_GP_ALL()	CPU_ALL_PORT(_GP_DATA, , unused)</span>

<span class="cp">#define PORT_10_REV(fn, pfx, sfx)	\</span>
<span class="cp">	PORT_1(fn, pfx##9, sfx), PORT_1(fn, pfx##8, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##7, sfx), PORT_1(fn, pfx##6, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##5, sfx), PORT_1(fn, pfx##4, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##3, sfx), PORT_1(fn, pfx##2, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##1, sfx), PORT_1(fn, pfx##0, sfx)</span>

<span class="cp">#define CPU_32_PORT_REV(fn, pfx, sfx)	\</span>
<span class="cp">	PORT_1(fn, pfx##31, sfx), PORT_1(fn, pfx##30, sfx),	\</span>
<span class="cp">	PORT_10_REV(fn, pfx##2, sfx), PORT_10_REV(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_10_REV(fn, pfx, sfx)</span>

<span class="cp">#define GP_INOUTSEL(bank) CPU_32_PORT_REV(_GP_INOUTSEL, _##bank##_, unused)</span>
<span class="cp">#define GP_INDT(bank) CPU_32_PORT_REV(_GP_INDT, _##bank##_, unused)</span>

<span class="cp">#define PINMUX_IPSR_DATA(ipsr, fn) PINMUX_DATA(fn##_MARK, FN_##ipsr, FN_##fn)</span>
<span class="cp">#define PINMUX_IPSR_MODSEL_DATA(ipsr, fn, ms) PINMUX_DATA(fn##_MARK, FN_##ms, \</span>
<span class="cp">							  FN_##ipsr, FN_##fn)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">DATA</span><span class="p">),</span> <span class="cm">/* GP_0_0_DATA -&gt; GP_5_11_DATA */</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">IN</span><span class="p">),</span> <span class="cm">/* GP_0_0_IN -&gt; GP_5_11_IN */</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">OUT</span><span class="p">),</span> <span class="cm">/* GP_0_0_OUT -&gt; GP_5_11_OUT */</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">FN</span><span class="p">),</span> <span class="cm">/* GP_0_0_FN -&gt; GP_5_11_FN */</span>

	<span class="cm">/* GPSR0 */</span>
	<span class="n">FN_IP1_9_8</span><span class="p">,</span> <span class="n">FN_IP1_11_10</span><span class="p">,</span> <span class="n">FN_IP1_13_12</span><span class="p">,</span> <span class="n">FN_IP1_15_14</span><span class="p">,</span>
	<span class="n">FN_IP0_7_6</span><span class="p">,</span> <span class="n">FN_IP0_9_8</span><span class="p">,</span> <span class="n">FN_IP0_11_10</span><span class="p">,</span> <span class="n">FN_IP0_13_12</span><span class="p">,</span>
	<span class="n">FN_IP0_15_14</span><span class="p">,</span> <span class="n">FN_IP0_17_16</span><span class="p">,</span> <span class="n">FN_IP0_19_18</span><span class="p">,</span> <span class="n">FN_IP0_21_20</span><span class="p">,</span>
	<span class="n">FN_IP0_23_22</span><span class="p">,</span> <span class="n">FN_IP0_25_24</span><span class="p">,</span> <span class="n">FN_IP0_27_26</span><span class="p">,</span> <span class="n">FN_IP0_29_28</span><span class="p">,</span>
	<span class="n">FN_IP0_31_30</span><span class="p">,</span> <span class="n">FN_IP1_1_0</span><span class="p">,</span> <span class="n">FN_IP1_3_2</span><span class="p">,</span> <span class="n">FN_IP1_5_4</span><span class="p">,</span>
	<span class="n">FN_IP1_7_6</span><span class="p">,</span> <span class="n">FN_IP11_28</span><span class="p">,</span> <span class="n">FN_IP0_1_0</span><span class="p">,</span> <span class="n">FN_IP0_3_2</span><span class="p">,</span>
	<span class="n">FN_IP0_5_4</span><span class="p">,</span> <span class="n">FN_IP1_17_16</span><span class="p">,</span> <span class="n">FN_IP1_19_18</span><span class="p">,</span> <span class="n">FN_IP1_22_20</span><span class="p">,</span>
	<span class="n">FN_IP1_25_23</span><span class="p">,</span> <span class="n">FN_IP1_28_26</span><span class="p">,</span> <span class="n">FN_IP1_31_29</span><span class="p">,</span> <span class="n">FN_IP2_2_0</span><span class="p">,</span>

	<span class="cm">/* GPSR1 */</span>
	<span class="n">FN_IP3_20</span><span class="p">,</span> <span class="n">FN_IP3_29_27</span><span class="p">,</span> <span class="n">FN_IP11_20_19</span><span class="p">,</span> <span class="n">FN_IP11_22_21</span><span class="p">,</span>
	<span class="n">FN_IP2_16_14</span><span class="p">,</span> <span class="n">FN_IP2_19_17</span><span class="p">,</span> <span class="n">FN_IP2_22_20</span><span class="p">,</span> <span class="n">FN_IP2_24_23</span><span class="p">,</span>
	<span class="n">FN_IP2_27_25</span><span class="p">,</span> <span class="n">FN_IP2_30_28</span><span class="p">,</span> <span class="n">FN_IP3_1_0</span><span class="p">,</span> <span class="n">FN_CLKOUT</span><span class="p">,</span>
	<span class="n">FN_BS</span><span class="p">,</span> <span class="n">FN_CS0</span><span class="p">,</span> <span class="n">FN_IP3_2</span><span class="p">,</span> <span class="n">FN_EX_CS0</span><span class="p">,</span>
	<span class="n">FN_IP3_5_3</span><span class="p">,</span> <span class="n">FN_IP3_8_6</span><span class="p">,</span> <span class="n">FN_IP3_11_9</span><span class="p">,</span> <span class="n">FN_IP3_14_12</span><span class="p">,</span>
	<span class="n">FN_IP3_17_15</span><span class="p">,</span> <span class="n">FN_RD</span><span class="p">,</span> <span class="n">FN_IP3_19_18</span><span class="p">,</span> <span class="n">FN_WE0</span><span class="p">,</span>
	<span class="n">FN_WE1</span><span class="p">,</span> <span class="n">FN_IP2_4_3</span><span class="p">,</span> <span class="n">FN_IP3_23_21</span><span class="p">,</span> <span class="n">FN_IP3_26_24</span><span class="p">,</span>
	<span class="n">FN_IP2_7_5</span><span class="p">,</span> <span class="n">FN_IP2_10_8</span><span class="p">,</span> <span class="n">FN_IP2_13_11</span><span class="p">,</span> <span class="n">FN_IP11_25_23</span><span class="p">,</span>

	<span class="cm">/* GPSR2 */</span>
	<span class="n">FN_IP11_6_4</span><span class="p">,</span> <span class="n">FN_IP11_9_7</span><span class="p">,</span> <span class="n">FN_IP11_11_10</span><span class="p">,</span> <span class="n">FN_IP4_2_0</span><span class="p">,</span>
	<span class="n">FN_IP8_29_28</span><span class="p">,</span> <span class="n">FN_IP11_27_26</span><span class="p">,</span> <span class="n">FN_IP8_22_20</span><span class="p">,</span> <span class="n">FN_IP8_25_23</span><span class="p">,</span>
	<span class="n">FN_IP11_12</span><span class="p">,</span> <span class="n">FN_IP8_27_26</span><span class="p">,</span> <span class="n">FN_IP4_5_3</span><span class="p">,</span> <span class="n">FN_IP4_8_6</span><span class="p">,</span>
	<span class="n">FN_IP4_11_9</span><span class="p">,</span> <span class="n">FN_IP4_14_12</span><span class="p">,</span> <span class="n">FN_IP4_17_15</span><span class="p">,</span> <span class="n">FN_IP4_19_18</span><span class="p">,</span>
	<span class="n">FN_IP4_21_20</span><span class="p">,</span> <span class="n">FN_IP4_23_22</span><span class="p">,</span> <span class="n">FN_IP4_25_24</span><span class="p">,</span> <span class="n">FN_IP4_27_26</span><span class="p">,</span>
	<span class="n">FN_IP4_29_28</span><span class="p">,</span> <span class="n">FN_IP4_31_30</span><span class="p">,</span> <span class="n">FN_IP5_2_0</span><span class="p">,</span> <span class="n">FN_IP5_5_3</span><span class="p">,</span>
	<span class="n">FN_IP5_8_6</span><span class="p">,</span> <span class="n">FN_IP5_11_9</span><span class="p">,</span> <span class="n">FN_IP5_14_12</span><span class="p">,</span> <span class="n">FN_IP5_17_15</span><span class="p">,</span>
	<span class="n">FN_IP5_20_18</span><span class="p">,</span> <span class="n">FN_IP5_22_21</span><span class="p">,</span> <span class="n">FN_IP5_24_23</span><span class="p">,</span> <span class="n">FN_IP5_26_25</span><span class="p">,</span>

	<span class="cm">/* GPSR3 */</span>
	<span class="n">FN_IP6_2_0</span><span class="p">,</span> <span class="n">FN_IP6_5_3</span><span class="p">,</span> <span class="n">FN_IP6_7_6</span><span class="p">,</span> <span class="n">FN_IP6_9_8</span><span class="p">,</span>
	<span class="n">FN_IP6_11_10</span><span class="p">,</span> <span class="n">FN_IP6_13_12</span><span class="p">,</span> <span class="n">FN_IP6_15_14</span><span class="p">,</span> <span class="n">FN_IP6_17_16</span><span class="p">,</span>
	<span class="n">FN_IP6_20_18</span><span class="p">,</span> <span class="n">FN_IP6_23_21</span><span class="p">,</span> <span class="n">FN_IP7_2_0</span><span class="p">,</span> <span class="n">FN_IP7_5_3</span><span class="p">,</span>
	<span class="n">FN_IP7_8_6</span><span class="p">,</span> <span class="n">FN_IP7_11_9</span><span class="p">,</span> <span class="n">FN_IP7_14_12</span><span class="p">,</span> <span class="n">FN_IP7_17_15</span><span class="p">,</span>
	<span class="n">FN_IP7_20_18</span><span class="p">,</span> <span class="n">FN_IP7_23_21</span><span class="p">,</span> <span class="n">FN_IP7_26_24</span><span class="p">,</span> <span class="n">FN_IP7_28_27</span><span class="p">,</span>
	<span class="n">FN_IP7_30_29</span><span class="p">,</span> <span class="n">FN_IP8_1_0</span><span class="p">,</span> <span class="n">FN_IP8_3_2</span><span class="p">,</span> <span class="n">FN_IP8_5_4</span><span class="p">,</span>
	<span class="n">FN_IP8_7_6</span><span class="p">,</span> <span class="n">FN_IP8_9_8</span><span class="p">,</span> <span class="n">FN_IP8_11_10</span><span class="p">,</span> <span class="n">FN_IP8_13_12</span><span class="p">,</span>
	<span class="n">FN_IP8_15_14</span><span class="p">,</span> <span class="n">FN_IP8_17_16</span><span class="p">,</span> <span class="n">FN_IP8_19_18</span><span class="p">,</span> <span class="n">FN_IP9_1_0</span><span class="p">,</span>

	<span class="cm">/* GPSR4 */</span>
	<span class="n">FN_IP9_19_18</span><span class="p">,</span> <span class="n">FN_IP9_21_20</span><span class="p">,</span> <span class="n">FN_IP9_23_22</span><span class="p">,</span> <span class="n">FN_IP9_25_24</span><span class="p">,</span>
	<span class="n">FN_IP9_11_10</span><span class="p">,</span> <span class="n">FN_IP9_13_12</span><span class="p">,</span> <span class="n">FN_IP9_15_14</span><span class="p">,</span> <span class="n">FN_IP9_17_16</span><span class="p">,</span>
	<span class="n">FN_IP9_3_2</span><span class="p">,</span> <span class="n">FN_IP9_5_4</span><span class="p">,</span> <span class="n">FN_IP9_7_6</span><span class="p">,</span> <span class="n">FN_IP9_9_8</span><span class="p">,</span>
	<span class="n">FN_IP9_27_26</span><span class="p">,</span> <span class="n">FN_IP9_29_28</span><span class="p">,</span> <span class="n">FN_IP10_2_0</span><span class="p">,</span> <span class="n">FN_IP10_5_3</span><span class="p">,</span>
	<span class="n">FN_IP10_8_6</span><span class="p">,</span> <span class="n">FN_IP10_11_9</span><span class="p">,</span> <span class="n">FN_IP10_14_12</span><span class="p">,</span> <span class="n">FN_IP10_15</span><span class="p">,</span>
	<span class="n">FN_IP10_18_16</span><span class="p">,</span> <span class="n">FN_IP10_21_19</span><span class="p">,</span> <span class="n">FN_IP11_0</span><span class="p">,</span> <span class="n">FN_IP11_1</span><span class="p">,</span>
	<span class="n">FN_SCL0</span><span class="p">,</span> <span class="n">FN_IP11_2</span><span class="p">,</span> <span class="n">FN_PENC0</span><span class="p">,</span> <span class="n">FN_IP11_15_13</span><span class="p">,</span> <span class="cm">/* Need check*/</span>
	<span class="n">FN_USB_OVC0</span><span class="p">,</span> <span class="n">FN_IP11_18_16</span><span class="p">,</span>
	<span class="n">FN_IP10_22</span><span class="p">,</span> <span class="n">FN_IP10_24_23</span><span class="p">,</span>

	<span class="cm">/* GPSR5 */</span>
	<span class="n">FN_IP10_25</span><span class="p">,</span> <span class="n">FN_IP11_3</span><span class="p">,</span> <span class="n">FN_IRQ2_B</span><span class="p">,</span> <span class="n">FN_IRQ3_B</span><span class="p">,</span>
	<span class="n">FN_IP10_27_26</span><span class="p">,</span> <span class="cm">/* 10 */</span>
	<span class="n">FN_IP10_29_28</span><span class="p">,</span> <span class="cm">/* 11 */</span>

	<span class="cm">/* IPSR0 */</span>
	<span class="n">FN_A15</span><span class="p">,</span> <span class="n">FN_ST0_VCO_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_DATA15_A</span><span class="p">,</span> <span class="n">FN_TIOC3D_C</span><span class="p">,</span>
	<span class="n">FN_A14</span><span class="p">,</span> <span class="n">FN_LCD_DATA14_A</span><span class="p">,</span> <span class="n">FN_TIOC3C_C</span><span class="p">,</span>
	<span class="n">FN_A13</span><span class="p">,</span> <span class="n">FN_LCD_DATA13_A</span><span class="p">,</span> <span class="n">FN_TIOC3B_C</span><span class="p">,</span>
	<span class="n">FN_A12</span><span class="p">,</span> <span class="n">FN_LCD_DATA12_A</span><span class="p">,</span> <span class="n">FN_TIOC3A_C</span><span class="p">,</span>
	<span class="n">FN_A11</span><span class="p">,</span> <span class="n">FN_ST0_D7</span><span class="p">,</span> <span class="n">FN_LCD_DATA11_A</span><span class="p">,</span> <span class="n">FN_TIOC2B_C</span><span class="p">,</span>
	<span class="n">FN_A10</span><span class="p">,</span> <span class="n">FN_ST0_D6</span><span class="p">,</span> <span class="n">FN_LCD_DATA10_A</span><span class="p">,</span> <span class="n">FN_TIOC2A_C</span><span class="p">,</span>
	<span class="n">FN_A9</span><span class="p">,</span> <span class="n">FN_ST0_D5</span><span class="p">,</span> <span class="n">FN_LCD_DATA9_A</span><span class="p">,</span> <span class="n">FN_TIOC1B_C</span><span class="p">,</span>
	<span class="n">FN_A8</span><span class="p">,</span> <span class="n">FN_ST0_D4</span><span class="p">,</span> <span class="n">FN_LCD_DATA8_A</span><span class="p">,</span> <span class="n">FN_TIOC1A_C</span><span class="p">,</span>
	<span class="n">FN_A7</span><span class="p">,</span> <span class="n">FN_ST0_D3</span><span class="p">,</span> <span class="n">FN_LCD_DATA7_A</span><span class="p">,</span> <span class="n">FN_TIOC0D_C</span><span class="p">,</span>
	<span class="n">FN_A6</span><span class="p">,</span> <span class="n">FN_ST0_D2</span><span class="p">,</span> <span class="n">FN_LCD_DATA6_A</span><span class="p">,</span> <span class="n">FN_TIOC0C_C</span><span class="p">,</span>
	<span class="n">FN_A5</span><span class="p">,</span> <span class="n">FN_ST0_D1</span><span class="p">,</span> <span class="n">FN_LCD_DATA5_A</span><span class="p">,</span> <span class="n">FN_TIOC0B_C</span><span class="p">,</span>
	<span class="n">FN_A4</span><span class="p">,</span> <span class="n">FN_ST0_D0</span><span class="p">,</span> <span class="n">FN_LCD_DATA4_A</span><span class="p">,</span> <span class="n">FN_TIOC0A_C</span><span class="p">,</span>
	<span class="n">FN_A3</span><span class="p">,</span> <span class="n">FN_ST0_VLD</span><span class="p">,</span> <span class="n">FN_LCD_DATA3_A</span><span class="p">,</span> <span class="n">FN_TCLKD_C</span><span class="p">,</span>
	<span class="n">FN_A2</span><span class="p">,</span> <span class="n">FN_ST0_SYC</span><span class="p">,</span> <span class="n">FN_LCD_DATA2_A</span><span class="p">,</span> <span class="n">FN_TCLKC_C</span><span class="p">,</span>
	<span class="n">FN_A1</span><span class="p">,</span> <span class="n">FN_ST0_REQ</span><span class="p">,</span> <span class="n">FN_LCD_DATA1_A</span><span class="p">,</span> <span class="n">FN_TCLKB_C</span><span class="p">,</span>
	<span class="n">FN_A0</span><span class="p">,</span> <span class="n">FN_ST0_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_DATA0_A</span><span class="p">,</span> <span class="n">FN_TCLKA_C</span><span class="p">,</span>

	<span class="cm">/* IPSR1 */</span>
	<span class="n">FN_D3</span><span class="p">,</span> <span class="n">FN_SD0_DAT3_A</span><span class="p">,</span> <span class="n">FN_MMC_D3_A</span><span class="p">,</span> <span class="n">FN_ST1_D6</span><span class="p">,</span> <span class="n">FN_FD3_A</span><span class="p">,</span>
	<span class="n">FN_D2</span><span class="p">,</span> <span class="n">FN_SD0_DAT2_A</span><span class="p">,</span> <span class="n">FN_MMC_D2_A</span><span class="p">,</span> <span class="n">FN_ST1_D5</span><span class="p">,</span> <span class="n">FN_FD2_A</span><span class="p">,</span>
	<span class="n">FN_D1</span><span class="p">,</span> <span class="n">FN_SD0_DAT1_A</span><span class="p">,</span> <span class="n">FN_MMC_D1_A</span><span class="p">,</span> <span class="n">FN_ST1_D4</span><span class="p">,</span> <span class="n">FN_FD1_A</span><span class="p">,</span>
	<span class="n">FN_D0</span><span class="p">,</span> <span class="n">FN_SD0_DAT0_A</span><span class="p">,</span> <span class="n">FN_MMC_D0_A</span><span class="p">,</span> <span class="n">FN_ST1_D3</span><span class="p">,</span> <span class="n">FN_FD0_A</span><span class="p">,</span>
	<span class="n">FN_A25</span><span class="p">,</span> <span class="n">FN_TX2_D</span><span class="p">,</span> <span class="n">FN_ST1_D2</span><span class="p">,</span>
	<span class="n">FN_A24</span><span class="p">,</span> <span class="n">FN_RX2_D</span><span class="p">,</span> <span class="n">FN_ST1_D1</span><span class="p">,</span>
	<span class="n">FN_A23</span><span class="p">,</span> <span class="n">FN_ST1_D0</span><span class="p">,</span> <span class="n">FN_LCD_M_DISP_A</span><span class="p">,</span>
	<span class="n">FN_A22</span><span class="p">,</span> <span class="n">FN_ST1_VLD</span><span class="p">,</span> <span class="n">FN_LCD_VEPWC_A</span><span class="p">,</span>
	<span class="n">FN_A21</span><span class="p">,</span> <span class="n">FN_ST1_SYC</span><span class="p">,</span> <span class="n">FN_LCD_VCPWC_A</span><span class="p">,</span>
	<span class="n">FN_A20</span><span class="p">,</span> <span class="n">FN_ST1_REQ</span><span class="p">,</span> <span class="n">FN_LCD_FLM_A</span><span class="p">,</span>
	<span class="n">FN_A19</span><span class="p">,</span> <span class="n">FN_ST1_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_CLK_A</span><span class="p">,</span>	<span class="n">FN_TIOC4D_C</span><span class="p">,</span>
	<span class="n">FN_A18</span><span class="p">,</span> <span class="n">FN_ST1_PWM</span><span class="p">,</span> <span class="n">FN_LCD_CL2_A</span><span class="p">,</span> <span class="n">FN_TIOC4C_C</span><span class="p">,</span>
	<span class="n">FN_A17</span><span class="p">,</span> <span class="n">FN_ST1_VCO_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_CL1_A</span><span class="p">,</span>	<span class="n">FN_TIOC4B_C</span><span class="p">,</span>
	<span class="n">FN_A16</span><span class="p">,</span> <span class="n">FN_ST0_PWM</span><span class="p">,</span> <span class="n">FN_LCD_DON_A</span><span class="p">,</span> <span class="n">FN_TIOC4A_C</span><span class="p">,</span>

	<span class="cm">/* IPSR2 */</span>
	<span class="n">FN_D14</span><span class="p">,</span> <span class="n">FN_TX2_B</span><span class="p">,</span> <span class="n">FN_FSE_A</span><span class="p">,</span> <span class="n">FN_ET0_TX_CLK_B</span><span class="p">,</span>
	<span class="n">FN_D13</span><span class="p">,</span> <span class="n">FN_RX2_B</span><span class="p">,</span> <span class="n">FN_FRB_A</span><span class="p">,</span>	<span class="n">FN_ET0_ETXD6_B</span><span class="p">,</span>
	<span class="n">FN_D12</span><span class="p">,</span> <span class="n">FN_FWE_A</span><span class="p">,</span> <span class="n">FN_ET0_ETXD5_B</span><span class="p">,</span>
	<span class="n">FN_D11</span><span class="p">,</span> <span class="n">FN_RSPI_MISO_A</span><span class="p">,</span> <span class="n">FN_QMI_QIO1_A</span><span class="p">,</span> <span class="n">FN_FRE_A</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD3_B</span><span class="p">,</span>
	<span class="n">FN_D10</span><span class="p">,</span> <span class="n">FN_RSPI_MOSI_A</span><span class="p">,</span> <span class="n">FN_QMO_QIO0_A</span><span class="p">,</span> <span class="n">FN_FALE_A</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD2_B</span><span class="p">,</span>
	<span class="n">FN_D9</span><span class="p">,</span> <span class="n">FN_SD0_CMD_A</span><span class="p">,</span> <span class="n">FN_MMC_CMD_A</span><span class="p">,</span> <span class="n">FN_QIO3_A</span><span class="p">,</span> <span class="n">FN_FCLE_A</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD1_B</span><span class="p">,</span>
	<span class="n">FN_D8</span><span class="p">,</span> <span class="n">FN_SD0_CLK_A</span><span class="p">,</span> <span class="n">FN_MMC_CLK_A</span><span class="p">,</span> <span class="n">FN_QIO2_A</span><span class="p">,</span> <span class="n">FN_FCE_A</span><span class="p">,</span>
		<span class="n">FN_ET0_GTX_CLK_B</span><span class="p">,</span>
	<span class="n">FN_D7</span><span class="p">,</span> <span class="n">FN_RSPI_SSL_A</span><span class="p">,</span> <span class="n">FN_MMC_D7_A</span><span class="p">,</span> <span class="n">FN_QSSL_A</span><span class="p">,</span> <span class="n">FN_FD7_A</span><span class="p">,</span>
	<span class="n">FN_D6</span><span class="p">,</span> <span class="n">FN_RSPI_RSPCK_A</span><span class="p">,</span> <span class="n">FN_MMC_D6_A</span><span class="p">,</span> <span class="n">FN_QSPCLK_A</span><span class="p">,</span> <span class="n">FN_FD6_A</span><span class="p">,</span>
	<span class="n">FN_D5</span><span class="p">,</span> <span class="n">FN_SD0_WP_A</span><span class="p">,</span> <span class="n">FN_MMC_D5_A</span><span class="p">,</span> <span class="n">FN_FD5_A</span><span class="p">,</span>
	<span class="n">FN_D4</span><span class="p">,</span> <span class="n">FN_SD0_CD_A</span><span class="p">,</span> <span class="n">FN_MMC_D4_A</span><span class="p">,</span> <span class="n">FN_ST1_D7</span><span class="p">,</span> <span class="n">FN_FD4_A</span><span class="p">,</span>

	<span class="cm">/* IPSR3 */</span>
	<span class="n">FN_DRACK0</span><span class="p">,</span> <span class="n">FN_SD1_DAT2_A</span><span class="p">,</span> <span class="n">FN_ATAG</span><span class="p">,</span> <span class="n">FN_TCLK1_A</span><span class="p">,</span> <span class="n">FN_ET0_ETXD7</span><span class="p">,</span>
	<span class="n">FN_EX_WAIT2</span><span class="p">,</span> <span class="n">FN_SD1_DAT1_A</span><span class="p">,</span> <span class="n">FN_DACK2</span><span class="p">,</span> <span class="n">FN_CAN1_RX_C</span><span class="p">,</span>
		<span class="n">FN_ET0_MAGIC_C</span><span class="p">,</span> <span class="n">FN_ET0_ETXD6_A</span><span class="p">,</span>
	<span class="n">FN_EX_WAIT1</span><span class="p">,</span> <span class="n">FN_SD1_DAT0_A</span><span class="p">,</span> <span class="n">FN_DREQ2</span><span class="p">,</span> <span class="n">FN_CAN1_TX_C</span><span class="p">,</span>
		<span class="n">FN_ET0_LINK_C</span><span class="p">,</span> <span class="n">FN_ET0_ETXD5_A</span><span class="p">,</span>
	<span class="n">FN_EX_WAIT0</span><span class="p">,</span> <span class="n">FN_TCLK1_B</span><span class="p">,</span>
	<span class="n">FN_RD_WR</span><span class="p">,</span> <span class="n">FN_TCLK0</span><span class="p">,</span> <span class="n">FN_CAN_CLK_B</span><span class="p">,</span> <span class="n">FN_ET0_ETXD4</span><span class="p">,</span>
	<span class="n">FN_EX_CS5</span><span class="p">,</span> <span class="n">FN_SD1_CMD_A</span><span class="p">,</span> <span class="n">FN_ATADIR</span><span class="p">,</span> <span class="n">FN_QSSL_B</span><span class="p">,</span> <span class="n">FN_ET0_ETXD3_A</span><span class="p">,</span>
	<span class="n">FN_EX_CS4</span><span class="p">,</span> <span class="n">FN_SD1_WP_A</span><span class="p">,</span> <span class="n">FN_ATAWR</span><span class="p">,</span> <span class="n">FN_QMI_QIO1_B</span><span class="p">,</span> <span class="n">FN_ET0_ETXD2_A</span><span class="p">,</span>
	<span class="n">FN_EX_CS3</span><span class="p">,</span> <span class="n">FN_SD1_CD_A</span><span class="p">,</span> <span class="n">FN_ATARD</span><span class="p">,</span> <span class="n">FN_QMO_QIO0_B</span><span class="p">,</span> <span class="n">FN_ET0_ETXD1_A</span><span class="p">,</span>
	<span class="n">FN_EX_CS2</span><span class="p">,</span> <span class="n">FN_TX3_B</span><span class="p">,</span> <span class="n">FN_ATACS1</span><span class="p">,</span> <span class="n">FN_QSPCLK_B</span><span class="p">,</span> <span class="n">FN_ET0_GTX_CLK_A</span><span class="p">,</span>
	<span class="n">FN_EX_CS1</span><span class="p">,</span> <span class="n">FN_RX3_B</span><span class="p">,</span> <span class="n">FN_ATACS0</span><span class="p">,</span> <span class="n">FN_QIO2_B</span><span class="p">,</span> <span class="n">FN_ET0_ETXD0</span><span class="p">,</span>
	<span class="n">FN_CS1_A26</span><span class="p">,</span> <span class="n">FN_QIO3_B</span><span class="p">,</span>
	<span class="n">FN_D15</span><span class="p">,</span> <span class="n">FN_SCK2_B</span><span class="p">,</span>

	<span class="cm">/* IPSR4 */</span>
	<span class="n">FN_SCK2_A</span><span class="p">,</span> <span class="n">FN_VI0_G3</span><span class="p">,</span>
	<span class="n">FN_RTS1_B</span><span class="p">,</span> <span class="n">FN_VI0_G2</span><span class="p">,</span>
	<span class="n">FN_CTS1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA7_VI0_G1</span><span class="p">,</span>
	<span class="n">FN_TX1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA6_VI0_G0</span><span class="p">,</span> <span class="n">FN_ET0_PHY_INT_A</span><span class="p">,</span>
	<span class="n">FN_RX1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA5_VI0_B5</span><span class="p">,</span> <span class="n">FN_ET0_MAGIC_A</span><span class="p">,</span>
	<span class="n">FN_SCK1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA4_VI0_B4</span><span class="p">,</span> <span class="n">FN_ET0_LINK_A</span><span class="p">,</span>
	<span class="n">FN_RTS0_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA3_VI0_B3</span><span class="p">,</span> <span class="n">FN_ET0_MDIO_A</span><span class="p">,</span>
	<span class="n">FN_CTS0_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA2_VI0_B2</span><span class="p">,</span> <span class="n">FN_RMII0_MDIO_A</span><span class="p">,</span> <span class="n">FN_ET0_MDC</span><span class="p">,</span>
	<span class="n">FN_HTX0_A</span><span class="p">,</span> <span class="n">FN_TX1_A</span><span class="p">,</span> <span class="n">FN_VI0_DATA1_VI0_B1</span><span class="p">,</span> <span class="n">FN_RMII0_MDC_A</span><span class="p">,</span> <span class="n">FN_ET0_COL</span><span class="p">,</span>
	<span class="n">FN_HRX0_A</span><span class="p">,</span> <span class="n">FN_RX1_A</span><span class="p">,</span> <span class="n">FN_VI0_DATA0_VI0_B0</span><span class="p">,</span> <span class="n">FN_RMII0_CRS_DV_A</span><span class="p">,</span> <span class="n">FN_ET0_CRS</span><span class="p">,</span>
	<span class="n">FN_HSCK0_A</span><span class="p">,</span> <span class="n">FN_SCK1_A</span><span class="p">,</span> <span class="n">FN_VI0_VSYNC</span><span class="p">,</span> <span class="n">FN_RMII0_RX_ER_A</span><span class="p">,</span> <span class="n">FN_ET0_RX_ER</span><span class="p">,</span>
	<span class="n">FN_HRTS0_A</span><span class="p">,</span> <span class="n">FN_RTS1_A</span><span class="p">,</span> <span class="n">FN_VI0_HSYNC</span><span class="p">,</span> <span class="n">FN_RMII0_TXD_EN_A</span><span class="p">,</span> <span class="n">FN_ET0_RX_DV</span><span class="p">,</span>
	<span class="n">FN_HCTS0_A</span><span class="p">,</span> <span class="n">FN_CTS1_A</span><span class="p">,</span> <span class="n">FN_VI0_FIELD</span><span class="p">,</span> <span class="n">FN_RMII0_RXD1_A</span><span class="p">,</span> <span class="n">FN_ET0_ERXD7</span><span class="p">,</span>

	<span class="cm">/* IPSR5 */</span>
	<span class="n">FN_SD2_CLK_A</span><span class="p">,</span> <span class="n">FN_RX2_A</span><span class="p">,</span> <span class="n">FN_VI0_G4</span><span class="p">,</span> <span class="n">FN_ET0_RX_CLK_B</span><span class="p">,</span>
	<span class="n">FN_SD2_CMD_A</span><span class="p">,</span> <span class="n">FN_TX2_A</span><span class="p">,</span> <span class="n">FN_VI0_G5</span><span class="p">,</span> <span class="n">FN_ET0_ERXD2_B</span><span class="p">,</span>
	<span class="n">FN_SD2_DAT0_A</span><span class="p">,</span> <span class="n">FN_RX3_A</span><span class="p">,</span> <span class="n">FN_VI0_R0</span><span class="p">,</span> <span class="n">FN_ET0_ERXD3_B</span><span class="p">,</span>
	<span class="n">FN_SD2_DAT1_A</span><span class="p">,</span> <span class="n">FN_TX3_A</span><span class="p">,</span> <span class="n">FN_VI0_R1</span><span class="p">,</span> <span class="n">FN_ET0_MDIO_B</span><span class="p">,</span>
	<span class="n">FN_SD2_DAT2_A</span><span class="p">,</span> <span class="n">FN_RX4_A</span><span class="p">,</span> <span class="n">FN_VI0_R2</span><span class="p">,</span> <span class="n">FN_ET0_LINK_B</span><span class="p">,</span>
	<span class="n">FN_SD2_DAT3_A</span><span class="p">,</span> <span class="n">FN_TX4_A</span><span class="p">,</span> <span class="n">FN_VI0_R3</span><span class="p">,</span> <span class="n">FN_ET0_MAGIC_B</span><span class="p">,</span>
	<span class="n">FN_SD2_CD_A</span><span class="p">,</span> <span class="n">FN_RX5_A</span><span class="p">,</span> <span class="n">FN_VI0_R4</span><span class="p">,</span> <span class="n">FN_ET0_PHY_INT_B</span><span class="p">,</span>
	<span class="n">FN_SD2_WP_A</span><span class="p">,</span> <span class="n">FN_TX5_A</span><span class="p">,</span> <span class="n">FN_VI0_R5</span><span class="p">,</span>
	<span class="n">FN_REF125CK</span><span class="p">,</span> <span class="n">FN_ADTRG</span><span class="p">,</span> <span class="n">FN_RX5_C</span><span class="p">,</span>
	<span class="n">FN_REF50CK</span><span class="p">,</span> <span class="n">FN_CTS1_E</span><span class="p">,</span> <span class="n">FN_HCTS0_D</span><span class="p">,</span>

	<span class="cm">/* IPSR6 */</span>
	<span class="n">FN_DU0_DR0</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_B</span><span class="p">,</span> <span class="n">FN_HRX0_D</span><span class="p">,</span> <span class="n">FN_IETX_A</span><span class="p">,</span> <span class="n">FN_TCLKA_A</span><span class="p">,</span> <span class="n">FN_HIFD00</span><span class="p">,</span>
	<span class="n">FN_DU0_DR1</span><span class="p">,</span> <span class="n">FN_SCK0_B</span><span class="p">,</span> <span class="n">FN_HTX0_D</span><span class="p">,</span> <span class="n">FN_IERX_A</span><span class="p">,</span> <span class="n">FN_TCLKB_A</span><span class="p">,</span> <span class="n">FN_HIFD01</span><span class="p">,</span>
	<span class="n">FN_DU0_DR2</span><span class="p">,</span> <span class="n">FN_RX0_B</span><span class="p">,</span> <span class="n">FN_TCLKC_A</span><span class="p">,</span> <span class="n">FN_HIFD02</span><span class="p">,</span>
	<span class="n">FN_DU0_DR3</span><span class="p">,</span> <span class="n">FN_TX0_B</span><span class="p">,</span> <span class="n">FN_TCLKD_A</span><span class="p">,</span> <span class="n">FN_HIFD03</span><span class="p">,</span>
	<span class="n">FN_DU0_DR4</span><span class="p">,</span> <span class="n">FN_CTS0_C</span><span class="p">,</span> <span class="n">FN_TIOC0A_A</span><span class="p">,</span> <span class="n">FN_HIFD04</span><span class="p">,</span>
	<span class="n">FN_DU0_DR5</span><span class="p">,</span> <span class="n">FN_RTS0_C</span><span class="p">,</span> <span class="n">FN_TIOC0B_A</span><span class="p">,</span> <span class="n">FN_HIFD05</span><span class="p">,</span>
	<span class="n">FN_DU0_DR6</span><span class="p">,</span> <span class="n">FN_SCK1_C</span><span class="p">,</span> <span class="n">FN_TIOC0C_A</span><span class="p">,</span> <span class="n">FN_HIFD06</span><span class="p">,</span>
	<span class="n">FN_DU0_DR7</span><span class="p">,</span> <span class="n">FN_RX1_C</span><span class="p">,</span> <span class="n">FN_TIOC0D_A</span><span class="p">,</span> <span class="n">FN_HIFD07</span><span class="p">,</span>
	<span class="n">FN_DU0_DG0</span><span class="p">,</span> <span class="n">FN_TX1_C</span><span class="p">,</span> <span class="n">FN_HSCK0_D</span><span class="p">,</span> <span class="n">FN_IECLK_A</span><span class="p">,</span> <span class="n">FN_TIOC1A_A</span><span class="p">,</span> <span class="n">FN_HIFD08</span><span class="p">,</span>
	<span class="n">FN_DU0_DG1</span><span class="p">,</span> <span class="n">FN_CTS1_C</span><span class="p">,</span> <span class="n">FN_HRTS0_D</span><span class="p">,</span> <span class="n">FN_TIOC1B_A</span><span class="p">,</span> <span class="n">FN_HIFD09</span><span class="p">,</span>

	<span class="cm">/* IPSR7 */</span>
	<span class="n">FN_DU0_DG2</span><span class="p">,</span> <span class="n">FN_RTS1_C</span><span class="p">,</span> <span class="n">FN_RMII0_MDC_B</span><span class="p">,</span> <span class="n">FN_TIOC2A_A</span><span class="p">,</span> <span class="n">FN_HIFD10</span><span class="p">,</span>
	<span class="n">FN_DU0_DG3</span><span class="p">,</span> <span class="n">FN_SCK2_C</span><span class="p">,</span> <span class="n">FN_RMII0_MDIO_B</span><span class="p">,</span> <span class="n">FN_TIOC2B_A</span><span class="p">,</span> <span class="n">FN_HIFD11</span><span class="p">,</span>
	<span class="n">FN_DU0_DG4</span><span class="p">,</span> <span class="n">FN_RX2_C</span><span class="p">,</span> <span class="n">FN_RMII0_CRS_DV_B</span><span class="p">,</span> <span class="n">FN_TIOC3A_A</span><span class="p">,</span> <span class="n">FN_HIFD12</span><span class="p">,</span>
	<span class="n">FN_DU0_DG5</span><span class="p">,</span> <span class="n">FN_TX2_C</span><span class="p">,</span> <span class="n">FN_RMII0_RX_ER_B</span><span class="p">,</span> <span class="n">FN_TIOC3B_A</span><span class="p">,</span> <span class="n">FN_HIFD13</span><span class="p">,</span>
	<span class="n">FN_DU0_DG6</span><span class="p">,</span> <span class="n">FN_RX3_C</span><span class="p">,</span> <span class="n">FN_RMII0_RXD0_B</span><span class="p">,</span> <span class="n">FN_TIOC3C_A</span><span class="p">,</span> <span class="n">FN_HIFD14</span><span class="p">,</span>
	<span class="n">FN_DU0_DG7</span><span class="p">,</span> <span class="n">FN_TX3_C</span><span class="p">,</span> <span class="n">FN_RMII0_RXD1_B</span><span class="p">,</span> <span class="n">FN_TIOC3D_A</span><span class="p">,</span> <span class="n">FN_HIFD15</span><span class="p">,</span>
	<span class="n">FN_DU0_DB0</span><span class="p">,</span> <span class="n">FN_RX4_C</span><span class="p">,</span> <span class="n">FN_RMII0_TXD_EN_B</span><span class="p">,</span> <span class="n">FN_TIOC4A_A</span><span class="p">,</span> <span class="n">FN_HIFCS</span><span class="p">,</span>
	<span class="n">FN_DU0_DB1</span><span class="p">,</span> <span class="n">FN_TX4_C</span><span class="p">,</span> <span class="n">FN_RMII0_TXD0_B</span><span class="p">,</span> <span class="n">FN_TIOC4B_A</span><span class="p">,</span> <span class="n">FN_HIFRS</span><span class="p">,</span>
	<span class="n">FN_DU0_DB2</span><span class="p">,</span> <span class="n">FN_RX5_B</span><span class="p">,</span> <span class="n">FN_RMII0_TXD1_B</span><span class="p">,</span> <span class="n">FN_TIOC4C_A</span><span class="p">,</span> <span class="n">FN_HIFWR</span><span class="p">,</span>
	<span class="n">FN_DU0_DB3</span><span class="p">,</span> <span class="n">FN_TX5_B</span><span class="p">,</span> <span class="n">FN_TIOC4D_A</span><span class="p">,</span> <span class="n">FN_HIFRD</span><span class="p">,</span>
	<span class="n">FN_DU0_DB4</span><span class="p">,</span> <span class="n">FN_HIFINT</span><span class="p">,</span>

	<span class="cm">/* IPSR8 */</span>
	<span class="n">FN_DU0_DB5</span><span class="p">,</span> <span class="n">FN_HIFDREQ</span><span class="p">,</span>
	<span class="n">FN_DU0_DB6</span><span class="p">,</span> <span class="n">FN_HIFRDY</span><span class="p">,</span>
	<span class="n">FN_DU0_DB7</span><span class="p">,</span> <span class="n">FN_SSI_SCK0_B</span><span class="p">,</span> <span class="n">FN_HIFEBL_B</span><span class="p">,</span>
	<span class="n">FN_DU0_DOTCLKIN</span><span class="p">,</span> <span class="n">FN_HSPI_CS0_C</span><span class="p">,</span> <span class="n">FN_SSI_WS0_B</span><span class="p">,</span>
	<span class="n">FN_DU0_DOTCLKOUT</span><span class="p">,</span> <span class="n">FN_HSPI_CLK0_C</span><span class="p">,</span> <span class="n">FN_SSI_SDATA0_B</span><span class="p">,</span>
	<span class="n">FN_DU0_EXHSYNC_DU0_HSYNC</span><span class="p">,</span> <span class="n">FN_HSPI_TX0_C</span><span class="p">,</span> <span class="n">FN_SSI_SCK1_B</span><span class="p">,</span>
	<span class="n">FN_DU0_EXVSYNC_DU0_VSYNC</span><span class="p">,</span> <span class="n">FN_HSPI_RX0_C</span><span class="p">,</span> <span class="n">FN_SSI_WS1_B</span><span class="p">,</span>
	<span class="n">FN_DU0_EXODDF_DU0_ODDF</span><span class="p">,</span> <span class="n">FN_CAN0_RX_B</span><span class="p">,</span> <span class="n">FN_HSCK0_B</span><span class="p">,</span> <span class="n">FN_SSI_SDATA1_B</span><span class="p">,</span>
	<span class="n">FN_DU0_DISP</span><span class="p">,</span> <span class="n">FN_CAN0_TX_B</span><span class="p">,</span> <span class="n">FN_HRX0_B</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKA_B</span><span class="p">,</span>
	<span class="n">FN_DU0_CDE</span><span class="p">,</span> <span class="n">FN_HTX0_B</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKB_B</span><span class="p">,</span> <span class="n">FN_LCD_VCPWC_B</span><span class="p">,</span>
	<span class="n">FN_IRQ0_A</span><span class="p">,</span> <span class="n">FN_HSPI_TX_B</span><span class="p">,</span> <span class="n">FN_RX3_E</span><span class="p">,</span> <span class="n">FN_ET0_ERXD0</span><span class="p">,</span>
	<span class="n">FN_IRQ1_A</span><span class="p">,</span> <span class="n">FN_HSPI_RX_B</span><span class="p">,</span> <span class="n">FN_TX3_E</span><span class="p">,</span> <span class="n">FN_ET0_ERXD1</span><span class="p">,</span>
	<span class="n">FN_IRQ2_A</span><span class="p">,</span> <span class="n">FN_CTS0_A</span><span class="p">,</span> <span class="n">FN_HCTS0_B</span><span class="p">,</span> <span class="n">FN_ET0_ERXD2_A</span><span class="p">,</span>
	<span class="n">FN_IRQ3_A</span><span class="p">,</span> <span class="n">FN_RTS0_A</span><span class="p">,</span> <span class="n">FN_HRTS0_B</span><span class="p">,</span> <span class="n">FN_ET0_ERXD3_A</span><span class="p">,</span>

	<span class="cm">/* IPSR9 */</span>
	<span class="n">FN_VI1_CLK_A</span><span class="p">,</span> <span class="n">FN_FD0_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA0_B</span><span class="p">,</span>
	<span class="n">FN_VI1_0_A</span><span class="p">,</span> <span class="n">FN_FD1_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA1_B</span><span class="p">,</span>
	<span class="n">FN_VI1_1_A</span><span class="p">,</span> <span class="n">FN_FD2_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA2_B</span><span class="p">,</span>
	<span class="n">FN_VI1_2_A</span><span class="p">,</span> <span class="n">FN_FD3_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA3_B</span><span class="p">,</span>
	<span class="n">FN_VI1_3_A</span><span class="p">,</span> <span class="n">FN_FD4_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA4_B</span><span class="p">,</span>
	<span class="n">FN_VI1_4_A</span><span class="p">,</span> <span class="n">FN_FD5_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA5_B</span><span class="p">,</span>
	<span class="n">FN_VI1_5_A</span><span class="p">,</span> <span class="n">FN_FD6_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA6_B</span><span class="p">,</span>
	<span class="n">FN_VI1_6_A</span><span class="p">,</span> <span class="n">FN_FD7_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA7_B</span><span class="p">,</span>
	<span class="n">FN_VI1_7_A</span><span class="p">,</span> <span class="n">FN_FCE_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA8_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SCK0_A</span><span class="p">,</span> <span class="n">FN_TIOC1A_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA9_B</span><span class="p">,</span>
	<span class="n">FN_SSI_WS0_A</span><span class="p">,</span> <span class="n">FN_TIOC1B_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA10_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SDATA0_A</span><span class="p">,</span> <span class="n">FN_VI1_0_B</span><span class="p">,</span> <span class="n">FN_TIOC2A_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA11_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SCK1_A</span><span class="p">,</span> <span class="n">FN_VI1_1_B</span><span class="p">,</span> <span class="n">FN_TIOC2B_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA12_B</span><span class="p">,</span>
	<span class="n">FN_SSI_WS1_A</span><span class="p">,</span> <span class="n">FN_VI1_2_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA13_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SDATA1_A</span><span class="p">,</span> <span class="n">FN_VI1_3_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA14_B</span><span class="p">,</span>

	<span class="cm">/* IPSR10 */</span>
	<span class="n">FN_SSI_SCK23</span><span class="p">,</span> <span class="n">FN_VI1_4_B</span><span class="p">,</span> <span class="n">FN_RX1_D</span><span class="p">,</span> <span class="n">FN_FCLE_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA15_B</span><span class="p">,</span>
	<span class="n">FN_SSI_WS23</span><span class="p">,</span> <span class="n">FN_VI1_5_B</span><span class="p">,</span> <span class="n">FN_TX1_D</span><span class="p">,</span> <span class="n">FN_HSCK0_C</span><span class="p">,</span> <span class="n">FN_FALE_B</span><span class="p">,</span> <span class="n">FN_LCD_DON_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SDATA2</span><span class="p">,</span> <span class="n">FN_VI1_6_B</span><span class="p">,</span> <span class="n">FN_HRX0_C</span><span class="p">,</span> <span class="n">FN_FRE_B</span><span class="p">,</span> <span class="n">FN_LCD_CL1_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SDATA3</span><span class="p">,</span> <span class="n">FN_VI1_7_B</span><span class="p">,</span> <span class="n">FN_HTX0_C</span><span class="p">,</span> <span class="n">FN_FWE_B</span><span class="p">,</span> <span class="n">FN_LCD_CL2_B</span><span class="p">,</span>
	<span class="n">FN_AUDIO_CLKA_A</span><span class="p">,</span> <span class="n">FN_VI1_CLK_B</span><span class="p">,</span> <span class="n">FN_SCK1_D</span><span class="p">,</span> <span class="n">FN_IECLK_B</span><span class="p">,</span> <span class="n">FN_LCD_FLM_B</span><span class="p">,</span>
	<span class="n">FN_AUDIO_CLKB_A</span><span class="p">,</span> <span class="n">FN_LCD_CLK_B</span><span class="p">,</span>
	<span class="n">FN_AUDIO_CLKC</span><span class="p">,</span> <span class="n">FN_SCK1_E</span><span class="p">,</span> <span class="n">FN_HCTS0_C</span><span class="p">,</span> <span class="n">FN_FRB_B</span><span class="p">,</span> <span class="n">FN_LCD_VEPWC_B</span><span class="p">,</span>
	<span class="n">FN_AUDIO_CLKOUT</span><span class="p">,</span> <span class="n">FN_TX1_E</span><span class="p">,</span> <span class="n">FN_HRTS0_C</span><span class="p">,</span> <span class="n">FN_FSE_B</span><span class="p">,</span> <span class="n">FN_LCD_M_DISP_B</span><span class="p">,</span>
	<span class="n">FN_CAN_CLK_A</span><span class="p">,</span> <span class="n">FN_RX4_D</span><span class="p">,</span>
	<span class="n">FN_CAN0_TX_A</span><span class="p">,</span> <span class="n">FN_TX4_D</span><span class="p">,</span> <span class="n">FN_MLB_CLK</span><span class="p">,</span>
	<span class="n">FN_CAN1_RX_A</span><span class="p">,</span> <span class="n">FN_IRQ1_B</span><span class="p">,</span>
	<span class="n">FN_CAN0_RX_A</span><span class="p">,</span> <span class="n">FN_IRQ0_B</span><span class="p">,</span> <span class="n">FN_MLB_SIG</span><span class="p">,</span>
	<span class="n">FN_CAN1_TX_A</span><span class="p">,</span> <span class="n">FN_TX5_C</span><span class="p">,</span> <span class="n">FN_MLB_DAT</span><span class="p">,</span>

	<span class="cm">/* IPSR11 */</span>
	<span class="n">FN_SCL1</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_C</span><span class="p">,</span>
	<span class="n">FN_SDA1</span><span class="p">,</span> <span class="n">FN_RX1_E</span><span class="p">,</span>
	<span class="n">FN_SDA0</span><span class="p">,</span> <span class="n">FN_HIFEBL_A</span><span class="p">,</span>
	<span class="n">FN_SDSELF</span><span class="p">,</span> <span class="n">FN_RTS1_E</span><span class="p">,</span>
	<span class="n">FN_SCIF_CLK_A</span><span class="p">,</span> <span class="n">FN_HSPI_CLK_A</span><span class="p">,</span> <span class="n">FN_VI0_CLK</span><span class="p">,</span> <span class="n">FN_RMII0_TXD0_A</span><span class="p">,</span> <span class="n">FN_ET0_ERXD4</span><span class="p">,</span>
	<span class="n">FN_SCK0_A</span><span class="p">,</span> <span class="n">FN_HSPI_CS_A</span><span class="p">,</span> <span class="n">FN_VI0_CLKENB</span><span class="p">,</span> <span class="n">FN_RMII0_TXD1_A</span><span class="p">,</span> <span class="n">FN_ET0_ERXD5</span><span class="p">,</span>
	<span class="n">FN_RX0_A</span><span class="p">,</span> <span class="n">FN_HSPI_RX_A</span><span class="p">,</span> <span class="n">FN_RMII0_RXD0_A</span><span class="p">,</span> <span class="n">FN_ET0_ERXD6</span><span class="p">,</span>
	<span class="n">FN_TX0_A</span><span class="p">,</span> <span class="n">FN_HSPI_TX_A</span><span class="p">,</span>
	<span class="n">FN_PENC1</span><span class="p">,</span> <span class="n">FN_TX3_D</span><span class="p">,</span> <span class="n">FN_CAN1_TX_B</span><span class="p">,</span> <span class="n">FN_TX5_D</span><span class="p">,</span> <span class="n">FN_IETX_B</span><span class="p">,</span>
	<span class="n">FN_USB_OVC1</span><span class="p">,</span> <span class="n">FN_RX3_D</span><span class="p">,</span> <span class="n">FN_CAN1_RX_B</span><span class="p">,</span> <span class="n">FN_RX5_D</span><span class="p">,</span> <span class="n">FN_IERX_B</span><span class="p">,</span>
	<span class="n">FN_DREQ0</span><span class="p">,</span> <span class="n">FN_SD1_CLK_A</span><span class="p">,</span> <span class="n">FN_ET0_TX_EN</span><span class="p">,</span>
	<span class="n">FN_DACK0</span><span class="p">,</span> <span class="n">FN_SD1_DAT3_A</span><span class="p">,</span> <span class="n">FN_ET0_TX_ER</span><span class="p">,</span>
	<span class="n">FN_DREQ1</span><span class="p">,</span> <span class="n">FN_HSPI_CLK_B</span><span class="p">,</span> <span class="n">FN_RX4_B</span><span class="p">,</span> <span class="n">FN_ET0_PHY_INT_C</span><span class="p">,</span> <span class="n">FN_ET0_TX_CLK_A</span><span class="p">,</span>
	<span class="n">FN_DACK1</span><span class="p">,</span> <span class="n">FN_HSPI_CS_B</span><span class="p">,</span> <span class="n">FN_TX4_B</span><span class="p">,</span> <span class="n">FN_ET0_RX_CLK_A</span><span class="p">,</span>
	<span class="n">FN_PRESETOUT</span><span class="p">,</span> <span class="n">FN_ST_CLKOUT</span><span class="p">,</span>

	<span class="cm">/* MOD_SEL1 */</span>
	<span class="n">FN_SEL_IEBUS_0</span><span class="p">,</span> <span class="n">FN_SEL_IEBUS_1</span><span class="p">,</span>
	<span class="n">FN_SEL_RQSPI_0</span><span class="p">,</span> <span class="n">FN_SEL_RQSPI_1</span><span class="p">,</span>
	<span class="n">FN_SEL_VIN1_0</span><span class="p">,</span> <span class="n">FN_SEL_VIN1_1</span><span class="p">,</span>
	<span class="n">FN_SEL_HIF_0</span><span class="p">,</span> <span class="n">FN_SEL_HIF_1</span><span class="p">,</span>
	<span class="n">FN_SEL_RSPI_0</span><span class="p">,</span> <span class="n">FN_SEL_RSPI_1</span><span class="p">,</span>
	<span class="n">FN_SEL_LCDC_0</span><span class="p">,</span> <span class="n">FN_SEL_LCDC_1</span><span class="p">,</span>
	<span class="n">FN_SEL_ET0_CTL_0</span><span class="p">,</span> <span class="n">FN_SEL_ET0_CTL_1</span><span class="p">,</span> <span class="n">FN_SEL_ET0_CTL_2</span><span class="p">,</span>
	<span class="n">FN_SEL_ET0_0</span><span class="p">,</span> <span class="n">FN_SEL_ET0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_RMII_0</span><span class="p">,</span> <span class="n">FN_SEL_RMII_1</span><span class="p">,</span>
	<span class="n">FN_SEL_TMU_0</span><span class="p">,</span> <span class="n">FN_SEL_TMU_1</span><span class="p">,</span>
	<span class="n">FN_SEL_HSPI_0</span><span class="p">,</span> <span class="n">FN_SEL_HSPI_1</span><span class="p">,</span> <span class="n">FN_SEL_HSPI_2</span><span class="p">,</span>
	<span class="n">FN_SEL_HSCIF_0</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF_1</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF_2</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF_3</span><span class="p">,</span>
	<span class="n">FN_SEL_RCAN_CLK_0</span><span class="p">,</span> <span class="n">FN_SEL_RCAN_CLK_1</span><span class="p">,</span>
	<span class="n">FN_SEL_RCAN1_0</span><span class="p">,</span> <span class="n">FN_SEL_RCAN1_1</span><span class="p">,</span> <span class="n">FN_SEL_RCAN1_2</span><span class="p">,</span>
	<span class="n">FN_SEL_RCAN0_0</span><span class="p">,</span> <span class="n">FN_SEL_RCAN0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SDHI2_0</span><span class="p">,</span> <span class="n">FN_SEL_SDHI2_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SDHI1_0</span><span class="p">,</span> <span class="n">FN_SEL_SDHI1_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SDHI0_0</span><span class="p">,</span> <span class="n">FN_SEL_SDHI0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SSI1_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI1_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SSI0_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_AUDIO_CLKB_0</span><span class="p">,</span> <span class="n">FN_SEL_AUDIO_CLKB_1</span><span class="p">,</span>
	<span class="n">FN_SEL_AUDIO_CLKA_0</span><span class="p">,</span> <span class="n">FN_SEL_AUDIO_CLKA_1</span><span class="p">,</span>
	<span class="n">FN_SEL_FLCTL_0</span><span class="p">,</span> <span class="n">FN_SEL_FLCTL_1</span><span class="p">,</span>
	<span class="n">FN_SEL_MMC_0</span><span class="p">,</span> <span class="n">FN_SEL_MMC_1</span><span class="p">,</span>
	<span class="n">FN_SEL_INTC_0</span><span class="p">,</span> <span class="n">FN_SEL_INTC_1</span><span class="p">,</span>

	<span class="cm">/* MOD_SEL2 */</span>
	<span class="n">FN_SEL_MTU2_CLK_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CLK_1</span><span class="p">,</span>
	<span class="n">FN_SEL_MTU2_CH4_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH4_1</span><span class="p">,</span>
	<span class="n">FN_SEL_MTU2_CH3_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH3_1</span><span class="p">,</span>
	<span class="n">FN_SEL_MTU2_CH2_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH2_1</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH2_2</span><span class="p">,</span>
	<span class="n">FN_SEL_MTU2_CH1_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH1_1</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH1_2</span><span class="p">,</span>
	<span class="n">FN_SEL_MTU2_CH0_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF5_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF5_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF4_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF4_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF3_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_2</span><span class="p">,</span>
		<span class="n">FN_SEL_SCIF3_3</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_4</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF2_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_2</span><span class="p">,</span>
		<span class="n">FN_SEL_SCIF2_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF1_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_2</span><span class="p">,</span>
		<span class="n">FN_SEL_SCIF1_3</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_4</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF0_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_2</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF_CLK_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_CLK_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_CLK_2</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>

	<span class="n">CLKOUT_MARK</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">,</span> <span class="n">CS0_MARK</span><span class="p">,</span> <span class="n">EX_CS0_MARK</span><span class="p">,</span> <span class="n">RD_MARK</span><span class="p">,</span>
	<span class="n">WE0_MARK</span><span class="p">,</span> <span class="n">WE1_MARK</span><span class="p">,</span>

	<span class="n">SCL0_MARK</span><span class="p">,</span> <span class="n">PENC0_MARK</span><span class="p">,</span> <span class="n">USB_OVC0_MARK</span><span class="p">,</span>

	<span class="n">IRQ2_B_MARK</span><span class="p">,</span> <span class="n">IRQ3_B_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR0 */</span>
	<span class="n">A15_MARK</span><span class="p">,</span> <span class="n">ST0_VCO_CLKIN_MARK</span><span class="p">,</span> <span class="n">LCD_DATA15_A_MARK</span><span class="p">,</span> <span class="n">TIOC3D_C_MARK</span><span class="p">,</span>
	<span class="n">A14_MARK</span><span class="p">,</span> <span class="n">LCD_DATA14_A_MARK</span><span class="p">,</span> <span class="n">TIOC3C_C_MARK</span><span class="p">,</span>
	<span class="n">A13_MARK</span><span class="p">,</span> <span class="n">LCD_DATA13_A_MARK</span><span class="p">,</span> <span class="n">TIOC3B_C_MARK</span><span class="p">,</span>
	<span class="n">A12_MARK</span><span class="p">,</span> <span class="n">LCD_DATA12_A_MARK</span><span class="p">,</span> <span class="n">TIOC3A_C_MARK</span><span class="p">,</span>
	<span class="n">A11_MARK</span><span class="p">,</span> <span class="n">ST0_D7_MARK</span><span class="p">,</span> <span class="n">LCD_DATA11_A_MARK</span><span class="p">,</span> <span class="n">TIOC2B_C_MARK</span><span class="p">,</span>
	<span class="n">A10_MARK</span><span class="p">,</span> <span class="n">ST0_D6_MARK</span><span class="p">,</span> <span class="n">LCD_DATA10_A_MARK</span><span class="p">,</span> <span class="n">TIOC2A_C_MARK</span><span class="p">,</span>
	<span class="n">A9_MARK</span><span class="p">,</span> <span class="n">ST0_D5_MARK</span><span class="p">,</span> <span class="n">LCD_DATA9_A_MARK</span><span class="p">,</span> <span class="n">TIOC1B_C_MARK</span><span class="p">,</span>
	<span class="n">A8_MARK</span><span class="p">,</span> <span class="n">ST0_D4_MARK</span><span class="p">,</span> <span class="n">LCD_DATA8_A_MARK</span><span class="p">,</span> <span class="n">TIOC1A_C_MARK</span><span class="p">,</span>
	<span class="n">A7_MARK</span><span class="p">,</span> <span class="n">ST0_D3_MARK</span><span class="p">,</span> <span class="n">LCD_DATA7_A_MARK</span><span class="p">,</span> <span class="n">TIOC0D_C_MARK</span><span class="p">,</span>
	<span class="n">A6_MARK</span><span class="p">,</span> <span class="n">ST0_D2_MARK</span><span class="p">,</span> <span class="n">LCD_DATA6_A_MARK</span><span class="p">,</span> <span class="n">TIOC0C_C_MARK</span><span class="p">,</span>
	<span class="n">A5_MARK</span><span class="p">,</span> <span class="n">ST0_D1_MARK</span><span class="p">,</span> <span class="n">LCD_DATA5_A_MARK</span><span class="p">,</span> <span class="n">TIOC0B_C_MARK</span><span class="p">,</span>
	<span class="n">A4_MARK</span><span class="p">,</span> <span class="n">ST0_D0_MARK</span><span class="p">,</span> <span class="n">LCD_DATA4_A_MARK</span><span class="p">,</span> <span class="n">TIOC0A_C_MARK</span><span class="p">,</span>
	<span class="n">A3_MARK</span><span class="p">,</span> <span class="n">ST0_VLD_MARK</span><span class="p">,</span> <span class="n">LCD_DATA3_A_MARK</span><span class="p">,</span> <span class="n">TCLKD_C_MARK</span><span class="p">,</span>
	<span class="n">A2_MARK</span><span class="p">,</span> <span class="n">ST0_SYC_MARK</span><span class="p">,</span> <span class="n">LCD_DATA2_A_MARK</span><span class="p">,</span> <span class="n">TCLKC_C_MARK</span><span class="p">,</span>
	<span class="n">A1_MARK</span><span class="p">,</span> <span class="n">ST0_REQ_MARK</span><span class="p">,</span> <span class="n">LCD_DATA1_A_MARK</span><span class="p">,</span> <span class="n">TCLKB_C_MARK</span><span class="p">,</span>
	<span class="n">A0_MARK</span><span class="p">,</span> <span class="n">ST0_CLKIN_MARK</span><span class="p">,</span> <span class="n">LCD_DATA0_A_MARK</span><span class="p">,</span> <span class="n">TCLKA_C_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR1 */</span>
	<span class="n">D3_MARK</span><span class="p">,</span> <span class="n">SD0_DAT3_A_MARK</span><span class="p">,</span> <span class="n">MMC_D3_A_MARK</span><span class="p">,</span> <span class="n">ST1_D6_MARK</span><span class="p">,</span> <span class="n">FD3_A_MARK</span><span class="p">,</span>
	<span class="n">D2_MARK</span><span class="p">,</span> <span class="n">SD0_DAT2_A_MARK</span><span class="p">,</span> <span class="n">MMC_D2_A_MARK</span><span class="p">,</span> <span class="n">ST1_D5_MARK</span><span class="p">,</span> <span class="n">FD2_A_MARK</span><span class="p">,</span>
	<span class="n">D1_MARK</span><span class="p">,</span> <span class="n">SD0_DAT1_A_MARK</span><span class="p">,</span> <span class="n">MMC_D1_A_MARK</span><span class="p">,</span> <span class="n">ST1_D4_MARK</span><span class="p">,</span> <span class="n">FD1_A_MARK</span><span class="p">,</span>
	<span class="n">D0_MARK</span><span class="p">,</span> <span class="n">SD0_DAT0_A_MARK</span><span class="p">,</span> <span class="n">MMC_D0_A_MARK</span><span class="p">,</span> <span class="n">ST1_D3_MARK</span><span class="p">,</span> <span class="n">FD0_A_MARK</span><span class="p">,</span>
	<span class="n">A25_MARK</span><span class="p">,</span> <span class="n">TX2_D_MARK</span><span class="p">,</span> <span class="n">ST1_D2_MARK</span><span class="p">,</span>
	<span class="n">A24_MARK</span><span class="p">,</span> <span class="n">RX2_D_MARK</span><span class="p">,</span> <span class="n">ST1_D1_MARK</span><span class="p">,</span>
	<span class="n">A23_MARK</span><span class="p">,</span> <span class="n">ST1_D0_MARK</span><span class="p">,</span> <span class="n">LCD_M_DISP_A_MARK</span><span class="p">,</span>
	<span class="n">A22_MARK</span><span class="p">,</span> <span class="n">ST1_VLD_MARK</span><span class="p">,</span> <span class="n">LCD_VEPWC_A_MARK</span><span class="p">,</span>
	<span class="n">A21_MARK</span><span class="p">,</span> <span class="n">ST1_SYC_MARK</span><span class="p">,</span> <span class="n">LCD_VCPWC_A_MARK</span><span class="p">,</span>
	<span class="n">A20_MARK</span><span class="p">,</span> <span class="n">ST1_REQ_MARK</span><span class="p">,</span> <span class="n">LCD_FLM_A_MARK</span><span class="p">,</span>
	<span class="n">A19_MARK</span><span class="p">,</span> <span class="n">ST1_CLKIN_MARK</span><span class="p">,</span> <span class="n">LCD_CLK_A_MARK</span><span class="p">,</span>	<span class="n">TIOC4D_C_MARK</span><span class="p">,</span>
	<span class="n">A18_MARK</span><span class="p">,</span> <span class="n">ST1_PWM_MARK</span><span class="p">,</span> <span class="n">LCD_CL2_A_MARK</span><span class="p">,</span> <span class="n">TIOC4C_C_MARK</span><span class="p">,</span>
	<span class="n">A17_MARK</span><span class="p">,</span> <span class="n">ST1_VCO_CLKIN_MARK</span><span class="p">,</span> <span class="n">LCD_CL1_A_MARK</span><span class="p">,</span> <span class="n">TIOC4B_C_MARK</span><span class="p">,</span>
	<span class="n">A16_MARK</span><span class="p">,</span> <span class="n">ST0_PWM_MARK</span><span class="p">,</span> <span class="n">LCD_DON_A_MARK</span><span class="p">,</span> <span class="n">TIOC4A_C_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR2 */</span>
	<span class="n">D14_MARK</span><span class="p">,</span> <span class="n">TX2_B_MARK</span><span class="p">,</span> <span class="n">FSE_A_MARK</span><span class="p">,</span> <span class="n">ET0_TX_CLK_B_MARK</span><span class="p">,</span>
	<span class="n">D13_MARK</span><span class="p">,</span> <span class="n">RX2_B_MARK</span><span class="p">,</span> <span class="n">FRB_A_MARK</span><span class="p">,</span> <span class="n">ET0_ETXD6_B_MARK</span><span class="p">,</span>
	<span class="n">D12_MARK</span><span class="p">,</span> <span class="n">FWE_A_MARK</span><span class="p">,</span> <span class="n">ET0_ETXD5_B_MARK</span><span class="p">,</span>
	<span class="n">D11_MARK</span><span class="p">,</span> <span class="n">RSPI_MISO_A_MARK</span><span class="p">,</span> <span class="n">QMI_QIO1_A_MARK</span><span class="p">,</span> <span class="n">FRE_A_MARK</span><span class="p">,</span>
		<span class="n">ET0_ETXD3_B_MARK</span><span class="p">,</span>
	<span class="n">D10_MARK</span><span class="p">,</span> <span class="n">RSPI_MOSI_A_MARK</span><span class="p">,</span> <span class="n">QMO_QIO0_A_MARK</span><span class="p">,</span> <span class="n">FALE_A_MARK</span><span class="p">,</span>
		<span class="n">ET0_ETXD2_B_MARK</span><span class="p">,</span>
	<span class="n">D9_MARK</span><span class="p">,</span> <span class="n">SD0_CMD_A_MARK</span><span class="p">,</span> <span class="n">MMC_CMD_A_MARK</span><span class="p">,</span> <span class="n">QIO3_A_MARK</span><span class="p">,</span>
		<span class="n">FCLE_A_MARK</span><span class="p">,</span> <span class="n">ET0_ETXD1_B_MARK</span><span class="p">,</span>
	<span class="n">D8_MARK</span><span class="p">,</span> <span class="n">SD0_CLK_A_MARK</span><span class="p">,</span> <span class="n">MMC_CLK_A_MARK</span><span class="p">,</span> <span class="n">QIO2_A_MARK</span><span class="p">,</span>
		<span class="n">FCE_A_MARK</span><span class="p">,</span> <span class="n">ET0_GTX_CLK_B_MARK</span><span class="p">,</span>
	<span class="n">D7_MARK</span><span class="p">,</span> <span class="n">RSPI_SSL_A_MARK</span><span class="p">,</span> <span class="n">MMC_D7_A_MARK</span><span class="p">,</span> <span class="n">QSSL_A_MARK</span><span class="p">,</span>
		<span class="n">FD7_A_MARK</span><span class="p">,</span>
	<span class="n">D6_MARK</span><span class="p">,</span> <span class="n">RSPI_RSPCK_A_MARK</span><span class="p">,</span> <span class="n">MMC_D6_A_MARK</span><span class="p">,</span> <span class="n">QSPCLK_A_MARK</span><span class="p">,</span>
		<span class="n">FD6_A_MARK</span><span class="p">,</span>
	<span class="n">D5_MARK</span><span class="p">,</span> <span class="n">SD0_WP_A_MARK</span><span class="p">,</span> <span class="n">MMC_D5_A_MARK</span><span class="p">,</span> <span class="n">FD5_A_MARK</span><span class="p">,</span>
	<span class="n">D4_MARK</span><span class="p">,</span> <span class="n">SD0_CD_A_MARK</span><span class="p">,</span> <span class="n">MMC_D4_A_MARK</span><span class="p">,</span> <span class="n">ST1_D7_MARK</span><span class="p">,</span>
		<span class="n">FD4_A_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR3 */</span>
	<span class="n">DRACK0_MARK</span><span class="p">,</span> <span class="n">SD1_DAT2_A_MARK</span><span class="p">,</span> <span class="n">ATAG_MARK</span><span class="p">,</span> <span class="n">TCLK1_A_MARK</span><span class="p">,</span> <span class="n">ET0_ETXD7_MARK</span><span class="p">,</span>
	<span class="n">EX_WAIT2_MARK</span><span class="p">,</span> <span class="n">SD1_DAT1_A_MARK</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">CAN1_RX_C_MARK</span><span class="p">,</span>
		<span class="n">ET0_MAGIC_C_MARK</span><span class="p">,</span> <span class="n">ET0_ETXD6_A_MARK</span><span class="p">,</span>
	<span class="n">EX_WAIT1_MARK</span><span class="p">,</span> <span class="n">SD1_DAT0_A_MARK</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">CAN1_TX_C_MARK</span><span class="p">,</span>
		<span class="n">ET0_LINK_C_MARK</span><span class="p">,</span> <span class="n">ET0_ETXD5_A_MARK</span><span class="p">,</span>
	<span class="n">EX_WAIT0_MARK</span><span class="p">,</span> <span class="n">TCLK1_B_MARK</span><span class="p">,</span>
	<span class="n">RD_WR_MARK</span><span class="p">,</span> <span class="n">TCLK0_MARK</span><span class="p">,</span> <span class="n">CAN_CLK_B_MARK</span><span class="p">,</span> <span class="n">ET0_ETXD4_MARK</span><span class="p">,</span>
	<span class="n">EX_CS5_MARK</span><span class="p">,</span> <span class="n">SD1_CMD_A_MARK</span><span class="p">,</span> <span class="n">ATADIR_MARK</span><span class="p">,</span> <span class="n">QSSL_B_MARK</span><span class="p">,</span>
		<span class="n">ET0_ETXD3_A_MARK</span><span class="p">,</span>
	<span class="n">EX_CS4_MARK</span><span class="p">,</span> <span class="n">SD1_WP_A_MARK</span><span class="p">,</span> <span class="n">ATAWR_MARK</span><span class="p">,</span> <span class="n">QMI_QIO1_B_MARK</span><span class="p">,</span>
		<span class="n">ET0_ETXD2_A_MARK</span><span class="p">,</span>
	<span class="n">EX_CS3_MARK</span><span class="p">,</span> <span class="n">SD1_CD_A_MARK</span><span class="p">,</span> <span class="n">ATARD_MARK</span><span class="p">,</span> <span class="n">QMO_QIO0_B_MARK</span><span class="p">,</span>
		<span class="n">ET0_ETXD1_A_MARK</span><span class="p">,</span>
	<span class="n">EX_CS2_MARK</span><span class="p">,</span> <span class="n">TX3_B_MARK</span><span class="p">,</span> <span class="n">ATACS1_MARK</span><span class="p">,</span> <span class="n">QSPCLK_B_MARK</span><span class="p">,</span>
		<span class="n">ET0_GTX_CLK_A_MARK</span><span class="p">,</span>
	<span class="n">EX_CS1_MARK</span><span class="p">,</span> <span class="n">RX3_B_MARK</span><span class="p">,</span> <span class="n">ATACS0_MARK</span><span class="p">,</span> <span class="n">QIO2_B_MARK</span><span class="p">,</span>
		<span class="n">ET0_ETXD0_MARK</span><span class="p">,</span>
	<span class="n">CS1_A26_MARK</span><span class="p">,</span> <span class="n">QIO3_B_MARK</span><span class="p">,</span>
	<span class="n">D15_MARK</span><span class="p">,</span> <span class="n">SCK2_B_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR4 */</span>
	<span class="n">SCK2_A_MARK</span><span class="p">,</span> <span class="n">VI0_G3_MARK</span><span class="p">,</span>
	<span class="n">RTS1_B_MARK</span><span class="p">,</span> <span class="n">VI0_G2_MARK</span><span class="p">,</span>
	<span class="n">CTS1_B_MARK</span><span class="p">,</span> <span class="n">VI0_DATA7_VI0_G1_MARK</span><span class="p">,</span>
	<span class="n">TX1_B_MARK</span><span class="p">,</span> <span class="n">VI0_DATA6_VI0_G0_MARK</span><span class="p">,</span> <span class="n">ET0_PHY_INT_A_MARK</span><span class="p">,</span>
	<span class="n">RX1_B_MARK</span><span class="p">,</span> <span class="n">VI0_DATA5_VI0_B5_MARK</span><span class="p">,</span> <span class="n">ET0_MAGIC_A_MARK</span><span class="p">,</span>
	<span class="n">SCK1_B_MARK</span><span class="p">,</span> <span class="n">VI0_DATA4_VI0_B4_MARK</span><span class="p">,</span> <span class="n">ET0_LINK_A_MARK</span><span class="p">,</span>
	<span class="n">RTS0_B_MARK</span><span class="p">,</span> <span class="n">VI0_DATA3_VI0_B3_MARK</span><span class="p">,</span> <span class="n">ET0_MDIO_A_MARK</span><span class="p">,</span>
	<span class="n">CTS0_B_MARK</span><span class="p">,</span> <span class="n">VI0_DATA2_VI0_B2_MARK</span><span class="p">,</span> <span class="n">RMII0_MDIO_A_MARK</span><span class="p">,</span>
		<span class="n">ET0_MDC_MARK</span><span class="p">,</span>
	<span class="n">HTX0_A_MARK</span><span class="p">,</span> <span class="n">TX1_A_MARK</span><span class="p">,</span> <span class="n">VI0_DATA1_VI0_B1_MARK</span><span class="p">,</span>
		<span class="n">RMII0_MDC_A_MARK</span><span class="p">,</span> <span class="n">ET0_COL_MARK</span><span class="p">,</span>
	<span class="n">HRX0_A_MARK</span><span class="p">,</span> <span class="n">RX1_A_MARK</span><span class="p">,</span> <span class="n">VI0_DATA0_VI0_B0_MARK</span><span class="p">,</span>
		<span class="n">RMII0_CRS_DV_A_MARK</span><span class="p">,</span> <span class="n">ET0_CRS_MARK</span><span class="p">,</span>
	<span class="n">HSCK0_A_MARK</span><span class="p">,</span> <span class="n">SCK1_A_MARK</span><span class="p">,</span> <span class="n">VI0_VSYNC_MARK</span><span class="p">,</span>
		<span class="n">RMII0_RX_ER_A_MARK</span><span class="p">,</span> <span class="n">ET0_RX_ER_MARK</span><span class="p">,</span>
	<span class="n">HRTS0_A_MARK</span><span class="p">,</span> <span class="n">RTS1_A_MARK</span><span class="p">,</span> <span class="n">VI0_HSYNC_MARK</span><span class="p">,</span>
		<span class="n">RMII0_TXD_EN_A_MARK</span><span class="p">,</span> <span class="n">ET0_RX_DV_MARK</span><span class="p">,</span>
	<span class="n">HCTS0_A_MARK</span><span class="p">,</span> <span class="n">CTS1_A_MARK</span><span class="p">,</span> <span class="n">VI0_FIELD_MARK</span><span class="p">,</span>
		<span class="n">RMII0_RXD1_A_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD7_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR5 */</span>
	<span class="n">SD2_CLK_A_MARK</span><span class="p">,</span> <span class="n">RX2_A_MARK</span><span class="p">,</span> <span class="n">VI0_G4_MARK</span><span class="p">,</span> <span class="n">ET0_RX_CLK_B_MARK</span><span class="p">,</span>
	<span class="n">SD2_CMD_A_MARK</span><span class="p">,</span> <span class="n">TX2_A_MARK</span><span class="p">,</span> <span class="n">VI0_G5_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD2_B_MARK</span><span class="p">,</span>
	<span class="n">SD2_DAT0_A_MARK</span><span class="p">,</span> <span class="n">RX3_A_MARK</span><span class="p">,</span> <span class="n">VI0_R0_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD3_B_MARK</span><span class="p">,</span>
	<span class="n">SD2_DAT1_A_MARK</span><span class="p">,</span> <span class="n">TX3_A_MARK</span><span class="p">,</span> <span class="n">VI0_R1_MARK</span><span class="p">,</span> <span class="n">ET0_MDIO_B_MARK</span><span class="p">,</span>
	<span class="n">SD2_DAT2_A_MARK</span><span class="p">,</span> <span class="n">RX4_A_MARK</span><span class="p">,</span> <span class="n">VI0_R2_MARK</span><span class="p">,</span> <span class="n">ET0_LINK_B_MARK</span><span class="p">,</span>
	<span class="n">SD2_DAT3_A_MARK</span><span class="p">,</span> <span class="n">TX4_A_MARK</span><span class="p">,</span> <span class="n">VI0_R3_MARK</span><span class="p">,</span> <span class="n">ET0_MAGIC_B_MARK</span><span class="p">,</span>
	<span class="n">SD2_CD_A_MARK</span><span class="p">,</span> <span class="n">RX5_A_MARK</span><span class="p">,</span> <span class="n">VI0_R4_MARK</span><span class="p">,</span> <span class="n">ET0_PHY_INT_B_MARK</span><span class="p">,</span>
	<span class="n">SD2_WP_A_MARK</span><span class="p">,</span> <span class="n">TX5_A_MARK</span><span class="p">,</span> <span class="n">VI0_R5_MARK</span><span class="p">,</span>
	<span class="n">REF125CK_MARK</span><span class="p">,</span> <span class="n">ADTRG_MARK</span><span class="p">,</span> <span class="n">RX5_C_MARK</span><span class="p">,</span>
	<span class="n">REF50CK_MARK</span><span class="p">,</span> <span class="n">CTS1_E_MARK</span><span class="p">,</span> <span class="n">HCTS0_D_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR6 */</span>
	<span class="n">DU0_DR0_MARK</span><span class="p">,</span> <span class="n">SCIF_CLK_B_MARK</span><span class="p">,</span> <span class="n">HRX0_D_MARK</span><span class="p">,</span> <span class="n">IETX_A_MARK</span><span class="p">,</span>
		<span class="n">TCLKA_A_MARK</span><span class="p">,</span> <span class="n">HIFD00_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR1_MARK</span><span class="p">,</span> <span class="n">SCK0_B_MARK</span><span class="p">,</span> <span class="n">HTX0_D_MARK</span><span class="p">,</span> <span class="n">IERX_A_MARK</span><span class="p">,</span>
		<span class="n">TCLKB_A_MARK</span><span class="p">,</span> <span class="n">HIFD01_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR2_MARK</span><span class="p">,</span> <span class="n">RX0_B_MARK</span><span class="p">,</span> <span class="n">TCLKC_A_MARK</span><span class="p">,</span> <span class="n">HIFD02_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR3_MARK</span><span class="p">,</span> <span class="n">TX0_B_MARK</span><span class="p">,</span> <span class="n">TCLKD_A_MARK</span><span class="p">,</span> <span class="n">HIFD03_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR4_MARK</span><span class="p">,</span> <span class="n">CTS0_C_MARK</span><span class="p">,</span> <span class="n">TIOC0A_A_MARK</span><span class="p">,</span> <span class="n">HIFD04_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR5_MARK</span><span class="p">,</span> <span class="n">RTS0_C_MARK</span><span class="p">,</span> <span class="n">TIOC0B_A_MARK</span><span class="p">,</span> <span class="n">HIFD05_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR6_MARK</span><span class="p">,</span> <span class="n">SCK1_C_MARK</span><span class="p">,</span> <span class="n">TIOC0C_A_MARK</span><span class="p">,</span> <span class="n">HIFD06_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR7_MARK</span><span class="p">,</span> <span class="n">RX1_C_MARK</span><span class="p">,</span> <span class="n">TIOC0D_A_MARK</span><span class="p">,</span> <span class="n">HIFD07_MARK</span><span class="p">,</span>
	<span class="n">DU0_DG0_MARK</span><span class="p">,</span> <span class="n">TX1_C_MARK</span><span class="p">,</span> <span class="n">HSCK0_D_MARK</span><span class="p">,</span> <span class="n">IECLK_A_MARK</span><span class="p">,</span>
		<span class="n">TIOC1A_A_MARK</span><span class="p">,</span> <span class="n">HIFD08_MARK</span><span class="p">,</span>
	<span class="n">DU0_DG1_MARK</span><span class="p">,</span> <span class="n">CTS1_C_MARK</span><span class="p">,</span> <span class="n">HRTS0_D_MARK</span><span class="p">,</span> <span class="n">TIOC1B_A_MARK</span><span class="p">,</span>
		<span class="n">HIFD09_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR7 */</span>
	<span class="n">DU0_DG2_MARK</span><span class="p">,</span> <span class="n">RTS1_C_MARK</span><span class="p">,</span> <span class="n">RMII0_MDC_B_MARK</span><span class="p">,</span> <span class="n">TIOC2A_A_MARK</span><span class="p">,</span>
		<span class="n">HIFD10_MARK</span><span class="p">,</span>
	<span class="n">DU0_DG3_MARK</span><span class="p">,</span> <span class="n">SCK2_C_MARK</span><span class="p">,</span> <span class="n">RMII0_MDIO_B_MARK</span><span class="p">,</span> <span class="n">TIOC2B_A_MARK</span><span class="p">,</span>
		<span class="n">HIFD11_MARK</span><span class="p">,</span>
	<span class="n">DU0_DG4_MARK</span><span class="p">,</span> <span class="n">RX2_C_MARK</span><span class="p">,</span> <span class="n">RMII0_CRS_DV_B_MARK</span><span class="p">,</span> <span class="n">TIOC3A_A_MARK</span><span class="p">,</span>
		<span class="n">HIFD12_MARK</span><span class="p">,</span>
	<span class="n">DU0_DG5_MARK</span><span class="p">,</span> <span class="n">TX2_C_MARK</span><span class="p">,</span> <span class="n">RMII0_RX_ER_B_MARK</span><span class="p">,</span> <span class="n">TIOC3B_A_MARK</span><span class="p">,</span>
		<span class="n">HIFD13_MARK</span><span class="p">,</span>
	<span class="n">DU0_DG6_MARK</span><span class="p">,</span> <span class="n">RX3_C_MARK</span><span class="p">,</span> <span class="n">RMII0_RXD0_B_MARK</span><span class="p">,</span> <span class="n">TIOC3C_A_MARK</span><span class="p">,</span>
		<span class="n">HIFD14_MARK</span><span class="p">,</span>
	<span class="n">DU0_DG7_MARK</span><span class="p">,</span> <span class="n">TX3_C_MARK</span><span class="p">,</span> <span class="n">RMII0_RXD1_B_MARK</span><span class="p">,</span> <span class="n">TIOC3D_A_MARK</span><span class="p">,</span>
		<span class="n">HIFD15_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB0_MARK</span><span class="p">,</span> <span class="n">RX4_C_MARK</span><span class="p">,</span> <span class="n">RMII0_TXD_EN_B_MARK</span><span class="p">,</span> <span class="n">TIOC4A_A_MARK</span><span class="p">,</span>
		<span class="n">HIFCS_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB1_MARK</span><span class="p">,</span> <span class="n">TX4_C_MARK</span><span class="p">,</span> <span class="n">RMII0_TXD0_B_MARK</span><span class="p">,</span> <span class="n">TIOC4B_A_MARK</span><span class="p">,</span>
		<span class="n">HIFRS_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB2_MARK</span><span class="p">,</span> <span class="n">RX5_B_MARK</span><span class="p">,</span> <span class="n">RMII0_TXD1_B_MARK</span><span class="p">,</span> <span class="n">TIOC4C_A_MARK</span><span class="p">,</span>
		<span class="n">HIFWR_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB3_MARK</span><span class="p">,</span> <span class="n">TX5_B_MARK</span><span class="p">,</span> <span class="n">TIOC4D_A_MARK</span><span class="p">,</span> <span class="n">HIFRD_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB4_MARK</span><span class="p">,</span> <span class="n">HIFINT_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR8 */</span>
	<span class="n">DU0_DB5_MARK</span><span class="p">,</span> <span class="n">HIFDREQ_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB6_MARK</span><span class="p">,</span> <span class="n">HIFRDY_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB7_MARK</span><span class="p">,</span> <span class="n">SSI_SCK0_B_MARK</span><span class="p">,</span> <span class="n">HIFEBL_B_MARK</span><span class="p">,</span>
	<span class="n">DU0_DOTCLKIN_MARK</span><span class="p">,</span> <span class="n">HSPI_CS0_C_MARK</span><span class="p">,</span> <span class="n">SSI_WS0_B_MARK</span><span class="p">,</span>
	<span class="n">DU0_DOTCLKOUT_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK0_C_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA0_B_MARK</span><span class="p">,</span>
	<span class="n">DU0_EXHSYNC_DU0_HSYNC_MARK</span><span class="p">,</span> <span class="n">HSPI_TX0_C_MARK</span><span class="p">,</span> <span class="n">SSI_SCK1_B_MARK</span><span class="p">,</span>
	<span class="n">DU0_EXVSYNC_DU0_VSYNC_MARK</span><span class="p">,</span> <span class="n">HSPI_RX0_C_MARK</span><span class="p">,</span> <span class="n">SSI_WS1_B_MARK</span><span class="p">,</span>
	<span class="n">DU0_EXODDF_DU0_ODDF_MARK</span><span class="p">,</span> <span class="n">CAN0_RX_B_MARK</span><span class="p">,</span> <span class="n">HSCK0_B_MARK</span><span class="p">,</span>
		<span class="n">SSI_SDATA1_B_MARK</span><span class="p">,</span>
	<span class="n">DU0_DISP_MARK</span><span class="p">,</span> <span class="n">CAN0_TX_B_MARK</span><span class="p">,</span> <span class="n">HRX0_B_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKA_B_MARK</span><span class="p">,</span>
	<span class="n">DU0_CDE_MARK</span><span class="p">,</span> <span class="n">HTX0_B_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKB_B_MARK</span><span class="p">,</span> <span class="n">LCD_VCPWC_B_MARK</span><span class="p">,</span>
	<span class="n">IRQ0_A_MARK</span><span class="p">,</span> <span class="n">HSPI_TX_B_MARK</span><span class="p">,</span> <span class="n">RX3_E_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD0_MARK</span><span class="p">,</span>
	<span class="n">IRQ1_A_MARK</span><span class="p">,</span> <span class="n">HSPI_RX_B_MARK</span><span class="p">,</span> <span class="n">TX3_E_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD1_MARK</span><span class="p">,</span>
	<span class="n">IRQ2_A_MARK</span><span class="p">,</span> <span class="n">CTS0_A_MARK</span><span class="p">,</span> <span class="n">HCTS0_B_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD2_A_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_A_MARK</span><span class="p">,</span> <span class="n">RTS0_A_MARK</span><span class="p">,</span> <span class="n">HRTS0_B_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD3_A_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR9 */</span>
	<span class="n">VI1_CLK_A_MARK</span><span class="p">,</span> <span class="n">FD0_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA0_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_0_A_MARK</span><span class="p">,</span> <span class="n">FD1_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA1_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_1_A_MARK</span><span class="p">,</span> <span class="n">FD2_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA2_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_2_A_MARK</span><span class="p">,</span> <span class="n">FD3_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA3_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_3_A_MARK</span><span class="p">,</span> <span class="n">FD4_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA4_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_4_A_MARK</span><span class="p">,</span> <span class="n">FD5_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA5_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_5_A_MARK</span><span class="p">,</span> <span class="n">FD6_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA6_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_6_A_MARK</span><span class="p">,</span> <span class="n">FD7_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA7_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_7_A_MARK</span><span class="p">,</span> <span class="n">FCE_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA8_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SCK0_A_MARK</span><span class="p">,</span> <span class="n">TIOC1A_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA9_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS0_A_MARK</span><span class="p">,</span> <span class="n">TIOC1B_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA10_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA0_A_MARK</span><span class="p">,</span> <span class="n">VI1_0_B_MARK</span><span class="p">,</span> <span class="n">TIOC2A_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA11_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SCK1_A_MARK</span><span class="p">,</span> <span class="n">VI1_1_B_MARK</span><span class="p">,</span> <span class="n">TIOC2B_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA12_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS1_A_MARK</span><span class="p">,</span> <span class="n">VI1_2_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA13_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA1_A_MARK</span><span class="p">,</span> <span class="n">VI1_3_B_MARK</span><span class="p">,</span> <span class="n">LCD_DATA14_B_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR10 */</span>
	<span class="n">SSI_SCK23_MARK</span><span class="p">,</span> <span class="n">VI1_4_B_MARK</span><span class="p">,</span> <span class="n">RX1_D_MARK</span><span class="p">,</span> <span class="n">FCLE_B_MARK</span><span class="p">,</span>
		<span class="n">LCD_DATA15_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS23_MARK</span><span class="p">,</span> <span class="n">VI1_5_B_MARK</span><span class="p">,</span> <span class="n">TX1_D_MARK</span><span class="p">,</span> <span class="n">HSCK0_C_MARK</span><span class="p">,</span>
		<span class="n">FALE_B_MARK</span><span class="p">,</span> <span class="n">LCD_DON_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA2_MARK</span><span class="p">,</span> <span class="n">VI1_6_B_MARK</span><span class="p">,</span> <span class="n">HRX0_C_MARK</span><span class="p">,</span> <span class="n">FRE_B_MARK</span><span class="p">,</span>
		<span class="n">LCD_CL1_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA3_MARK</span><span class="p">,</span> <span class="n">VI1_7_B_MARK</span><span class="p">,</span> <span class="n">HTX0_C_MARK</span><span class="p">,</span> <span class="n">FWE_B_MARK</span><span class="p">,</span>
		<span class="n">LCD_CL2_B_MARK</span><span class="p">,</span>
	<span class="n">AUDIO_CLKA_A_MARK</span><span class="p">,</span> <span class="n">VI1_CLK_B_MARK</span><span class="p">,</span> <span class="n">SCK1_D_MARK</span><span class="p">,</span> <span class="n">IECLK_B_MARK</span><span class="p">,</span>
		<span class="n">LCD_FLM_B_MARK</span><span class="p">,</span>
	<span class="n">AUDIO_CLKB_A_MARK</span><span class="p">,</span> <span class="n">LCD_CLK_B_MARK</span><span class="p">,</span>
	<span class="n">AUDIO_CLKC_MARK</span><span class="p">,</span> <span class="n">SCK1_E_MARK</span><span class="p">,</span> <span class="n">HCTS0_C_MARK</span><span class="p">,</span> <span class="n">FRB_B_MARK</span><span class="p">,</span>
		<span class="n">LCD_VEPWC_B_MARK</span><span class="p">,</span>
	<span class="n">AUDIO_CLKOUT_MARK</span><span class="p">,</span> <span class="n">TX1_E_MARK</span><span class="p">,</span> <span class="n">HRTS0_C_MARK</span><span class="p">,</span> <span class="n">FSE_B_MARK</span><span class="p">,</span>
		<span class="n">LCD_M_DISP_B_MARK</span><span class="p">,</span>
	<span class="n">CAN_CLK_A_MARK</span><span class="p">,</span> <span class="n">RX4_D_MARK</span><span class="p">,</span>
	<span class="n">CAN0_TX_A_MARK</span><span class="p">,</span> <span class="n">TX4_D_MARK</span><span class="p">,</span> <span class="n">MLB_CLK_MARK</span><span class="p">,</span>
	<span class="n">CAN1_RX_A_MARK</span><span class="p">,</span> <span class="n">IRQ1_B_MARK</span><span class="p">,</span>
	<span class="n">CAN0_RX_A_MARK</span><span class="p">,</span> <span class="n">IRQ0_B_MARK</span><span class="p">,</span> <span class="n">MLB_SIG_MARK</span><span class="p">,</span>
	<span class="n">CAN1_TX_A_MARK</span><span class="p">,</span> <span class="n">TX5_C_MARK</span><span class="p">,</span> <span class="n">MLB_DAT_MARK</span><span class="p">,</span>

	<span class="cm">/* IPSR11 */</span>
	<span class="n">SCL1_MARK</span><span class="p">,</span> <span class="n">SCIF_CLK_C_MARK</span><span class="p">,</span>
	<span class="n">SDA1_MARK</span><span class="p">,</span> <span class="n">RX1_E_MARK</span><span class="p">,</span>
	<span class="n">SDA0_MARK</span><span class="p">,</span> <span class="n">HIFEBL_A_MARK</span><span class="p">,</span>
	<span class="n">SDSELF_MARK</span><span class="p">,</span> <span class="n">RTS1_E_MARK</span><span class="p">,</span>
	<span class="n">SCIF_CLK_A_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK_A_MARK</span><span class="p">,</span> <span class="n">VI0_CLK_MARK</span><span class="p">,</span> <span class="n">RMII0_TXD0_A_MARK</span><span class="p">,</span>
		<span class="n">ET0_ERXD4_MARK</span><span class="p">,</span>
	<span class="n">SCK0_A_MARK</span><span class="p">,</span> <span class="n">HSPI_CS_A_MARK</span><span class="p">,</span> <span class="n">VI0_CLKENB_MARK</span><span class="p">,</span> <span class="n">RMII0_TXD1_A_MARK</span><span class="p">,</span>
		<span class="n">ET0_ERXD5_MARK</span><span class="p">,</span>
	<span class="n">RX0_A_MARK</span><span class="p">,</span> <span class="n">HSPI_RX_A_MARK</span><span class="p">,</span> <span class="n">RMII0_RXD0_A_MARK</span><span class="p">,</span> <span class="n">ET0_ERXD6_MARK</span><span class="p">,</span>
	<span class="n">TX0_A_MARK</span><span class="p">,</span> <span class="n">HSPI_TX_A_MARK</span><span class="p">,</span>
	<span class="n">PENC1_MARK</span><span class="p">,</span> <span class="n">TX3_D_MARK</span><span class="p">,</span> <span class="n">CAN1_TX_B_MARK</span><span class="p">,</span> <span class="n">TX5_D_MARK</span><span class="p">,</span>
		<span class="n">IETX_B_MARK</span><span class="p">,</span>
	<span class="n">USB_OVC1_MARK</span><span class="p">,</span> <span class="n">RX3_D_MARK</span><span class="p">,</span> <span class="n">CAN1_RX_B_MARK</span><span class="p">,</span> <span class="n">RX5_D_MARK</span><span class="p">,</span>
		<span class="n">IERX_B_MARK</span><span class="p">,</span>
	<span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">SD1_CLK_A_MARK</span><span class="p">,</span> <span class="n">ET0_TX_EN_MARK</span><span class="p">,</span>
	<span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">SD1_DAT3_A_MARK</span><span class="p">,</span> <span class="n">ET0_TX_ER_MARK</span><span class="p">,</span>
	<span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK_B_MARK</span><span class="p">,</span> <span class="n">RX4_B_MARK</span><span class="p">,</span> <span class="n">ET0_PHY_INT_C_MARK</span><span class="p">,</span>
		<span class="n">ET0_TX_CLK_A_MARK</span><span class="p">,</span>
	<span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">HSPI_CS_B_MARK</span><span class="p">,</span> <span class="n">TX4_B_MARK</span><span class="p">,</span> <span class="n">ET0_RX_CLK_A_MARK</span><span class="p">,</span>
	<span class="n">PRESETOUT_MARK</span><span class="p">,</span> <span class="n">ST_CLKOUT_MARK</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINMUX_DATA_GP_ALL</span><span class="p">(),</span> <span class="cm">/* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CLKOUT_MARK</span><span class="p">,</span> <span class="n">FN_CLKOUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span> <span class="n">FN_BS</span><span class="p">),</span> <span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS0_MARK</span><span class="p">,</span> <span class="n">FN_CS0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EX_CS0_MARK</span><span class="p">,</span> <span class="n">FN_EX_CS0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RD_MARK</span><span class="p">,</span> <span class="n">FN_RD</span><span class="p">),</span> <span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE0_MARK</span><span class="p">,</span> <span class="n">FN_WE0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE1_MARK</span><span class="p">,</span> <span class="n">FN_WE1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL0_MARK</span><span class="p">,</span> <span class="n">FN_SCL0</span><span class="p">),</span> <span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PENC0_MARK</span><span class="p">,</span> <span class="n">FN_PENC0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB_OVC0_MARK</span><span class="p">,</span> <span class="n">FN_USB_OVC0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_B_MARK</span><span class="p">,</span> <span class="n">FN_IRQ2_B</span><span class="p">),</span>
		<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_B_MARK</span><span class="p">,</span> <span class="n">FN_IRQ3_B</span><span class="p">),</span>

	<span class="cm">/* IPSR0 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_1_0</span><span class="p">,</span> <span class="n">A0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_1_0</span><span class="p">,</span> <span class="n">ST0_CLKIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_1_0</span><span class="p">,</span> <span class="n">LCD_DATA0_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_1_0</span><span class="p">,</span> <span class="n">TCLKA_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_3_2</span><span class="p">,</span> <span class="n">A1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_3_2</span><span class="p">,</span> <span class="n">ST0_REQ</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_3_2</span><span class="p">,</span> <span class="n">LCD_DATA1_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_3_2</span><span class="p">,</span> <span class="n">TCLKB_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_4</span><span class="p">,</span> <span class="n">A2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_4</span><span class="p">,</span> <span class="n">ST0_SYC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_5_4</span><span class="p">,</span> <span class="n">LCD_DATA2_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_5_4</span><span class="p">,</span> <span class="n">TCLKC_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">A3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">ST0_VLD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">LCD_DATA3_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">TCLKD_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_9_8</span><span class="p">,</span> <span class="n">A4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_9_8</span><span class="p">,</span> <span class="n">ST0_D0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_9_8</span><span class="p">,</span> <span class="n">LCD_DATA4_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_9_8</span><span class="p">,</span> <span class="n">TIOC0A_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_11_10</span><span class="p">,</span> <span class="n">A5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_11_10</span><span class="p">,</span> <span class="n">ST0_D1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_11_10</span><span class="p">,</span> <span class="n">LCD_DATA5_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_11_10</span><span class="p">,</span> <span class="n">TIOC0B_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">A6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">ST0_D2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">LCD_DATA6_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">TIOC0C_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">A7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">ST0_D3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">LCD_DATA7_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">TIOC0D_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_17_16</span><span class="p">,</span> <span class="n">A8</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_17_16</span><span class="p">,</span> <span class="n">ST0_D4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_17_16</span><span class="p">,</span> <span class="n">LCD_DATA8_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_17_16</span><span class="p">,</span> <span class="n">TIOC1A_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH1_2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_19_18</span><span class="p">,</span> <span class="n">A9</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_19_18</span><span class="p">,</span> <span class="n">ST0_D5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_19_18</span><span class="p">,</span> <span class="n">LCD_DATA9_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_19_18</span><span class="p">,</span> <span class="n">TIOC1B_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH1_2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_21_20</span><span class="p">,</span> <span class="n">A10</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_21_20</span><span class="p">,</span> <span class="n">ST0_D6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_21_20</span><span class="p">,</span> <span class="n">LCD_DATA10_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_21_20</span><span class="p">,</span> <span class="n">TIOC2A_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH2_2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_23_22</span><span class="p">,</span> <span class="n">A11</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_23_22</span><span class="p">,</span> <span class="n">ST0_D7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_23_22</span><span class="p">,</span> <span class="n">LCD_DATA11_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_23_22</span><span class="p">,</span> <span class="n">TIOC2B_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH2_2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_25_24</span><span class="p">,</span> <span class="n">A12</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_25_24</span><span class="p">,</span> <span class="n">LCD_DATA12_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_25_24</span><span class="p">,</span> <span class="n">TIOC3A_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_27_26</span><span class="p">,</span> <span class="n">A13</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_27_26</span><span class="p">,</span> <span class="n">LCD_DATA13_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_27_26</span><span class="p">,</span> <span class="n">TIOC3B_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_29_28</span><span class="p">,</span> <span class="n">A14</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_29_28</span><span class="p">,</span> <span class="n">LCD_DATA14_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_29_28</span><span class="p">,</span> <span class="n">TIOC3C_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_31_30</span><span class="p">,</span> <span class="n">A15</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_31_30</span><span class="p">,</span> <span class="n">ST0_VCO_CLKIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_31_30</span><span class="p">,</span> <span class="n">LCD_DATA15_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_31_30</span><span class="p">,</span> <span class="n">TIOC3D_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_1</span><span class="p">),</span>


	<span class="cm">/* IPSR1 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">A16</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">ST0_PWM</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">LCD_DON_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">TIOC4A_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_3_2</span><span class="p">,</span> <span class="n">A17</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_3_2</span><span class="p">,</span> <span class="n">ST1_VCO_CLKIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_3_2</span><span class="p">,</span> <span class="n">LCD_CL1_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_3_2</span><span class="p">,</span> <span class="n">TIOC4B_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_5_4</span><span class="p">,</span> <span class="n">A18</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_5_4</span><span class="p">,</span> <span class="n">ST1_PWM</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_5_4</span><span class="p">,</span> <span class="n">LCD_CL2_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_5_4</span><span class="p">,</span> <span class="n">TIOC4C_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_7_6</span><span class="p">,</span> <span class="n">A19</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_7_6</span><span class="p">,</span> <span class="n">ST1_CLKIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_7_6</span><span class="p">,</span> <span class="n">LCD_CLK_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_7_6</span><span class="p">,</span> <span class="n">TIOC4D_C</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_9_8</span><span class="p">,</span> <span class="n">A20</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_9_8</span><span class="p">,</span> <span class="n">ST1_REQ</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_9_8</span><span class="p">,</span> <span class="n">LCD_FLM_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_11_10</span><span class="p">,</span> <span class="n">A21</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_11_10</span><span class="p">,</span> <span class="n">ST1_SYC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_11_10</span><span class="p">,</span> <span class="n">LCD_VCPWC_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_13_12</span><span class="p">,</span> <span class="n">A22</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_13_12</span><span class="p">,</span> <span class="n">ST1_VLD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_13_12</span><span class="p">,</span> <span class="n">LCD_VEPWC_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_15_14</span><span class="p">,</span> <span class="n">A23</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_15_14</span><span class="p">,</span> <span class="n">ST1_D0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_15_14</span><span class="p">,</span> <span class="n">LCD_M_DISP_A</span><span class="p">,</span> <span class="n">SEL_LCDC_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_17_16</span><span class="p">,</span> <span class="n">A24</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_17_16</span><span class="p">,</span> <span class="n">RX2_D</span><span class="p">,</span> <span class="n">SEL_SCIF2_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_17_16</span><span class="p">,</span> <span class="n">ST1_D1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_19_18</span><span class="p">,</span> <span class="n">A25</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_17_16</span><span class="p">,</span> <span class="n">RX2_D</span><span class="p">,</span> <span class="n">SEL_SCIF2_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_17_16</span><span class="p">,</span> <span class="n">ST1_D2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_22_20</span><span class="p">,</span> <span class="n">D0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_22_20</span><span class="p">,</span> <span class="n">SD0_DAT0_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_22_20</span><span class="p">,</span> <span class="n">MMC_D0_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_22_20</span><span class="p">,</span> <span class="n">ST1_D3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_22_20</span><span class="p">,</span> <span class="n">FD0_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_25_23</span><span class="p">,</span> <span class="n">D1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_25_23</span><span class="p">,</span> <span class="n">SD0_DAT0_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_25_23</span><span class="p">,</span> <span class="n">MMC_D1_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_25_23</span><span class="p">,</span> <span class="n">ST1_D4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_25_23</span><span class="p">,</span> <span class="n">FD1_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_26</span><span class="p">,</span> <span class="n">D2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_28_26</span><span class="p">,</span> <span class="n">SD0_DAT0_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_28_26</span><span class="p">,</span> <span class="n">MMC_D2_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_26</span><span class="p">,</span> <span class="n">ST1_D5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_28_26</span><span class="p">,</span> <span class="n">FD2_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_31_29</span><span class="p">,</span> <span class="n">D3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_31_29</span><span class="p">,</span> <span class="n">SD0_DAT0_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_31_29</span><span class="p">,</span> <span class="n">MMC_D3_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_31_29</span><span class="p">,</span> <span class="n">ST1_D6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_31_29</span><span class="p">,</span> <span class="n">FD3_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="cm">/* IPSR2 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_2_0</span><span class="p">,</span> <span class="n">D4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_2_0</span><span class="p">,</span> <span class="n">SD0_CD_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_2_0</span><span class="p">,</span> <span class="n">MMC_D4_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_2_0</span><span class="p">,</span> <span class="n">ST1_D7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_2_0</span><span class="p">,</span> <span class="n">FD4_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_4_3</span><span class="p">,</span> <span class="n">D5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_4_3</span><span class="p">,</span> <span class="n">SD0_WP_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_4_3</span><span class="p">,</span> <span class="n">MMC_D5_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_4_3</span><span class="p">,</span> <span class="n">FD5_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_5</span><span class="p">,</span> <span class="n">D6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_5</span><span class="p">,</span> <span class="n">RSPI_RSPCK_A</span><span class="p">,</span> <span class="n">SEL_RSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_5</span><span class="p">,</span> <span class="n">MMC_D6_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_5</span><span class="p">,</span> <span class="n">QSPCLK_A</span><span class="p">,</span> <span class="n">SEL_RQSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_5</span><span class="p">,</span> <span class="n">FD6_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_10_8</span><span class="p">,</span> <span class="n">D7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_10_8</span><span class="p">,</span> <span class="n">RSPI_SSL_A</span><span class="p">,</span> <span class="n">SEL_RSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_10_8</span><span class="p">,</span> <span class="n">MMC_D7_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_10_8</span><span class="p">,</span> <span class="n">QSSL_A</span><span class="p">,</span> <span class="n">SEL_RQSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_10_8</span><span class="p">,</span> <span class="n">FD7_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_13_11</span><span class="p">,</span> <span class="n">D8</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_13_11</span><span class="p">,</span> <span class="n">SD0_CLK_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_13_11</span><span class="p">,</span> <span class="n">MMC_CLK_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_13_11</span><span class="p">,</span> <span class="n">QIO2_A</span><span class="p">,</span> <span class="n">SEL_RQSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_13_11</span><span class="p">,</span> <span class="n">FCE_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_13_11</span><span class="p">,</span> <span class="n">ET0_GTX_CLK_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_16_14</span><span class="p">,</span> <span class="n">D9</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_16_14</span><span class="p">,</span> <span class="n">SD0_CMD_A</span><span class="p">,</span> <span class="n">SEL_SDHI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_16_14</span><span class="p">,</span> <span class="n">MMC_CMD_A</span><span class="p">,</span> <span class="n">SEL_MMC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_16_14</span><span class="p">,</span> <span class="n">QIO3_A</span><span class="p">,</span> <span class="n">SEL_RQSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_16_14</span><span class="p">,</span> <span class="n">FCLE_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_16_14</span><span class="p">,</span> <span class="n">ET0_ETXD1_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_19_17</span><span class="p">,</span> <span class="n">D10</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_19_17</span><span class="p">,</span> <span class="n">RSPI_MOSI_A</span><span class="p">,</span> <span class="n">SEL_RSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_19_17</span><span class="p">,</span> <span class="n">QMO_QIO0_A</span><span class="p">,</span> <span class="n">SEL_RQSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_19_17</span><span class="p">,</span> <span class="n">FALE_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_19_17</span><span class="p">,</span> <span class="n">ET0_ETXD2_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_22_20</span><span class="p">,</span> <span class="n">D11</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_22_20</span><span class="p">,</span> <span class="n">RSPI_MISO_A</span><span class="p">,</span> <span class="n">SEL_RSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_22_20</span><span class="p">,</span> <span class="n">QMI_QIO1_A</span><span class="p">,</span> <span class="n">SEL_RQSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_22_20</span><span class="p">,</span> <span class="n">FRE_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_24_23</span><span class="p">,</span> <span class="n">D12</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_24_23</span><span class="p">,</span> <span class="n">FWE_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_24_23</span><span class="p">,</span> <span class="n">ET0_ETXD5_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_27_25</span><span class="p">,</span> <span class="n">D13</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_27_25</span><span class="p">,</span> <span class="n">RX2_B</span><span class="p">,</span> <span class="n">SEL_SCIF2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_27_25</span><span class="p">,</span> <span class="n">FRB_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_27_25</span><span class="p">,</span> <span class="n">ET0_ETXD6_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">D14</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">TX2_B</span><span class="p">,</span> <span class="n">SEL_SCIF2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">FSE_A</span><span class="p">,</span> <span class="n">SEL_FLCTL_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">ET0_TX_CLK_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="cm">/* IPSR3 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_1_0</span><span class="p">,</span> <span class="n">D15</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_1_0</span><span class="p">,</span> <span class="n">SCK2_B</span><span class="p">,</span> <span class="n">SEL_SCIF2_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_2</span><span class="p">,</span> <span class="n">CS1_A26</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_2</span><span class="p">,</span> <span class="n">QIO3_B</span><span class="p">,</span> <span class="n">SEL_RQSPI_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_5_3</span><span class="p">,</span> <span class="n">EX_CS1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_5_3</span><span class="p">,</span> <span class="n">RX3_B</span><span class="p">,</span> <span class="n">SEL_SCIF2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_5_3</span><span class="p">,</span> <span class="n">ATACS0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_5_3</span><span class="p">,</span> <span class="n">QIO2_B</span><span class="p">,</span> <span class="n">SEL_RQSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_5_3</span><span class="p">,</span> <span class="n">ET0_ETXD0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_8_6</span><span class="p">,</span> <span class="n">EX_CS2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_8_6</span><span class="p">,</span> <span class="n">TX3_B</span><span class="p">,</span> <span class="n">SEL_SCIF3_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_8_6</span><span class="p">,</span> <span class="n">ATACS1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_8_6</span><span class="p">,</span> <span class="n">QSPCLK_B</span><span class="p">,</span> <span class="n">SEL_RQSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_8_6</span><span class="p">,</span> <span class="n">ET0_GTX_CLK_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">EX_CS3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">SD1_CD_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">ATARD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">QMO_QIO0_B</span><span class="p">,</span> <span class="n">SEL_RQSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">ET0_ETXD1_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">EX_CS4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">SD1_WP_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">ATAWR</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">QMI_QIO1_B</span><span class="p">,</span> <span class="n">SEL_RQSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">ET0_ETXD2_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_17_15</span><span class="p">,</span> <span class="n">EX_CS5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_17_15</span><span class="p">,</span> <span class="n">SD1_CMD_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_17_15</span><span class="p">,</span> <span class="n">ATADIR</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_17_15</span><span class="p">,</span> <span class="n">QSSL_B</span><span class="p">,</span> <span class="n">SEL_RQSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_17_15</span><span class="p">,</span> <span class="n">ET0_ETXD3_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_19_18</span><span class="p">,</span> <span class="n">RD_WR</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_19_18</span><span class="p">,</span> <span class="n">TCLK0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_19_18</span><span class="p">,</span> <span class="n">CAN_CLK_B</span><span class="p">,</span> <span class="n">SEL_RCAN_CLK_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_19_18</span><span class="p">,</span> <span class="n">ET0_ETXD4</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_20</span><span class="p">,</span> <span class="n">EX_WAIT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_20</span><span class="p">,</span> <span class="n">TCLK1_B</span><span class="p">,</span> <span class="n">SEL_TMU_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_23_21</span><span class="p">,</span> <span class="n">EX_WAIT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_23_21</span><span class="p">,</span> <span class="n">SD1_DAT0_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_23_21</span><span class="p">,</span> <span class="n">DREQ2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_23_21</span><span class="p">,</span> <span class="n">CAN1_TX_C</span><span class="p">,</span> <span class="n">SEL_RCAN1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_23_21</span><span class="p">,</span> <span class="n">ET0_LINK_C</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_23_21</span><span class="p">,</span> <span class="n">ET0_ETXD5_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">EX_WAIT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">SD1_DAT1_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">DACK2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">CAN1_RX_C</span><span class="p">,</span> <span class="n">SEL_RCAN1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">ET0_MAGIC_C</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">ET0_ETXD6_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_29_27</span><span class="p">,</span> <span class="n">DRACK0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_29_27</span><span class="p">,</span> <span class="n">SD1_DAT2_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_29_27</span><span class="p">,</span> <span class="n">ATAG</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_29_27</span><span class="p">,</span> <span class="n">TCLK1_A</span><span class="p">,</span> <span class="n">SEL_TMU_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_29_27</span><span class="p">,</span> <span class="n">ET0_ETXD7</span><span class="p">),</span>

	<span class="cm">/* IPSR4 */</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_2_0</span><span class="p">,</span> <span class="n">HCTS0_A</span><span class="p">,</span> <span class="n">SEL_HSCIF_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_2_0</span><span class="p">,</span> <span class="n">CTS1_A</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_2_0</span><span class="p">,</span> <span class="n">VI0_FIELD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_2_0</span><span class="p">,</span> <span class="n">RMII0_RXD1_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_2_0</span><span class="p">,</span> <span class="n">ET0_ERXD7</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_5_3</span><span class="p">,</span> <span class="n">HRTS0_A</span><span class="p">,</span> <span class="n">SEL_HSCIF_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_5_3</span><span class="p">,</span> <span class="n">RTS1_A</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_5_3</span><span class="p">,</span> <span class="n">VI0_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_5_3</span><span class="p">,</span> <span class="n">RMII0_TXD_EN_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_5_3</span><span class="p">,</span> <span class="n">ET0_RX_DV</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_8_6</span><span class="p">,</span> <span class="n">HSCK0_A</span><span class="p">,</span> <span class="n">SEL_HSCIF_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_8_6</span><span class="p">,</span> <span class="n">SCK1_A</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_8_6</span><span class="p">,</span> <span class="n">VI0_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_8_6</span><span class="p">,</span> <span class="n">RMII0_RX_ER_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_8_6</span><span class="p">,</span> <span class="n">ET0_RX_ER</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_11_9</span><span class="p">,</span> <span class="n">HRX0_A</span><span class="p">,</span> <span class="n">SEL_HSCIF_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_11_9</span><span class="p">,</span> <span class="n">RX1_A</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_11_9</span><span class="p">,</span> <span class="n">VI0_DATA0_VI0_B0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_11_9</span><span class="p">,</span> <span class="n">RMII0_CRS_DV_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_11_9</span><span class="p">,</span> <span class="n">ET0_CRS</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_14_12</span><span class="p">,</span> <span class="n">HTX0_A</span><span class="p">,</span> <span class="n">SEL_HSCIF_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_14_12</span><span class="p">,</span> <span class="n">TX1_A</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_14_12</span><span class="p">,</span> <span class="n">VI0_DATA1_VI0_B1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_14_12</span><span class="p">,</span> <span class="n">RMII0_MDC_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_14_12</span><span class="p">,</span> <span class="n">ET0_COL</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_17_15</span><span class="p">,</span> <span class="n">CTS0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_17_15</span><span class="p">,</span> <span class="n">VI0_DATA2_VI0_B2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_17_15</span><span class="p">,</span> <span class="n">RMII0_MDIO_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_17_15</span><span class="p">,</span> <span class="n">ET0_MDC</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_19_18</span><span class="p">,</span> <span class="n">RTS0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_19_18</span><span class="p">,</span> <span class="n">VI0_DATA3_VI0_B3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_19_18</span><span class="p">,</span> <span class="n">ET0_MDIO_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_21_20</span><span class="p">,</span> <span class="n">SCK1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_21_20</span><span class="p">,</span> <span class="n">VI0_DATA4_VI0_B4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_21_20</span><span class="p">,</span> <span class="n">ET0_LINK_A</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_23_22</span><span class="p">,</span> <span class="n">RX1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_23_22</span><span class="p">,</span> <span class="n">VI0_DATA5_VI0_B5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_23_22</span><span class="p">,</span> <span class="n">ET0_MAGIC_A</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_25_24</span><span class="p">,</span> <span class="n">TX1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_25_24</span><span class="p">,</span> <span class="n">VI0_DATA6_VI0_G0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_25_24</span><span class="p">,</span> <span class="n">ET0_PHY_INT_A</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_27_26</span><span class="p">,</span> <span class="n">CTS1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_27_26</span><span class="p">,</span> <span class="n">VI0_DATA7_VI0_G1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_29_28</span><span class="p">,</span> <span class="n">RTS1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_29_28</span><span class="p">,</span> <span class="n">VI0_G2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_31_30</span><span class="p">,</span> <span class="n">SCK2_A</span><span class="p">,</span> <span class="n">SEL_SCIF2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_31_30</span><span class="p">,</span> <span class="n">VI0_G3</span><span class="p">),</span>

	<span class="cm">/* IPSR5 */</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">SD2_CLK_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">RX2_A</span><span class="p">,</span> <span class="n">SEL_SCIF2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">VI0_G4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">ET0_RX_CLK_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_5_3</span><span class="p">,</span> <span class="n">SD2_CMD_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_5_3</span><span class="p">,</span> <span class="n">TX2_A</span><span class="p">,</span> <span class="n">SEL_SCIF2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_5_3</span><span class="p">,</span> <span class="n">VI0_G5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_5_3</span><span class="p">,</span> <span class="n">ET0_ERXD2_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_8_6</span><span class="p">,</span> <span class="n">SD2_DAT0_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_8_6</span><span class="p">,</span> <span class="n">RX3_A</span><span class="p">,</span> <span class="n">SEL_SCIF3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_8_6</span><span class="p">,</span> <span class="n">VI0_R0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_8_6</span><span class="p">,</span> <span class="n">ET0_ERXD2_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_11_9</span><span class="p">,</span> <span class="n">SD2_DAT1_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_11_9</span><span class="p">,</span> <span class="n">TX3_A</span><span class="p">,</span> <span class="n">SEL_SCIF3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_11_9</span><span class="p">,</span> <span class="n">VI0_R1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_11_9</span><span class="p">,</span> <span class="n">ET0_MDIO_B</span><span class="p">,</span> <span class="n">SEL_ET0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_14_12</span><span class="p">,</span> <span class="n">SD2_DAT2_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_14_12</span><span class="p">,</span> <span class="n">RX4_A</span><span class="p">,</span> <span class="n">SEL_SCIF4_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_14_12</span><span class="p">,</span> <span class="n">VI0_R2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_14_12</span><span class="p">,</span> <span class="n">ET0_LINK_B</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_17_15</span><span class="p">,</span> <span class="n">SD2_DAT3_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_17_15</span><span class="p">,</span> <span class="n">TX4_A</span><span class="p">,</span> <span class="n">SEL_SCIF4_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_17_15</span><span class="p">,</span> <span class="n">VI0_R3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_17_15</span><span class="p">,</span> <span class="n">ET0_MAGIC_B</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_20_18</span><span class="p">,</span> <span class="n">SD2_CD_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_20_18</span><span class="p">,</span> <span class="n">RX5_A</span><span class="p">,</span> <span class="n">SEL_SCIF5_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_18</span><span class="p">,</span> <span class="n">VI0_R4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_20_18</span><span class="p">,</span> <span class="n">ET0_PHY_INT_B</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_22_21</span><span class="p">,</span> <span class="n">SD2_WP_A</span><span class="p">,</span> <span class="n">SEL_SDHI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_22_21</span><span class="p">,</span> <span class="n">TX5_A</span><span class="p">,</span> <span class="n">SEL_SCIF5_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_22_21</span><span class="p">,</span> <span class="n">VI0_R5</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_24_23</span><span class="p">,</span> <span class="n">REF125CK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_24_23</span><span class="p">,</span> <span class="n">ADTRG</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_24_23</span><span class="p">,</span> <span class="n">RX5_C</span><span class="p">,</span> <span class="n">SEL_SCIF5_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_26_25</span><span class="p">,</span> <span class="n">REF50CK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_26_25</span><span class="p">,</span> <span class="n">CTS1_E</span><span class="p">,</span> <span class="n">SEL_SCIF1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_26_25</span><span class="p">,</span> <span class="n">HCTS0_D</span><span class="p">,</span> <span class="n">SEL_HSCIF_3</span><span class="p">),</span>

	<span class="cm">/* IPSR6 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_2_0</span><span class="p">,</span> <span class="n">DU0_DR0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_2_0</span><span class="p">,</span> <span class="n">SCIF_CLK_B</span><span class="p">,</span> <span class="n">SEL_SCIF_CLK_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_2_0</span><span class="p">,</span> <span class="n">HRX0_D</span><span class="p">,</span> <span class="n">SEL_HSCIF_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_2_0</span><span class="p">,</span> <span class="n">IETX_A</span><span class="p">,</span> <span class="n">SEL_IEBUS_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_2_0</span><span class="p">,</span> <span class="n">TCLKA_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_2_0</span><span class="p">,</span> <span class="n">HIFD00</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_5_3</span><span class="p">,</span> <span class="n">DU0_DR1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_5_3</span><span class="p">,</span> <span class="n">SCK0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_5_3</span><span class="p">,</span> <span class="n">HTX0_D</span><span class="p">,</span> <span class="n">SEL_HSCIF_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_5_3</span><span class="p">,</span> <span class="n">IERX_A</span><span class="p">,</span> <span class="n">SEL_IEBUS_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_5_3</span><span class="p">,</span> <span class="n">TCLKB_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_5_3</span><span class="p">,</span> <span class="n">HIFD01</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_7_6</span><span class="p">,</span> <span class="n">DU0_DR2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_7_6</span><span class="p">,</span> <span class="n">RX0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_7_6</span><span class="p">,</span> <span class="n">TCLKC_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_7_6</span><span class="p">,</span> <span class="n">HIFD02</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_9_8</span><span class="p">,</span> <span class="n">DU0_DR3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_9_8</span><span class="p">,</span> <span class="n">TX0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_9_8</span><span class="p">,</span> <span class="n">TCLKD_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CLK_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_9_8</span><span class="p">,</span> <span class="n">HIFD03</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_11_10</span><span class="p">,</span> <span class="n">DU0_DR4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_11_10</span><span class="p">,</span> <span class="n">CTS0_C</span><span class="p">,</span> <span class="n">SEL_SCIF0_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_11_10</span><span class="p">,</span> <span class="n">TIOC0A_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_11_10</span><span class="p">,</span> <span class="n">HIFD04</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_13_12</span><span class="p">,</span> <span class="n">DU0_DR5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_13_12</span><span class="p">,</span> <span class="n">RTS0_C</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_13_12</span><span class="p">,</span> <span class="n">TIOC0B_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_13_12</span><span class="p">,</span> <span class="n">HIFD05</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_15_14</span><span class="p">,</span> <span class="n">DU0_DR6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_15_14</span><span class="p">,</span> <span class="n">SCK1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_15_14</span><span class="p">,</span> <span class="n">TIOC0C_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_15_14</span><span class="p">,</span> <span class="n">HIFD06</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_17_16</span><span class="p">,</span> <span class="n">DU0_DR7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_17_16</span><span class="p">,</span> <span class="n">RX1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_17_16</span><span class="p">,</span> <span class="n">TIOC0D_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_17_16</span><span class="p">,</span> <span class="n">HIFD07</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_20_18</span><span class="p">,</span> <span class="n">DU0_DG0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_20_18</span><span class="p">,</span> <span class="n">TX1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_20_18</span><span class="p">,</span> <span class="n">HSCK0_D</span><span class="p">,</span> <span class="n">SEL_HSCIF_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_20_18</span><span class="p">,</span> <span class="n">IECLK_A</span><span class="p">,</span> <span class="n">SEL_IEBUS_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_20_18</span><span class="p">,</span> <span class="n">TIOC1A_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_20_18</span><span class="p">,</span> <span class="n">HIFD08</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_23_21</span><span class="p">,</span> <span class="n">DU0_DG1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_23_21</span><span class="p">,</span> <span class="n">CTS1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_23_21</span><span class="p">,</span> <span class="n">HRTS0_D</span><span class="p">,</span> <span class="n">SEL_HSCIF_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_23_21</span><span class="p">,</span> <span class="n">TIOC1B_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_23_21</span><span class="p">,</span> <span class="n">HIFD09</span><span class="p">),</span>

	<span class="cm">/* IPSR7 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_2_0</span><span class="p">,</span> <span class="n">DU0_DG2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_2_0</span><span class="p">,</span> <span class="n">RTS1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_2_0</span><span class="p">,</span> <span class="n">RMII0_MDC_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_2_0</span><span class="p">,</span> <span class="n">TIOC2A_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_2_0</span><span class="p">,</span> <span class="n">HIFD10</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_5_3</span><span class="p">,</span> <span class="n">DU0_DG3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_5_3</span><span class="p">,</span> <span class="n">SCK2_C</span><span class="p">,</span> <span class="n">SEL_SCIF2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_5_3</span><span class="p">,</span> <span class="n">RMII0_MDIO_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_5_3</span><span class="p">,</span> <span class="n">TIOC2B_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_5_3</span><span class="p">,</span> <span class="n">HIFD11</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_8_6</span><span class="p">,</span> <span class="n">DU0_DG4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_8_6</span><span class="p">,</span> <span class="n">RX2_C</span><span class="p">,</span> <span class="n">SEL_SCIF2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_8_6</span><span class="p">,</span> <span class="n">RMII0_CRS_DV_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_8_6</span><span class="p">,</span> <span class="n">TIOC3A_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_8_6</span><span class="p">,</span> <span class="n">HIFD12</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_11_9</span><span class="p">,</span> <span class="n">DU0_DG5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_11_9</span><span class="p">,</span> <span class="n">TX2_C</span><span class="p">,</span> <span class="n">SEL_SCIF2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_11_9</span><span class="p">,</span> <span class="n">RMII0_RX_ER_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_11_9</span><span class="p">,</span> <span class="n">TIOC3B_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_11_9</span><span class="p">,</span> <span class="n">HIFD13</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_14_12</span><span class="p">,</span> <span class="n">DU0_DG6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_14_12</span><span class="p">,</span> <span class="n">RX3_C</span><span class="p">,</span> <span class="n">SEL_SCIF3_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_14_12</span><span class="p">,</span> <span class="n">RMII0_RXD0_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_14_12</span><span class="p">,</span> <span class="n">TIOC3C_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_14_12</span><span class="p">,</span> <span class="n">HIFD14</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_17_15</span><span class="p">,</span> <span class="n">DU0_DG7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_17_15</span><span class="p">,</span> <span class="n">TX3_C</span><span class="p">,</span> <span class="n">SEL_SCIF3_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_17_15</span><span class="p">,</span> <span class="n">RMII0_RXD1_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_17_15</span><span class="p">,</span> <span class="n">TIOC3D_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_17_15</span><span class="p">,</span> <span class="n">HIFD15</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_20_18</span><span class="p">,</span> <span class="n">DU0_DB0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_20_18</span><span class="p">,</span> <span class="n">RX4_C</span><span class="p">,</span> <span class="n">SEL_SCIF4_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_20_18</span><span class="p">,</span> <span class="n">RMII0_TXD_EN_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_20_18</span><span class="p">,</span> <span class="n">TIOC4A_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_20_18</span><span class="p">,</span> <span class="n">HIFCS</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_23_21</span><span class="p">,</span> <span class="n">DU0_DB1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_23_21</span><span class="p">,</span> <span class="n">TX4_C</span><span class="p">,</span> <span class="n">SEL_SCIF4_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_23_21</span><span class="p">,</span> <span class="n">RMII0_TXD0_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_23_21</span><span class="p">,</span> <span class="n">TIOC4B_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_23_21</span><span class="p">,</span> <span class="n">HIFWR</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_26_24</span><span class="p">,</span> <span class="n">DU0_DB2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_26_24</span><span class="p">,</span> <span class="n">RX5_B</span><span class="p">,</span> <span class="n">SEL_SCIF5_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_26_24</span><span class="p">,</span> <span class="n">RMII0_TXD1_B</span><span class="p">,</span> <span class="n">SEL_RMII_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_26_24</span><span class="p">,</span> <span class="n">TIOC4C_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_28_27</span><span class="p">,</span> <span class="n">DU0_DB3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_28_27</span><span class="p">,</span> <span class="n">TX5_B</span><span class="p">,</span> <span class="n">SEL_SCIF5_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_28_27</span><span class="p">,</span> <span class="n">TIOC4D_A</span><span class="p">,</span> <span class="n">SEL_MTU2_CH4_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_28_27</span><span class="p">,</span> <span class="n">HIFRD</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_30_29</span><span class="p">,</span> <span class="n">DU0_DB4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_30_29</span><span class="p">,</span> <span class="n">HIFINT</span><span class="p">),</span>

	<span class="cm">/* IPSR8 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_1_0</span><span class="p">,</span> <span class="n">DU0_DB5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_1_0</span><span class="p">,</span> <span class="n">HIFDREQ</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_2</span><span class="p">,</span> <span class="n">DU0_DB6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_2</span><span class="p">,</span> <span class="n">HIFRDY</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_5_4</span><span class="p">,</span> <span class="n">DU0_DB7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_5_4</span><span class="p">,</span> <span class="n">SSI_SCK0_B</span><span class="p">,</span> <span class="n">SEL_SSI0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_5_4</span><span class="p">,</span> <span class="n">HIFEBL_B</span><span class="p">,</span> <span class="n">SEL_HIF_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_6</span><span class="p">,</span> <span class="n">DU0_DOTCLKIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_7_6</span><span class="p">,</span> <span class="n">HSPI_CS0_C</span><span class="p">,</span> <span class="n">SEL_HSPI_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_7_6</span><span class="p">,</span> <span class="n">SSI_WS0_B</span><span class="p">,</span> <span class="n">SEL_SSI0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_9_8</span><span class="p">,</span> <span class="n">DU0_DOTCLKOUT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_9_8</span><span class="p">,</span> <span class="n">HSPI_CLK0_C</span><span class="p">,</span> <span class="n">SEL_HSPI_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_9_8</span><span class="p">,</span> <span class="n">SSI_SDATA0_B</span><span class="p">,</span> <span class="n">SEL_SSI0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_10</span><span class="p">,</span> <span class="n">DU0_EXHSYNC_DU0_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_11_10</span><span class="p">,</span> <span class="n">HSPI_TX0_C</span><span class="p">,</span> <span class="n">SEL_HSPI_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_11_10</span><span class="p">,</span> <span class="n">SSI_SCK1_B</span><span class="p">,</span> <span class="n">SEL_SSI1_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_13_12</span><span class="p">,</span> <span class="n">DU0_EXVSYNC_DU0_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_13_12</span><span class="p">,</span> <span class="n">HSPI_RX0_C</span><span class="p">,</span> <span class="n">SEL_HSPI_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_13_12</span><span class="p">,</span> <span class="n">SSI_WS1_B</span><span class="p">,</span> <span class="n">SEL_SSI1_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_14</span><span class="p">,</span> <span class="n">DU0_EXODDF_DU0_ODDF</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_15_14</span><span class="p">,</span> <span class="n">CAN0_RX_B</span><span class="p">,</span> <span class="n">SEL_RCAN0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_15_14</span><span class="p">,</span> <span class="n">HSCK0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_15_14</span><span class="p">,</span> <span class="n">SSI_SDATA1_B</span><span class="p">,</span> <span class="n">SEL_SSI1_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_17_16</span><span class="p">,</span> <span class="n">DU0_DISP</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_17_16</span><span class="p">,</span> <span class="n">CAN0_TX_B</span><span class="p">,</span> <span class="n">SEL_RCAN0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_17_16</span><span class="p">,</span> <span class="n">HRX0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_17_16</span><span class="p">,</span> <span class="n">AUDIO_CLKA_B</span><span class="p">,</span> <span class="n">SEL_AUDIO_CLKA_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_19_18</span><span class="p">,</span> <span class="n">DU0_CDE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_19_18</span><span class="p">,</span> <span class="n">HTX0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_19_18</span><span class="p">,</span> <span class="n">AUDIO_CLKB_B</span><span class="p">,</span> <span class="n">SEL_AUDIO_CLKB_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_19_18</span><span class="p">,</span> <span class="n">LCD_VCPWC_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_22_20</span><span class="p">,</span> <span class="n">IRQ0_A</span><span class="p">,</span> <span class="n">SEL_INTC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_22_20</span><span class="p">,</span> <span class="n">HSPI_TX_B</span><span class="p">,</span> <span class="n">SEL_HSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_22_20</span><span class="p">,</span> <span class="n">RX3_E</span><span class="p">,</span> <span class="n">SEL_SCIF3_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_22_20</span><span class="p">,</span> <span class="n">ET0_ERXD0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_25_23</span><span class="p">,</span> <span class="n">IRQ1_A</span><span class="p">,</span> <span class="n">SEL_INTC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_25_23</span><span class="p">,</span> <span class="n">HSPI_RX_B</span><span class="p">,</span> <span class="n">SEL_HSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_25_23</span><span class="p">,</span> <span class="n">TX3_E</span><span class="p">,</span> <span class="n">SEL_SCIF3_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_25_23</span><span class="p">,</span> <span class="n">ET0_ERXD1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_27_26</span><span class="p">,</span> <span class="n">IRQ2_A</span><span class="p">,</span> <span class="n">SEL_INTC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_27_26</span><span class="p">,</span> <span class="n">CTS0_A</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_27_26</span><span class="p">,</span> <span class="n">HCTS0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_27_26</span><span class="p">,</span> <span class="n">ET0_ERXD2_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_29_28</span><span class="p">,</span> <span class="n">IRQ3_A</span><span class="p">,</span> <span class="n">SEL_INTC_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_29_28</span><span class="p">,</span> <span class="n">RTS0_A</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_29_28</span><span class="p">,</span> <span class="n">HRTS0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_29_28</span><span class="p">,</span> <span class="n">ET0_ERXD3_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="cm">/* IPSR9 */</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_1_0</span><span class="p">,</span> <span class="n">VI1_CLK_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_1_0</span><span class="p">,</span> <span class="n">FD0_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_1_0</span><span class="p">,</span> <span class="n">LCD_DATA0_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_3_2</span><span class="p">,</span> <span class="n">VI1_0_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_3_2</span><span class="p">,</span> <span class="n">FD1_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_3_2</span><span class="p">,</span> <span class="n">LCD_DATA1_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_5_4</span><span class="p">,</span> <span class="n">VI1_1_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_5_4</span><span class="p">,</span> <span class="n">FD2_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_5_4</span><span class="p">,</span> <span class="n">LCD_DATA2_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_7_6</span><span class="p">,</span> <span class="n">VI1_2_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_7_6</span><span class="p">,</span> <span class="n">FD3_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_7_6</span><span class="p">,</span> <span class="n">LCD_DATA3_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_9_8</span><span class="p">,</span> <span class="n">VI1_3_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_9_8</span><span class="p">,</span> <span class="n">FD4_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_9_8</span><span class="p">,</span> <span class="n">LCD_DATA4_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_11_10</span><span class="p">,</span> <span class="n">VI1_4_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_11_10</span><span class="p">,</span> <span class="n">FD5_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_11_10</span><span class="p">,</span> <span class="n">LCD_DATA5_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_13_12</span><span class="p">,</span> <span class="n">VI1_5_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_13_12</span><span class="p">,</span> <span class="n">FD6_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_13_12</span><span class="p">,</span> <span class="n">LCD_DATA6_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_15_14</span><span class="p">,</span> <span class="n">VI1_6_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_15_14</span><span class="p">,</span> <span class="n">FD7_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_15_14</span><span class="p">,</span> <span class="n">LCD_DATA7_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_17_16</span><span class="p">,</span> <span class="n">VI1_7_A</span><span class="p">,</span> <span class="n">SEL_VIN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_17_16</span><span class="p">,</span> <span class="n">FCE_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_17_16</span><span class="p">,</span> <span class="n">LCD_DATA8_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_19_18</span><span class="p">,</span> <span class="n">SSI_SCK0_A</span><span class="p">,</span> <span class="n">SEL_SSI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_19_18</span><span class="p">,</span> <span class="n">TIOC1A_B</span><span class="p">,</span> <span class="n">SEL_MTU2_CH1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_19_18</span><span class="p">,</span> <span class="n">LCD_DATA9_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_21_20</span><span class="p">,</span> <span class="n">SSI_WS0_A</span><span class="p">,</span> <span class="n">SEL_SSI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_21_20</span><span class="p">,</span> <span class="n">TIOC1B_B</span><span class="p">,</span> <span class="n">SEL_MTU2_CH1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_21_20</span><span class="p">,</span> <span class="n">LCD_DATA10_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">SSI_SDATA0_A</span><span class="p">,</span> <span class="n">SEL_SSI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">VI1_0_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">TIOC2A_B</span><span class="p">,</span> <span class="n">SEL_MTU2_CH2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">LCD_DATA11_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">SSI_SCK1_A</span><span class="p">,</span> <span class="n">SEL_SSI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">VI1_1_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">TIOC2B_B</span><span class="p">,</span> <span class="n">SEL_MTU2_CH2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">LCD_DATA12_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_27_26</span><span class="p">,</span> <span class="n">SSI_WS1_A</span><span class="p">,</span> <span class="n">SEL_SSI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_27_26</span><span class="p">,</span> <span class="n">VI1_2_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_27_26</span><span class="p">,</span> <span class="n">LCD_DATA13_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_29_28</span><span class="p">,</span> <span class="n">SSI_SDATA1_A</span><span class="p">,</span> <span class="n">SEL_SSI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_29_28</span><span class="p">,</span> <span class="n">VI1_3_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_29_28</span><span class="p">,</span> <span class="n">LCD_DATA14_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="cm">/* IPSE10 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">SSI_SCK23</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">VI1_4_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">RX1_D</span><span class="p">,</span> <span class="n">SEL_SCIF1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">FCLE_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">LCD_DATA15_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">SSI_WS23</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">VI1_5_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">TX1_D</span><span class="p">,</span> <span class="n">SEL_SCIF1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">HSCK0_C</span><span class="p">,</span> <span class="n">SEL_HSCIF_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">FALE_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">LCD_DON_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">SSI_SDATA2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">VI1_6_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">HRX0_C</span><span class="p">,</span> <span class="n">SEL_HSCIF_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">FRE_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">LCD_CL1_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">SSI_SDATA3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">VI1_7_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">HTX0_C</span><span class="p">,</span> <span class="n">SEL_HSCIF_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">FWE_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">LCD_CL2_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">AUDIO_CLKA_A</span><span class="p">,</span> <span class="n">SEL_AUDIO_CLKA_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">VI1_CLK_B</span><span class="p">,</span> <span class="n">SEL_VIN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">SCK1_D</span><span class="p">,</span> <span class="n">SEL_SCIF1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">IECLK_B</span><span class="p">,</span> <span class="n">SEL_IEBUS_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">LCD_FLM_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_15</span><span class="p">,</span> <span class="n">AUDIO_CLKB_A</span><span class="p">,</span> <span class="n">SEL_AUDIO_CLKB_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_15</span><span class="p">,</span> <span class="n">LCD_CLK_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_18_16</span><span class="p">,</span> <span class="n">AUDIO_CLKC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_18_16</span><span class="p">,</span> <span class="n">SCK1_E</span><span class="p">,</span> <span class="n">SEL_SCIF1_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_18_16</span><span class="p">,</span> <span class="n">HCTS0_C</span><span class="p">,</span> <span class="n">SEL_HSCIF_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_18_16</span><span class="p">,</span> <span class="n">FRB_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_18_16</span><span class="p">,</span> <span class="n">LCD_VEPWC_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_21_19</span><span class="p">,</span> <span class="n">AUDIO_CLKOUT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_21_19</span><span class="p">,</span> <span class="n">TX1_E</span><span class="p">,</span> <span class="n">SEL_SCIF1_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_21_19</span><span class="p">,</span> <span class="n">HRTS0_C</span><span class="p">,</span> <span class="n">SEL_HSCIF_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_21_19</span><span class="p">,</span> <span class="n">FSE_B</span><span class="p">,</span> <span class="n">SEL_FLCTL_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_21_19</span><span class="p">,</span> <span class="n">LCD_M_DISP_B</span><span class="p">,</span> <span class="n">SEL_LCDC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_22</span><span class="p">,</span> <span class="n">CAN_CLK_A</span><span class="p">,</span> <span class="n">SEL_RCAN_CLK_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_22</span><span class="p">,</span> <span class="n">RX4_D</span><span class="p">,</span> <span class="n">SEL_SCIF4_3</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_24_23</span><span class="p">,</span> <span class="n">CAN0_TX_A</span><span class="p">,</span> <span class="n">SEL_RCAN0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_24_23</span><span class="p">,</span> <span class="n">TX4_D</span><span class="p">,</span> <span class="n">SEL_SCIF4_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_24_23</span><span class="p">,</span> <span class="n">MLB_CLK</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_25</span><span class="p">,</span> <span class="n">CAN1_RX_A</span><span class="p">,</span> <span class="n">SEL_RCAN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_25</span><span class="p">,</span> <span class="n">IRQ1_B</span><span class="p">,</span> <span class="n">SEL_INTC_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_27_26</span><span class="p">,</span> <span class="n">CAN0_RX_A</span><span class="p">,</span> <span class="n">SEL_RCAN0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_27_26</span><span class="p">,</span> <span class="n">IRQ0_B</span><span class="p">,</span> <span class="n">SEL_INTC_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_27_26</span><span class="p">,</span> <span class="n">MLB_SIG</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_29_28</span><span class="p">,</span> <span class="n">CAN1_TX_A</span><span class="p">,</span> <span class="n">SEL_RCAN1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_29_28</span><span class="p">,</span> <span class="n">TX5_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_29_28</span><span class="p">,</span> <span class="n">MLB_DAT</span><span class="p">),</span>

	<span class="cm">/* IPSR11 */</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_0</span><span class="p">,</span> <span class="n">SCL1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_0</span><span class="p">,</span> <span class="n">SCIF_CLK_C</span><span class="p">,</span> <span class="n">SEL_SCIF_CLK_2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_1</span><span class="p">,</span> <span class="n">SDA1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_0</span><span class="p">,</span> <span class="n">RX1_E</span><span class="p">,</span> <span class="n">SEL_SCIF1_4</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_2</span><span class="p">,</span> <span class="n">SDA0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_2</span><span class="p">,</span> <span class="n">HIFEBL_A</span><span class="p">,</span> <span class="n">SEL_HIF_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_3</span><span class="p">,</span> <span class="n">SDSELF</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_3</span><span class="p">,</span> <span class="n">RTS1_E</span><span class="p">,</span> <span class="n">SEL_SCIF1_3</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_6_4</span><span class="p">,</span> <span class="n">SCIF_CLK_A</span><span class="p">,</span> <span class="n">SEL_SCIF_CLK_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_6_4</span><span class="p">,</span> <span class="n">HSPI_CLK_A</span><span class="p">,</span> <span class="n">SEL_HSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_6_4</span><span class="p">,</span> <span class="n">VI0_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_6_4</span><span class="p">,</span> <span class="n">RMII0_TXD0_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_6_4</span><span class="p">,</span> <span class="n">ET0_ERXD4</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_9_7</span><span class="p">,</span> <span class="n">SCK0_A</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_9_7</span><span class="p">,</span> <span class="n">HSPI_CS_A</span><span class="p">,</span> <span class="n">SEL_HSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_9_7</span><span class="p">,</span> <span class="n">VI0_CLKENB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_9_7</span><span class="p">,</span> <span class="n">RMII0_TXD1_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_9_7</span><span class="p">,</span> <span class="n">ET0_ERXD5</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_11_10</span><span class="p">,</span> <span class="n">RX0_A</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_11_10</span><span class="p">,</span> <span class="n">HSPI_RX_A</span><span class="p">,</span> <span class="n">SEL_HSPI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_11_10</span><span class="p">,</span> <span class="n">RMII0_RXD0_A</span><span class="p">,</span> <span class="n">SEL_RMII_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_11_10</span><span class="p">,</span> <span class="n">ET0_ERXD6</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_12</span><span class="p">,</span> <span class="n">TX0_A</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_12</span><span class="p">,</span> <span class="n">HSPI_TX_A</span><span class="p">,</span> <span class="n">SEL_HSPI_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_15_13</span><span class="p">,</span> <span class="n">PENC1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_15_13</span><span class="p">,</span> <span class="n">TX3_D</span><span class="p">,</span> <span class="n">SEL_SCIF3_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_15_13</span><span class="p">,</span> <span class="n">CAN1_TX_B</span><span class="p">,</span>  <span class="n">SEL_RCAN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_15_13</span><span class="p">,</span> <span class="n">TX5_D</span><span class="p">,</span> <span class="n">SEL_SCIF5_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_15_13</span><span class="p">,</span> <span class="n">IETX_B</span><span class="p">,</span> <span class="n">SEL_IEBUS_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_18_16</span><span class="p">,</span> <span class="n">USB_OVC1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_18_16</span><span class="p">,</span> <span class="n">RX3_D</span><span class="p">,</span> <span class="n">SEL_SCIF3_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_18_16</span><span class="p">,</span> <span class="n">CAN1_RX_B</span><span class="p">,</span> <span class="n">SEL_RCAN1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_18_16</span><span class="p">,</span> <span class="n">RX5_D</span><span class="p">,</span> <span class="n">SEL_SCIF5_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_18_16</span><span class="p">,</span> <span class="n">IERX_B</span><span class="p">,</span> <span class="n">SEL_IEBUS_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_20_19</span><span class="p">,</span> <span class="n">DREQ0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_20_19</span><span class="p">,</span> <span class="n">SD1_CLK_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_20_19</span><span class="p">,</span> <span class="n">ET0_TX_EN</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_22_21</span><span class="p">,</span> <span class="n">DACK0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_22_21</span><span class="p">,</span> <span class="n">SD1_DAT3_A</span><span class="p">,</span> <span class="n">SEL_SDHI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_22_21</span><span class="p">,</span> <span class="n">ET0_TX_ER</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_25_23</span><span class="p">,</span> <span class="n">DREQ1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_25_23</span><span class="p">,</span> <span class="n">HSPI_CLK_B</span><span class="p">,</span> <span class="n">SEL_HSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_25_23</span><span class="p">,</span> <span class="n">RX4_B</span><span class="p">,</span> <span class="n">SEL_SCIF4_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_25_23</span><span class="p">,</span> <span class="n">ET0_PHY_INT_C</span><span class="p">,</span> <span class="n">SEL_ET0_CTL_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_25_23</span><span class="p">,</span> <span class="n">ET0_TX_CLK_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_27_26</span><span class="p">,</span> <span class="n">DACK1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_27_26</span><span class="p">,</span> <span class="n">HSPI_CS_B</span><span class="p">,</span> <span class="n">SEL_HSPI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_27_26</span><span class="p">,</span> <span class="n">TX4_B</span><span class="p">,</span> <span class="n">SEL_SCIF3_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_27_26</span><span class="p">,</span> <span class="n">ET0_RX_CLK_A</span><span class="p">,</span> <span class="n">SEL_ET0_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_28</span><span class="p">,</span> <span class="n">PRESETOUT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_28</span><span class="p">,</span> <span class="n">ST_CLKOUT</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINMUX_GPIO_GP_ALL</span><span class="p">(),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CLKOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PENC0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB_OVC0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3_B</span><span class="p">),</span>

	<span class="cm">/* IPSR0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_CLKIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA0_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKA_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_REQ</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA1_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKB_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_SYC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKC_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_VLD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA3_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKD_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA4_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0A_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA5_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0B_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA6_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0C_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA7_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0D_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA8_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC1A_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA9_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC1B_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA10_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC2A_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A11</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_D7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA11_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC2B_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA12_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3A_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A13</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA13_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3B_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA14_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3C_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_VCO_CLKIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA15_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3D_C</span><span class="p">),</span>

	<span class="cm">/* IPSR1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A16</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST0_PWM</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DON_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4A_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_VCO_CLKIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_CL1_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4B_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A18</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_PWM</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_CL2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4C_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A19</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_CLKIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_CLK_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4D_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A20</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_REQ</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_FLM_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A21</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_SYC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_VCPWC_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A22</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_VLD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_VEPWC_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_M_DISP_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A24</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A25</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D0_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD0_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D1_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD1_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT3_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D3_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD3_A</span><span class="p">),</span>

	<span class="cm">/* IPSR2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_CD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D4_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST1_D7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD4_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_WP_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D5_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD5_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_RSPCK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D6_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSPCLK_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD6_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_SSL_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_D7_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSSL_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD7_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QIO2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_GTX_CLK_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_CMD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC_CMD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QIO3_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCLE_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_MOSI_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QMO_QIO0_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FALE_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD2_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D11</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_MISO_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QMI_QIO1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRE_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD3_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FWE_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD5_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D13</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRB_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD6_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSE_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_TX_CLK_B</span><span class="p">),</span>

	<span class="cm">/* IPSR3 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK2_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS1_A26</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QIO3_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATACS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QIO2_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATACS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSPCLK_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_GTX_CLK_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_CD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATARD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QMO_QIO0_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD1_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_WP_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATAWR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QMI_QIO1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_CMD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATADIR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSSL_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD3_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RD_WR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_WAIT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_WAIT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ2</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_TX_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_LINK_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD5_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_WAIT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK2</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_RX_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_MAGIC_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD6_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DRACK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATAG</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK1_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ETXD7</span><span class="p">),</span>

	<span class="cm">/* IPSR4 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_FIELD</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_RXD1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_HSYNC</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_TXD_EN_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_RX_DV</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_VSYNC</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_RX_ER_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_RX_ER</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA0_VI0_B0</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_CRS_DV_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_CRS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA1_VI0_B1</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_MDC_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_COL</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA2_VI0_B2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_MDIO_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_MDC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA3_VI0_B3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_MDIO_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA4_VI0_B4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_LINK_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA5_VI0_B5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_MAGIC_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA6_VI0_G0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_PHY_INT_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA7_VI0_G1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G3</span><span class="p">),</span>

	<span class="cm">/* IPSR5 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">REF50CK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS1_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS0_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">REF125CK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADTRG</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_WP_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R4</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_PHY_INT_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT3_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R3</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_MAGIC_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R2</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_LINK_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R1</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_MDIO_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R0</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD3_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CMD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G5</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD2_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G4</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_RX_CLK_B</span><span class="p">),</span>

	<span class="cm">/* IPSR6 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS0_D</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC1B_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD09</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK0_D</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IECLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC1A_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD08</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0D_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD07</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0C_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD06</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0B_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD05</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC0A_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD04</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKD_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD03</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKC_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD02</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX0_D</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IERX_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKB_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD01</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIF_CLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX0_D</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IETX_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLKA_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD00</span><span class="p">),</span>

	<span class="cm">/* IPSR7 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFINT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4D_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFRD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_TXD1_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4C_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFWR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_TXD0_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4B_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFRS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_TXD_EN_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC4A_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFCS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_RXD1_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3D_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD15</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_RXD0_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3C_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_RX_ER_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3B_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_CRS_DV_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC3A_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD12</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_MDIO_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC2B_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_MDC_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC2A_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFD10</span><span class="p">),</span>

	<span class="cm">/* IPSR8 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS0_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD3_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS0_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_E</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_E</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_CDE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKB_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_VCPWC_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DISP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_TX_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX0_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKA_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_EXODDF_DU0_ODDF</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_RX_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK0_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_EXVSYNC_DU0_VSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_EXHSYNC_DU0_HSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DOTCLKOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA0_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DOTCLKIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS0_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFEBL_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFRDY</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFDREQ</span><span class="p">),</span>

	<span class="cm">/* IPSR9 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA14_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA13_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC2B_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA12_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC2A_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA11_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC1B_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA10_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TIOC1A_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA9_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_7_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA8_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_6_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD7_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA7_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_5_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD6_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA6_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_4_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD5_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA5_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_3_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD4_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA4_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_2_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA3_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA2_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA0_B</span><span class="p">),</span>

	<span class="cm">/* IPSR10 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_TX_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MLB_DAT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_RX_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MLB_SIG</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_RX_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_TX_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MLB_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSE_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_M_DISP_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRB_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_VEPWC_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKB_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_CLK_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKA_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_CLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1_D</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IECLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_FLM_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_7_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FWE_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_CL2_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_6_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX0_C</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRE_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_CL1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_5_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1_D</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FALE_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DON_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_4_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1_D</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCLE_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD_DATA15_B</span><span class="p">),</span>

	<span class="cm">/* IPSR11 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PRESETOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ST_CLKOUT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_RX_CLK_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_PHY_INT_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_TX_CLK_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT3_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_TX_ER</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_TX_EN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB_OVC1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_RX_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IERX_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PENC1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_TX_B</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IETX_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_RXD0_A</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_CLKENB</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_TXD1_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIF_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_CLK</span><span class="p">),</span>
		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII0_TXD0_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET0_ERXD4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDSELF</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS1_E</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HIFEBL_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1_E</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIF_CLK_C</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR0&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_0_31_FN</span><span class="p">,</span> <span class="n">FN_IP2_2_0</span><span class="p">,</span>
		<span class="n">GP_0_30_FN</span><span class="p">,</span> <span class="n">FN_IP1_31_29</span><span class="p">,</span>
		<span class="n">GP_0_29_FN</span><span class="p">,</span> <span class="n">FN_IP1_28_26</span><span class="p">,</span>
		<span class="n">GP_0_28_FN</span><span class="p">,</span> <span class="n">FN_IP1_25_23</span><span class="p">,</span>
		<span class="n">GP_0_27_FN</span><span class="p">,</span> <span class="n">FN_IP1_22_20</span><span class="p">,</span>
		<span class="n">GP_0_26_FN</span><span class="p">,</span> <span class="n">FN_IP1_19_18</span><span class="p">,</span>
		<span class="n">GP_0_25_FN</span><span class="p">,</span> <span class="n">FN_IP1_17_16</span><span class="p">,</span>
		<span class="n">GP_0_24_FN</span><span class="p">,</span> <span class="n">FN_IP0_5_4</span><span class="p">,</span>
		<span class="n">GP_0_23_FN</span><span class="p">,</span> <span class="n">FN_IP0_3_2</span><span class="p">,</span>
		<span class="n">GP_0_22_FN</span><span class="p">,</span> <span class="n">FN_IP0_1_0</span><span class="p">,</span>
		<span class="n">GP_0_21_FN</span><span class="p">,</span> <span class="n">FN_IP11_28</span><span class="p">,</span>
		<span class="n">GP_0_20_FN</span><span class="p">,</span> <span class="n">FN_IP1_7_6</span><span class="p">,</span>
		<span class="n">GP_0_19_FN</span><span class="p">,</span> <span class="n">FN_IP1_5_4</span><span class="p">,</span>
		<span class="n">GP_0_18_FN</span><span class="p">,</span> <span class="n">FN_IP1_3_2</span><span class="p">,</span>
		<span class="n">GP_0_17_FN</span><span class="p">,</span> <span class="n">FN_IP1_1_0</span><span class="p">,</span>
		<span class="n">GP_0_16_FN</span><span class="p">,</span> <span class="n">FN_IP0_31_30</span><span class="p">,</span>
		<span class="n">GP_0_15_FN</span><span class="p">,</span> <span class="n">FN_IP0_29_28</span><span class="p">,</span>
		<span class="n">GP_0_14_FN</span><span class="p">,</span> <span class="n">FN_IP0_27_26</span><span class="p">,</span>
		<span class="n">GP_0_13_FN</span><span class="p">,</span> <span class="n">FN_IP0_25_24</span><span class="p">,</span>
		<span class="n">GP_0_12_FN</span><span class="p">,</span> <span class="n">FN_IP0_23_22</span><span class="p">,</span>
		<span class="n">GP_0_11_FN</span><span class="p">,</span> <span class="n">FN_IP0_21_20</span><span class="p">,</span>
		<span class="n">GP_0_10_FN</span><span class="p">,</span> <span class="n">FN_IP0_19_18</span><span class="p">,</span>
		<span class="n">GP_0_9_FN</span><span class="p">,</span> <span class="n">FN_IP0_17_16</span><span class="p">,</span>
		<span class="n">GP_0_8_FN</span><span class="p">,</span> <span class="n">FN_IP0_15_14</span><span class="p">,</span>
		<span class="n">GP_0_7_FN</span><span class="p">,</span> <span class="n">FN_IP0_13_12</span><span class="p">,</span>
		<span class="n">GP_0_6_FN</span><span class="p">,</span> <span class="n">FN_IP0_11_10</span><span class="p">,</span>
		<span class="n">GP_0_5_FN</span><span class="p">,</span> <span class="n">FN_IP0_9_8</span><span class="p">,</span>
		<span class="n">GP_0_4_FN</span><span class="p">,</span> <span class="n">FN_IP0_7_6</span><span class="p">,</span>
		<span class="n">GP_0_3_FN</span><span class="p">,</span> <span class="n">FN_IP1_15_14</span><span class="p">,</span>
		<span class="n">GP_0_2_FN</span><span class="p">,</span> <span class="n">FN_IP1_13_12</span><span class="p">,</span>
		<span class="n">GP_0_1_FN</span><span class="p">,</span> <span class="n">FN_IP1_11_10</span><span class="p">,</span>
		<span class="n">GP_0_0_FN</span><span class="p">,</span> <span class="n">FN_IP1_9_8</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR1&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0008</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_1_31_FN</span><span class="p">,</span> <span class="n">FN_IP11_25_23</span><span class="p">,</span>
		<span class="n">GP_1_30_FN</span><span class="p">,</span> <span class="n">FN_IP2_13_11</span><span class="p">,</span>
		<span class="n">GP_1_29_FN</span><span class="p">,</span> <span class="n">FN_IP2_10_8</span><span class="p">,</span>
		<span class="n">GP_1_28_FN</span><span class="p">,</span> <span class="n">FN_IP2_7_5</span><span class="p">,</span>
		<span class="n">GP_1_27_FN</span><span class="p">,</span> <span class="n">FN_IP3_26_24</span><span class="p">,</span>
		<span class="n">GP_1_26_FN</span><span class="p">,</span> <span class="n">FN_IP3_23_21</span><span class="p">,</span>
		<span class="n">GP_1_25_FN</span><span class="p">,</span> <span class="n">FN_IP2_4_3</span><span class="p">,</span>
		<span class="n">GP_1_24_FN</span><span class="p">,</span> <span class="n">FN_WE1</span><span class="p">,</span>
		<span class="n">GP_1_23_FN</span><span class="p">,</span> <span class="n">FN_WE0</span><span class="p">,</span>
		<span class="n">GP_1_22_FN</span><span class="p">,</span> <span class="n">FN_IP3_19_18</span><span class="p">,</span>
		<span class="n">GP_1_21_FN</span><span class="p">,</span> <span class="n">FN_RD</span><span class="p">,</span>
		<span class="n">GP_1_20_FN</span><span class="p">,</span> <span class="n">FN_IP3_17_15</span><span class="p">,</span>
		<span class="n">GP_1_19_FN</span><span class="p">,</span> <span class="n">FN_IP3_14_12</span><span class="p">,</span>
		<span class="n">GP_1_18_FN</span><span class="p">,</span> <span class="n">FN_IP3_11_9</span><span class="p">,</span>
		<span class="n">GP_1_17_FN</span><span class="p">,</span> <span class="n">FN_IP3_8_6</span><span class="p">,</span>
		<span class="n">GP_1_16_FN</span><span class="p">,</span> <span class="n">FN_IP3_5_3</span><span class="p">,</span>
		<span class="n">GP_1_15_FN</span><span class="p">,</span> <span class="n">FN_EX_CS0</span><span class="p">,</span>
		<span class="n">GP_1_14_FN</span><span class="p">,</span> <span class="n">FN_IP3_2</span><span class="p">,</span>
		<span class="n">GP_1_13_FN</span><span class="p">,</span> <span class="n">FN_CS0</span><span class="p">,</span>
		<span class="n">GP_1_12_FN</span><span class="p">,</span> <span class="n">FN_BS</span><span class="p">,</span>
		<span class="n">GP_1_11_FN</span><span class="p">,</span> <span class="n">FN_CLKOUT</span><span class="p">,</span>
		<span class="n">GP_1_10_FN</span><span class="p">,</span> <span class="n">FN_IP3_1_0</span><span class="p">,</span>
		<span class="n">GP_1_9_FN</span><span class="p">,</span> <span class="n">FN_IP2_30_28</span><span class="p">,</span>
		<span class="n">GP_1_8_FN</span><span class="p">,</span> <span class="n">FN_IP2_27_25</span><span class="p">,</span>
		<span class="n">GP_1_7_FN</span><span class="p">,</span> <span class="n">FN_IP2_24_23</span><span class="p">,</span>
		<span class="n">GP_1_6_FN</span><span class="p">,</span> <span class="n">FN_IP2_22_20</span><span class="p">,</span>
		<span class="n">GP_1_5_FN</span><span class="p">,</span> <span class="n">FN_IP2_19_17</span><span class="p">,</span>
		<span class="n">GP_1_4_FN</span><span class="p">,</span> <span class="n">FN_IP2_16_14</span><span class="p">,</span>
		<span class="n">GP_1_3_FN</span><span class="p">,</span> <span class="n">FN_IP11_22_21</span><span class="p">,</span>
		<span class="n">GP_1_2_FN</span><span class="p">,</span> <span class="n">FN_IP11_20_19</span><span class="p">,</span>
		<span class="n">GP_1_1_FN</span><span class="p">,</span> <span class="n">FN_IP3_29_27</span><span class="p">,</span>
		<span class="n">GP_1_0_FN</span><span class="p">,</span> <span class="n">FN_IP3_20</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR2&quot;</span><span class="p">,</span> <span class="mh">0xFFFC000C</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_2_31_FN</span><span class="p">,</span> <span class="n">FN_IP4_31_30</span><span class="p">,</span>
		<span class="n">GP_2_30_FN</span><span class="p">,</span> <span class="n">FN_IP5_2_0</span><span class="p">,</span>
		<span class="n">GP_2_29_FN</span><span class="p">,</span> <span class="n">FN_IP5_5_3</span><span class="p">,</span>
		<span class="n">GP_2_28_FN</span><span class="p">,</span> <span class="n">FN_IP5_8_6</span><span class="p">,</span>
		<span class="n">GP_2_27_FN</span><span class="p">,</span> <span class="n">FN_IP5_11_9</span><span class="p">,</span>
		<span class="n">GP_2_26_FN</span><span class="p">,</span> <span class="n">FN_IP5_14_12</span><span class="p">,</span>
		<span class="n">GP_2_25_FN</span><span class="p">,</span> <span class="n">FN_IP5_17_15</span><span class="p">,</span>
		<span class="n">GP_2_24_FN</span><span class="p">,</span> <span class="n">FN_IP5_20_18</span><span class="p">,</span>
		<span class="n">GP_2_23_FN</span><span class="p">,</span> <span class="n">FN_IP5_22_21</span><span class="p">,</span>
		<span class="n">GP_2_22_FN</span><span class="p">,</span> <span class="n">FN_IP5_24_23</span><span class="p">,</span>
		<span class="n">GP_2_21_FN</span><span class="p">,</span> <span class="n">FN_IP5_26_25</span><span class="p">,</span>
		<span class="n">GP_2_20_FN</span><span class="p">,</span> <span class="n">FN_IP4_29_28</span><span class="p">,</span>
		<span class="n">GP_2_19_FN</span><span class="p">,</span> <span class="n">FN_IP4_27_26</span><span class="p">,</span>
		<span class="n">GP_2_18_FN</span><span class="p">,</span> <span class="n">FN_IP4_25_24</span><span class="p">,</span>
		<span class="n">GP_2_17_FN</span><span class="p">,</span> <span class="n">FN_IP4_23_22</span><span class="p">,</span>
		<span class="n">GP_2_16_FN</span><span class="p">,</span> <span class="n">FN_IP4_21_20</span><span class="p">,</span>
		<span class="n">GP_2_15_FN</span><span class="p">,</span> <span class="n">FN_IP4_19_18</span><span class="p">,</span>
		<span class="n">GP_2_14_FN</span><span class="p">,</span> <span class="n">FN_IP4_17_15</span><span class="p">,</span>
		<span class="n">GP_2_13_FN</span><span class="p">,</span> <span class="n">FN_IP4_14_12</span><span class="p">,</span>
		<span class="n">GP_2_12_FN</span><span class="p">,</span> <span class="n">FN_IP4_11_9</span><span class="p">,</span>
		<span class="n">GP_2_11_FN</span><span class="p">,</span> <span class="n">FN_IP4_8_6</span><span class="p">,</span>
		<span class="n">GP_2_10_FN</span><span class="p">,</span> <span class="n">FN_IP4_5_3</span><span class="p">,</span>
		<span class="n">GP_2_9_FN</span><span class="p">,</span> <span class="n">FN_IP8_27_26</span><span class="p">,</span>
		<span class="n">GP_2_8_FN</span><span class="p">,</span> <span class="n">FN_IP11_12</span><span class="p">,</span>
		<span class="n">GP_2_7_FN</span><span class="p">,</span> <span class="n">FN_IP8_25_23</span><span class="p">,</span>
		<span class="n">GP_2_6_FN</span><span class="p">,</span> <span class="n">FN_IP8_22_20</span><span class="p">,</span>
		<span class="n">GP_2_5_FN</span><span class="p">,</span> <span class="n">FN_IP11_27_26</span><span class="p">,</span>
		<span class="n">GP_2_4_FN</span><span class="p">,</span> <span class="n">FN_IP8_29_28</span><span class="p">,</span>
		<span class="n">GP_2_3_FN</span><span class="p">,</span> <span class="n">FN_IP4_2_0</span><span class="p">,</span>
		<span class="n">GP_2_2_FN</span><span class="p">,</span> <span class="n">FN_IP11_11_10</span><span class="p">,</span>
		<span class="n">GP_2_1_FN</span><span class="p">,</span> <span class="n">FN_IP11_9_7</span><span class="p">,</span>
		<span class="n">GP_2_0_FN</span><span class="p">,</span> <span class="n">FN_IP11_6_4</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR3&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0010</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_3_31_FN</span><span class="p">,</span> <span class="n">FN_IP9_1_0</span><span class="p">,</span>
		<span class="n">GP_3_30_FN</span><span class="p">,</span> <span class="n">FN_IP8_19_18</span><span class="p">,</span>
		<span class="n">GP_3_29_FN</span><span class="p">,</span> <span class="n">FN_IP8_17_16</span><span class="p">,</span>
		<span class="n">GP_3_28_FN</span><span class="p">,</span> <span class="n">FN_IP8_15_14</span><span class="p">,</span>
		<span class="n">GP_3_27_FN</span><span class="p">,</span> <span class="n">FN_IP8_13_12</span><span class="p">,</span>
		<span class="n">GP_3_26_FN</span><span class="p">,</span> <span class="n">FN_IP8_11_10</span><span class="p">,</span>
		<span class="n">GP_3_25_FN</span><span class="p">,</span> <span class="n">FN_IP8_9_8</span><span class="p">,</span>
		<span class="n">GP_3_24_FN</span><span class="p">,</span> <span class="n">FN_IP8_7_6</span><span class="p">,</span>
		<span class="n">GP_3_23_FN</span><span class="p">,</span> <span class="n">FN_IP8_5_4</span><span class="p">,</span>
		<span class="n">GP_3_22_FN</span><span class="p">,</span> <span class="n">FN_IP8_3_2</span><span class="p">,</span>
		<span class="n">GP_3_21_FN</span><span class="p">,</span> <span class="n">FN_IP8_1_0</span><span class="p">,</span>
		<span class="n">GP_3_20_FN</span><span class="p">,</span> <span class="n">FN_IP7_30_29</span><span class="p">,</span>
		<span class="n">GP_3_19_FN</span><span class="p">,</span> <span class="n">FN_IP7_28_27</span><span class="p">,</span>
		<span class="n">GP_3_18_FN</span><span class="p">,</span> <span class="n">FN_IP7_26_24</span><span class="p">,</span>
		<span class="n">GP_3_17_FN</span><span class="p">,</span> <span class="n">FN_IP7_23_21</span><span class="p">,</span>
		<span class="n">GP_3_16_FN</span><span class="p">,</span> <span class="n">FN_IP7_20_18</span><span class="p">,</span>
		<span class="n">GP_3_15_FN</span><span class="p">,</span> <span class="n">FN_IP7_17_15</span><span class="p">,</span>
		<span class="n">GP_3_14_FN</span><span class="p">,</span> <span class="n">FN_IP7_14_12</span><span class="p">,</span>
		<span class="n">GP_3_13_FN</span><span class="p">,</span> <span class="n">FN_IP7_11_9</span><span class="p">,</span>
		<span class="n">GP_3_12_FN</span><span class="p">,</span> <span class="n">FN_IP7_8_6</span><span class="p">,</span>
		<span class="n">GP_3_11_FN</span><span class="p">,</span> <span class="n">FN_IP7_5_3</span><span class="p">,</span>
		<span class="n">GP_3_10_FN</span><span class="p">,</span> <span class="n">FN_IP7_2_0</span><span class="p">,</span>
		<span class="n">GP_3_9_FN</span><span class="p">,</span> <span class="n">FN_IP6_23_21</span><span class="p">,</span>
		<span class="n">GP_3_8_FN</span><span class="p">,</span> <span class="n">FN_IP6_20_18</span><span class="p">,</span>
		<span class="n">GP_3_7_FN</span><span class="p">,</span> <span class="n">FN_IP6_17_16</span><span class="p">,</span>
		<span class="n">GP_3_6_FN</span><span class="p">,</span> <span class="n">FN_IP6_15_14</span><span class="p">,</span>
		<span class="n">GP_3_5_FN</span><span class="p">,</span> <span class="n">FN_IP6_13_12</span><span class="p">,</span>
		<span class="n">GP_3_4_FN</span><span class="p">,</span> <span class="n">FN_IP6_11_10</span><span class="p">,</span>
		<span class="n">GP_3_3_FN</span><span class="p">,</span> <span class="n">FN_IP6_9_8</span><span class="p">,</span>
		<span class="n">GP_3_2_FN</span><span class="p">,</span> <span class="n">FN_IP6_7_6</span><span class="p">,</span>
		<span class="n">GP_3_1_FN</span><span class="p">,</span> <span class="n">FN_IP6_5_3</span><span class="p">,</span>
		<span class="n">GP_3_0_FN</span><span class="p">,</span> <span class="n">FN_IP6_2_0</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR4&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0014</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_4_31_FN</span><span class="p">,</span> <span class="n">FN_IP10_24_23</span><span class="p">,</span>
		<span class="n">GP_4_30_FN</span><span class="p">,</span> <span class="n">FN_IP10_22</span><span class="p">,</span>
		<span class="n">GP_4_29_FN</span><span class="p">,</span> <span class="n">FN_IP11_18_16</span><span class="p">,</span>
		<span class="n">GP_4_28_FN</span><span class="p">,</span> <span class="n">FN_USB_OVC0</span><span class="p">,</span>
		<span class="n">GP_4_27_FN</span><span class="p">,</span> <span class="n">FN_IP11_15_13</span><span class="p">,</span>
		<span class="n">GP_4_26_FN</span><span class="p">,</span> <span class="n">FN_PENC0</span><span class="p">,</span>
		<span class="n">GP_4_25_FN</span><span class="p">,</span> <span class="n">FN_IP11_2</span><span class="p">,</span>
		<span class="n">GP_4_24_FN</span><span class="p">,</span> <span class="n">FN_SCL0</span><span class="p">,</span>
		<span class="n">GP_4_23_FN</span><span class="p">,</span> <span class="n">FN_IP11_1</span><span class="p">,</span>
		<span class="n">GP_4_22_FN</span><span class="p">,</span> <span class="n">FN_IP11_0</span><span class="p">,</span>
		<span class="n">GP_4_21_FN</span><span class="p">,</span> <span class="n">FN_IP10_21_19</span><span class="p">,</span>
		<span class="n">GP_4_20_FN</span><span class="p">,</span> <span class="n">FN_IP10_18_16</span><span class="p">,</span>
		<span class="n">GP_4_19_FN</span><span class="p">,</span> <span class="n">FN_IP10_15</span><span class="p">,</span>
		<span class="n">GP_4_18_FN</span><span class="p">,</span> <span class="n">FN_IP10_14_12</span><span class="p">,</span>
		<span class="n">GP_4_17_FN</span><span class="p">,</span> <span class="n">FN_IP10_11_9</span><span class="p">,</span>
		<span class="n">GP_4_16_FN</span><span class="p">,</span> <span class="n">FN_IP10_8_6</span><span class="p">,</span>
		<span class="n">GP_4_15_FN</span><span class="p">,</span> <span class="n">FN_IP10_5_3</span><span class="p">,</span>
		<span class="n">GP_4_14_FN</span><span class="p">,</span> <span class="n">FN_IP10_2_0</span><span class="p">,</span>
		<span class="n">GP_4_13_FN</span><span class="p">,</span> <span class="n">FN_IP9_29_28</span><span class="p">,</span>
		<span class="n">GP_4_12_FN</span><span class="p">,</span> <span class="n">FN_IP9_27_26</span><span class="p">,</span>
		<span class="n">GP_4_11_FN</span><span class="p">,</span> <span class="n">FN_IP9_9_8</span><span class="p">,</span>
		<span class="n">GP_4_10_FN</span><span class="p">,</span> <span class="n">FN_IP9_7_6</span><span class="p">,</span>
		<span class="n">GP_4_9_FN</span><span class="p">,</span> <span class="n">FN_IP9_5_4</span><span class="p">,</span>
		<span class="n">GP_4_8_FN</span><span class="p">,</span> <span class="n">FN_IP9_3_2</span><span class="p">,</span>
		<span class="n">GP_4_7_FN</span><span class="p">,</span> <span class="n">FN_IP9_17_16</span><span class="p">,</span>
		<span class="n">GP_4_6_FN</span><span class="p">,</span> <span class="n">FN_IP9_15_14</span><span class="p">,</span>
		<span class="n">GP_4_5_FN</span><span class="p">,</span> <span class="n">FN_IP9_13_12</span><span class="p">,</span>
		<span class="n">GP_4_4_FN</span><span class="p">,</span> <span class="n">FN_IP9_11_10</span><span class="p">,</span>
		<span class="n">GP_4_3_FN</span><span class="p">,</span> <span class="n">FN_IP9_25_24</span><span class="p">,</span>
		<span class="n">GP_4_2_FN</span><span class="p">,</span> <span class="n">FN_IP9_23_22</span><span class="p">,</span>
		<span class="n">GP_4_1_FN</span><span class="p">,</span> <span class="n">FN_IP9_21_20</span><span class="p">,</span>
		<span class="n">GP_4_0_FN</span><span class="p">,</span> <span class="n">FN_IP9_19_18</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR5&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0018</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 31 - 28 */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 27 - 24 */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 23 - 20 */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 19 - 16 */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 15 - 12 */</span>
		<span class="n">GP_5_11_FN</span><span class="p">,</span> <span class="n">FN_IP10_29_28</span><span class="p">,</span>
		<span class="n">GP_5_10_FN</span><span class="p">,</span> <span class="n">FN_IP10_27_26</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 9 - 6 */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 5, 4 */</span>
		<span class="n">GP_5_3_FN</span><span class="p">,</span> <span class="n">FN_IRQ3_B</span><span class="p">,</span>
		<span class="n">GP_5_2_FN</span><span class="p">,</span> <span class="n">FN_IRQ2_B</span><span class="p">,</span>
		<span class="n">GP_5_1_FN</span><span class="p">,</span> <span class="n">FN_IP11_3</span><span class="p">,</span>
		<span class="n">GP_5_0_FN</span><span class="p">,</span> <span class="n">FN_IP10_25</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR0&quot;</span><span class="p">,</span> <span class="mh">0xFFFC001C</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			<span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
			<span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IP0_31_30 [2] */</span>
		<span class="n">FN_A15</span><span class="p">,</span> <span class="n">FN_ST0_VCO_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_DATA15_A</span><span class="p">,</span>
			<span class="n">FN_TIOC3D_C</span><span class="p">,</span>
		<span class="cm">/* IP0_29_28 [2] */</span>
		<span class="n">FN_A14</span><span class="p">,</span> <span class="n">FN_LCD_DATA14_A</span><span class="p">,</span> <span class="n">FN_TIOC3C_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_27_26 [2] */</span>
		<span class="n">FN_A13</span><span class="p">,</span> <span class="n">FN_LCD_DATA13_A</span><span class="p">,</span> <span class="n">FN_TIOC3B_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_25_24 [2] */</span>
		<span class="n">FN_A12</span><span class="p">,</span> <span class="n">FN_LCD_DATA12_A</span><span class="p">,</span> <span class="n">FN_TIOC3A_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_23_22 [2] */</span>
		<span class="n">FN_A11</span><span class="p">,</span> <span class="n">FN_ST0_D7</span><span class="p">,</span> <span class="n">FN_LCD_DATA11_A</span><span class="p">,</span> <span class="n">FN_TIOC2B_C</span><span class="p">,</span>
		<span class="cm">/* IP0_21_20 [2] */</span>
		<span class="n">FN_A10</span><span class="p">,</span> <span class="n">FN_ST0_D6</span><span class="p">,</span> <span class="n">FN_LCD_DATA10_A</span><span class="p">,</span> <span class="n">FN_TIOC2A_C</span><span class="p">,</span>
		<span class="cm">/* IP0_19_18 [2] */</span>
		<span class="n">FN_A9</span><span class="p">,</span> <span class="n">FN_ST0_D5</span><span class="p">,</span> <span class="n">FN_LCD_DATA9_A</span><span class="p">,</span> <span class="n">FN_TIOC1B_C</span><span class="p">,</span>
		<span class="cm">/* IP0_17_16 [2] */</span>
		<span class="n">FN_A8</span><span class="p">,</span> <span class="n">FN_ST0_D4</span><span class="p">,</span> <span class="n">FN_LCD_DATA8_A</span><span class="p">,</span> <span class="n">FN_TIOC1A_C</span><span class="p">,</span>
		<span class="cm">/* IP0_15_14 [2] */</span>
		<span class="n">FN_A7</span><span class="p">,</span> <span class="n">FN_ST0_D3</span><span class="p">,</span> <span class="n">FN_LCD_DATA7_A</span><span class="p">,</span> <span class="n">FN_TIOC0D_C</span><span class="p">,</span>
		<span class="cm">/* IP0_13_12 [2] */</span>
		<span class="n">FN_A6</span><span class="p">,</span> <span class="n">FN_ST0_D2</span><span class="p">,</span> <span class="n">FN_LCD_DATA6_A</span><span class="p">,</span> <span class="n">FN_TIOC0C_C</span><span class="p">,</span>
		<span class="cm">/* IP0_11_10 [2] */</span>
		<span class="n">FN_A5</span><span class="p">,</span> <span class="n">FN_ST0_D1</span><span class="p">,</span> <span class="n">FN_LCD_DATA5_A</span><span class="p">,</span> <span class="n">FN_TIOC0B_C</span><span class="p">,</span>
		<span class="cm">/* IP0_9_8 [2] */</span>
		<span class="n">FN_A4</span><span class="p">,</span> <span class="n">FN_ST0_D0</span><span class="p">,</span> <span class="n">FN_LCD_DATA4_A</span><span class="p">,</span> <span class="n">FN_TIOC0A_C</span><span class="p">,</span>
		<span class="cm">/* IP0_7_6 [2] */</span>
		<span class="n">FN_A3</span><span class="p">,</span> <span class="n">FN_ST0_VLD</span><span class="p">,</span> <span class="n">FN_LCD_DATA3_A</span><span class="p">,</span> <span class="n">FN_TCLKD_C</span><span class="p">,</span>
		<span class="cm">/* IP0_5_4 [2] */</span>
		<span class="n">FN_A2</span><span class="p">,</span> <span class="n">FN_ST0_SYC</span><span class="p">,</span> <span class="n">FN_LCD_DATA2_A</span><span class="p">,</span> <span class="n">FN_TCLKC_C</span><span class="p">,</span>
		<span class="cm">/* IP0_3_2 [2] */</span>
		<span class="n">FN_A1</span><span class="p">,</span> <span class="n">FN_ST0_REQ</span><span class="p">,</span> <span class="n">FN_LCD_DATA1_A</span><span class="p">,</span> <span class="n">FN_TCLKB_C</span><span class="p">,</span>
		<span class="cm">/* IP0_1_0 [2] */</span>
		<span class="n">FN_A0</span><span class="p">,</span> <span class="n">FN_ST0_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_DATA0_A</span><span class="p">,</span> <span class="n">FN_TCLKA_C</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR1&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0020</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			<span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IP1_31_29 [3] */</span>
		<span class="n">FN_D3</span><span class="p">,</span> <span class="n">FN_SD0_DAT3_A</span><span class="p">,</span> <span class="n">FN_MMC_D3_A</span><span class="p">,</span> <span class="n">FN_ST1_D6</span><span class="p">,</span>
			<span class="n">FN_FD3_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_28_26 [3] */</span>
		<span class="n">FN_D2</span><span class="p">,</span> <span class="n">FN_SD0_DAT2_A</span><span class="p">,</span> <span class="n">FN_MMC_D2_A</span><span class="p">,</span> <span class="n">FN_ST1_D5</span><span class="p">,</span>
			<span class="n">FN_FD2_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_25_23 [3] */</span>
		<span class="n">FN_D1</span><span class="p">,</span> <span class="n">FN_SD0_DAT1_A</span><span class="p">,</span> <span class="n">FN_MMC_D1_A</span><span class="p">,</span> <span class="n">FN_ST1_D4</span><span class="p">,</span>
			<span class="n">FN_FD1_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_22_20 [3] */</span>
		<span class="n">FN_D0</span><span class="p">,</span> <span class="n">FN_SD0_DAT0_A</span><span class="p">,</span> <span class="n">FN_MMC_D0_A</span><span class="p">,</span> <span class="n">FN_ST1_D3</span><span class="p">,</span>
			<span class="n">FN_FD0_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_19_18 [2] */</span>
		<span class="n">FN_A25</span><span class="p">,</span> <span class="n">FN_TX2_D</span><span class="p">,</span> <span class="n">FN_ST1_D2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_17_16 [2] */</span>
		<span class="n">FN_A24</span><span class="p">,</span> <span class="n">FN_RX2_D</span><span class="p">,</span> <span class="n">FN_ST1_D1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_15_14 [2] */</span>
		<span class="n">FN_A23</span><span class="p">,</span> <span class="n">FN_ST1_D0</span><span class="p">,</span> <span class="n">FN_LCD_M_DISP_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_13_12 [2] */</span>
		<span class="n">FN_A22</span><span class="p">,</span> <span class="n">FN_ST1_VLD</span><span class="p">,</span> <span class="n">FN_LCD_VEPWC_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_11_10 [2] */</span>
		<span class="n">FN_A21</span><span class="p">,</span> <span class="n">FN_ST1_SYC</span><span class="p">,</span> <span class="n">FN_LCD_VCPWC_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_9_8 [2] */</span>
		<span class="n">FN_A20</span><span class="p">,</span> <span class="n">FN_ST1_REQ</span><span class="p">,</span> <span class="n">FN_LCD_FLM_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_7_6 [2] */</span>
		<span class="n">FN_A19</span><span class="p">,</span> <span class="n">FN_ST1_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_CLK_A</span><span class="p">,</span>	<span class="n">FN_TIOC4D_C</span><span class="p">,</span>
		<span class="cm">/* IP1_5_4 [2] */</span>
		<span class="n">FN_A18</span><span class="p">,</span> <span class="n">FN_ST1_PWM</span><span class="p">,</span> <span class="n">FN_LCD_CL2_A</span><span class="p">,</span> <span class="n">FN_TIOC4C_C</span><span class="p">,</span>
		<span class="cm">/* IP1_3_2 [2] */</span>
		<span class="n">FN_A17</span><span class="p">,</span> <span class="n">FN_ST1_VCO_CLKIN</span><span class="p">,</span> <span class="n">FN_LCD_CL1_A</span><span class="p">,</span>	<span class="n">FN_TIOC4B_C</span><span class="p">,</span>
		<span class="cm">/* IP1_1_0 [2] */</span>
		<span class="n">FN_A16</span><span class="p">,</span> <span class="n">FN_ST0_PWM</span><span class="p">,</span> <span class="n">FN_LCD_DON_A</span><span class="p">,</span> <span class="n">FN_TIOC4A_C</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR2&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0024</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IP2_31 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_30_28 [3] */</span>
		<span class="n">FN_D14</span><span class="p">,</span> <span class="n">FN_TX2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FSE_A</span><span class="p">,</span>
			<span class="n">FN_ET0_TX_CLK_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_27_25 [3] */</span>
		<span class="n">FN_D13</span><span class="p">,</span> <span class="n">FN_RX2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FRB_A</span><span class="p">,</span>
			<span class="n">FN_ET0_ETXD6_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_24_23 [2] */</span>
		<span class="n">FN_D12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FWE_A</span><span class="p">,</span> <span class="n">FN_ET0_ETXD5_B</span><span class="p">,</span>
		<span class="cm">/* IP2_22_20 [3] */</span>
		<span class="n">FN_D11</span><span class="p">,</span> <span class="n">FN_RSPI_MISO_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_QMI_QIO1_A</span><span class="p">,</span>
			<span class="n">FN_FRE_A</span><span class="p">,</span> <span class="n">FN_ET0_ETXD3_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_19_17 [3] */</span>
		<span class="n">FN_D10</span><span class="p">,</span> <span class="n">FN_RSPI_MOSI_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_QMO_QIO0_A</span><span class="p">,</span>
			<span class="n">FN_FALE_A</span><span class="p">,</span> <span class="n">FN_ET0_ETXD2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_16_14 [3] */</span>
		<span class="n">FN_D9</span><span class="p">,</span> <span class="n">FN_SD0_CMD_A</span><span class="p">,</span> <span class="n">FN_MMC_CMD_A</span><span class="p">,</span> <span class="n">FN_QIO3_A</span><span class="p">,</span>
			<span class="n">FN_FCLE_A</span><span class="p">,</span> <span class="n">FN_ET0_ETXD1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_13_11 [3] */</span>
		<span class="n">FN_D8</span><span class="p">,</span> <span class="n">FN_SD0_CLK_A</span><span class="p">,</span> <span class="n">FN_MMC_CLK_A</span><span class="p">,</span> <span class="n">FN_QIO2_A</span><span class="p">,</span>
			<span class="n">FN_FCE_A</span><span class="p">,</span> <span class="n">FN_ET0_GTX_CLK_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_10_8 [3] */</span>
		<span class="n">FN_D7</span><span class="p">,</span> <span class="n">FN_RSPI_SSL_A</span><span class="p">,</span> <span class="n">FN_MMC_D7_A</span><span class="p">,</span> <span class="n">FN_QSSL_A</span><span class="p">,</span>
			<span class="n">FN_FD7_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_7_5 [3] */</span>
		<span class="n">FN_D6</span><span class="p">,</span> <span class="n">FN_RSPI_RSPCK_A</span><span class="p">,</span> <span class="n">FN_MMC_D6_A</span><span class="p">,</span> <span class="n">FN_QSPCLK_A</span><span class="p">,</span>
			<span class="n">FN_FD6_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_4_3 [2] */</span>
		<span class="n">FN_D5</span><span class="p">,</span> <span class="n">FN_SD0_WP_A</span><span class="p">,</span> <span class="n">FN_MMC_D5_A</span><span class="p">,</span> <span class="n">FN_FD5_A</span><span class="p">,</span>
		<span class="cm">/* IP2_2_0 [3] */</span>
		<span class="n">FN_D4</span><span class="p">,</span> <span class="n">FN_SD0_CD_A</span><span class="p">,</span> <span class="n">FN_MMC_D4_A</span><span class="p">,</span> <span class="n">FN_ST1_D7</span><span class="p">,</span>
			<span class="n">FN_FD4_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR3&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0028</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
				<span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP3_31_30 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_29_27 [3] */</span>
		<span class="n">FN_DRACK0</span><span class="p">,</span> <span class="n">FN_SD1_DAT2_A</span><span class="p">,</span> <span class="n">FN_ATAG</span><span class="p">,</span> <span class="n">FN_TCLK1_A</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_26_24 [3] */</span>
		<span class="n">FN_EX_WAIT2</span><span class="p">,</span> <span class="n">FN_SD1_DAT1_A</span><span class="p">,</span> <span class="n">FN_DACK2</span><span class="p">,</span> <span class="n">FN_CAN1_RX_C</span><span class="p">,</span>
		<span class="n">FN_ET0_MAGIC_C</span><span class="p">,</span> <span class="n">FN_ET0_ETXD6_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_23_21 [3] */</span>
		<span class="n">FN_EX_WAIT1</span><span class="p">,</span> <span class="n">FN_SD1_DAT0_A</span><span class="p">,</span> <span class="n">FN_DREQ2</span><span class="p">,</span> <span class="n">FN_CAN1_TX_C</span><span class="p">,</span>
		<span class="n">FN_ET0_LINK_C</span><span class="p">,</span> <span class="n">FN_ET0_ETXD5_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_20 [1] */</span>
		<span class="n">FN_EX_WAIT0</span><span class="p">,</span> <span class="n">FN_TCLK1_B</span><span class="p">,</span>
	    <span class="cm">/* IP3_19_18 [2] */</span>
		<span class="n">FN_RD_WR</span><span class="p">,</span> <span class="n">FN_TCLK1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_17_15 [3] */</span>
		<span class="n">FN_EX_CS5</span><span class="p">,</span> <span class="n">FN_SD1_CMD_A</span><span class="p">,</span> <span class="n">FN_ATADIR</span><span class="p">,</span> <span class="n">FN_QSSL_B</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD3_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_14_12 [3] */</span>
		<span class="n">FN_EX_CS4</span><span class="p">,</span> <span class="n">FN_SD1_WP_A</span><span class="p">,</span> <span class="n">FN_ATAWR</span><span class="p">,</span> <span class="n">FN_QMI_QIO1_B</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD2_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_11_9 [3] */</span>
		<span class="n">FN_EX_CS3</span><span class="p">,</span> <span class="n">FN_SD1_CD_A</span><span class="p">,</span> <span class="n">FN_ATARD</span><span class="p">,</span> <span class="n">FN_QMO_QIO0_B</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD1_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_8_6 [3] */</span>
		<span class="n">FN_EX_CS2</span><span class="p">,</span> <span class="n">FN_TX3_B</span><span class="p">,</span> <span class="n">FN_ATACS1</span><span class="p">,</span> <span class="n">FN_QSPCLK_B</span><span class="p">,</span>
		<span class="n">FN_ET0_GTX_CLK_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_5_3 [3] */</span>
		<span class="n">FN_EX_CS1</span><span class="p">,</span> <span class="n">FN_RX3_B</span><span class="p">,</span> <span class="n">FN_ATACS0</span><span class="p">,</span> <span class="n">FN_QIO2_B</span><span class="p">,</span>
		<span class="n">FN_ET0_ETXD0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_2 [1] */</span>
		<span class="n">FN_CS1_A26</span><span class="p">,</span> <span class="n">FN_QIO3_B</span><span class="p">,</span>
	    <span class="cm">/* IP3_1_0 [2] */</span>
		<span class="n">FN_D15</span><span class="p">,</span> <span class="n">FN_SCK2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR4&quot;</span><span class="p">,</span> <span class="mh">0xFFFC002C</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
				<span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span> <span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP4_31_30 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_SCK2_A</span><span class="p">,</span> <span class="n">FN_VI0_G3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_29_28 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_RTS1_B</span><span class="p">,</span> <span class="n">FN_VI0_G2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_27_26 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_CTS1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA7_VI0_G1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_25_24 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_TX1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA6_VI0_G0</span><span class="p">,</span> <span class="n">FN_ET0_PHY_INT_A</span><span class="p">,</span>
	    <span class="cm">/* IP4_23_22 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_RX1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA5_VI0_B5</span><span class="p">,</span> <span class="n">FN_ET0_MAGIC_A</span><span class="p">,</span>
	    <span class="cm">/* IP4_21_20 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_SCK1_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA4_VI0_B4</span><span class="p">,</span> <span class="n">FN_ET0_LINK_A</span><span class="p">,</span>
	    <span class="cm">/* IP4_19_18 [2] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_RTS0_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA3_VI0_B3</span><span class="p">,</span> <span class="n">FN_ET0_MDIO_A</span><span class="p">,</span>
	    <span class="cm">/* IP4_17_15 [3] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">FN_CTS0_B</span><span class="p">,</span> <span class="n">FN_VI0_DATA2_VI0_B2</span><span class="p">,</span> <span class="n">FN_RMII0_MDIO_A</span><span class="p">,</span>
			<span class="n">FN_ET0_MDC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_14_12 [3] */</span>
		<span class="n">FN_HTX0_A</span><span class="p">,</span> <span class="n">FN_TX1_A</span><span class="p">,</span> <span class="n">FN_VI0_DATA1_VI0_B1</span><span class="p">,</span> <span class="n">FN_RMII0_MDC_A</span><span class="p">,</span>
			<span class="n">FN_ET0_COL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_11_9 [3] */</span>
		<span class="n">FN_HRX0_A</span><span class="p">,</span> <span class="n">FN_RX1_A</span><span class="p">,</span> <span class="n">FN_VI0_DATA0_VI0_B0</span><span class="p">,</span> <span class="n">FN_RMII0_CRS_DV_A</span><span class="p">,</span>
			<span class="n">FN_ET0_CRS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_8_6 [3] */</span>
		<span class="n">FN_HSCK0_A</span><span class="p">,</span> <span class="n">FN_SCK1_A</span><span class="p">,</span> <span class="n">FN_VI0_VSYNC</span><span class="p">,</span> <span class="n">FN_RMII0_RX_ER_A</span><span class="p">,</span>
			<span class="n">FN_ET0_RX_ER</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_5_3 [3] */</span>
		<span class="n">FN_HRTS0_A</span><span class="p">,</span> <span class="n">FN_RTS1_A</span><span class="p">,</span> <span class="n">FN_VI0_HSYNC</span><span class="p">,</span> <span class="n">FN_RMII0_TXD_EN_A</span><span class="p">,</span>
			<span class="n">FN_ET0_RX_DV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_2_0 [3] */</span>
		<span class="n">FN_HCTS0_A</span><span class="p">,</span> <span class="n">FN_CTS1_A</span><span class="p">,</span> <span class="n">FN_VI0_FIELD</span><span class="p">,</span> <span class="n">FN_RMII0_RXD1_A</span><span class="p">,</span>
			<span class="n">FN_ET0_ERXD7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR5&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0030</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
				<span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP5_31 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_30 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_29 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_28 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_27 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_26_25 [2] */</span>
		<span class="n">FN_REF50CK</span><span class="p">,</span> <span class="n">FN_CTS1_E</span><span class="p">,</span> <span class="n">FN_HCTS0_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_24_23 [2] */</span>
		<span class="n">FN_REF125CK</span><span class="p">,</span> <span class="n">FN_ADTRG</span><span class="p">,</span> <span class="n">FN_RX5_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_22_21 [2] */</span>
		<span class="n">FN_SD2_WP_A</span><span class="p">,</span> <span class="n">FN_TX5_A</span><span class="p">,</span> <span class="n">FN_VI0_R5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_20_18 [3] */</span>
		<span class="n">FN_SD2_CD_A</span><span class="p">,</span> <span class="n">FN_RX5_A</span><span class="p">,</span> <span class="n">FN_VI0_R4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_ET0_PHY_INT_B</span><span class="p">,</span>
	    <span class="cm">/* IP5_17_15 [3] */</span>
		<span class="n">FN_SD2_DAT3_A</span><span class="p">,</span> <span class="n">FN_TX4_A</span><span class="p">,</span> <span class="n">FN_VI0_R3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_ET0_MAGIC_B</span><span class="p">,</span>
	    <span class="cm">/* IP5_14_12 [3] */</span>
		<span class="n">FN_SD2_DAT2_A</span><span class="p">,</span> <span class="n">FN_RX4_A</span><span class="p">,</span> <span class="n">FN_VI0_R2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_ET0_LINK_B</span><span class="p">,</span>
	    <span class="cm">/* IP5_11_9 [3] */</span>
		<span class="n">FN_SD2_DAT1_A</span><span class="p">,</span> <span class="n">FN_TX3_A</span><span class="p">,</span> <span class="n">FN_VI0_R1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_ET0_MDIO_B</span><span class="p">,</span>
	    <span class="cm">/* IP5_8_6 [3] */</span>
		<span class="n">FN_SD2_DAT0_A</span><span class="p">,</span> <span class="n">FN_RX3_A</span><span class="p">,</span> <span class="n">FN_VI0_R0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_ET0_ERXD3_B</span><span class="p">,</span>
	    <span class="cm">/* IP5_5_3 [3] */</span>
		<span class="n">FN_SD2_CMD_A</span><span class="p">,</span> <span class="n">FN_TX2_A</span><span class="p">,</span> <span class="n">FN_VI0_G5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_ET0_ERXD2_B</span><span class="p">,</span>
	    <span class="cm">/* IP5_2_0 [3] */</span>
		<span class="n">FN_SD2_CLK_A</span><span class="p">,</span> <span class="n">FN_RX2_A</span><span class="p">,</span> <span class="n">FN_VI0_G4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">FN_ET0_RX_CLK_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR6&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0034</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
				<span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP5_31 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_30 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_29 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_28 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_27 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_26 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_25 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_24 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_23_21 [3] */</span>
		<span class="n">FN_DU0_DG1</span><span class="p">,</span> <span class="n">FN_CTS1_C</span><span class="p">,</span> <span class="n">FN_HRTS0_D</span><span class="p">,</span> <span class="n">FN_TIOC1B_A</span><span class="p">,</span>
		<span class="n">FN_HIFD09</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_20_18 [3] */</span>
		<span class="n">FN_DU0_DG0</span><span class="p">,</span> <span class="n">FN_TX1_C</span><span class="p">,</span> <span class="n">FN_HSCK0_D</span><span class="p">,</span> <span class="n">FN_IECLK_A</span><span class="p">,</span>
		<span class="n">FN_TIOC1A_A</span><span class="p">,</span> <span class="n">FN_HIFD08</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_17_16 [2] */</span>
		<span class="n">FN_DU0_DR7</span><span class="p">,</span> <span class="n">FN_RX1_C</span><span class="p">,</span> <span class="n">FN_TIOC0D_A</span><span class="p">,</span> <span class="n">FN_HIFD07</span><span class="p">,</span>
	    <span class="cm">/* IP6_15_14 [2] */</span>
		<span class="n">FN_DU0_DR6</span><span class="p">,</span> <span class="n">FN_SCK1_C</span><span class="p">,</span> <span class="n">FN_TIOC0C_A</span><span class="p">,</span> <span class="n">FN_HIFD06</span><span class="p">,</span>
	    <span class="cm">/* IP6_13_12 [2] */</span>
		<span class="n">FN_DU0_DR5</span><span class="p">,</span> <span class="n">FN_RTS0_C</span><span class="p">,</span> <span class="n">FN_TIOC0B_A</span><span class="p">,</span> <span class="n">FN_HIFD05</span><span class="p">,</span>
	    <span class="cm">/* IP6_11_10 [2] */</span>
		<span class="n">FN_DU0_DR4</span><span class="p">,</span> <span class="n">FN_CTS0_C</span><span class="p">,</span> <span class="n">FN_TIOC0A_A</span><span class="p">,</span> <span class="n">FN_HIFD04</span><span class="p">,</span>
	    <span class="cm">/* IP6_9_8 [2] */</span>
		<span class="n">FN_DU0_DR3</span><span class="p">,</span> <span class="n">FN_TX0_B</span><span class="p">,</span> <span class="n">FN_TCLKD_A</span><span class="p">,</span> <span class="n">FN_HIFD03</span><span class="p">,</span>
	    <span class="cm">/* IP6_7_6 [2] */</span>
		<span class="n">FN_DU0_DR2</span><span class="p">,</span> <span class="n">FN_RX0_B</span><span class="p">,</span> <span class="n">FN_TCLKC_A</span><span class="p">,</span> <span class="n">FN_HIFD02</span><span class="p">,</span>
	    <span class="cm">/* IP6_5_3 [3] */</span>
		<span class="n">FN_DU0_DR1</span><span class="p">,</span> <span class="n">FN_SCK0_B</span><span class="p">,</span> <span class="n">FN_HTX0_D</span><span class="p">,</span> <span class="n">FN_IERX_A</span><span class="p">,</span>
		<span class="n">FN_TCLKB_A</span><span class="p">,</span> <span class="n">FN_HIFD01</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_2_0 [3] */</span>
		<span class="n">FN_DU0_DR0</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_B</span><span class="p">,</span> <span class="n">FN_HRX0_D</span><span class="p">,</span> <span class="n">FN_IETX_A</span><span class="p">,</span>
		<span class="n">FN_TCLKA_A</span><span class="p">,</span> <span class="n">FN_HIFD00</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR7&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0038</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP7_31 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_30_29 [2] */</span>
		<span class="n">FN_DU0_DB4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HIFINT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_28_27 [2] */</span>
		<span class="n">FN_DU0_DB3</span><span class="p">,</span> <span class="n">FN_TX5_B</span><span class="p">,</span> <span class="n">FN_TIOC4D_A</span><span class="p">,</span> <span class="n">FN_HIFRD</span><span class="p">,</span>
	    <span class="cm">/* IP7_26_24 [3] */</span>
		<span class="n">FN_DU0_DB2</span><span class="p">,</span> <span class="n">FN_RX5_B</span><span class="p">,</span> <span class="n">FN_RMII0_TXD1_B</span><span class="p">,</span> <span class="n">FN_TIOC4C_A</span><span class="p">,</span>
		<span class="n">FN_HIFWR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_23_21 [3] */</span>
		<span class="n">FN_DU0_DB1</span><span class="p">,</span> <span class="n">FN_TX4_C</span><span class="p">,</span> <span class="n">FN_RMII0_TXD0_B</span><span class="p">,</span> <span class="n">FN_TIOC4B_A</span><span class="p">,</span>
		<span class="n">FN_HIFRS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_20_18 [3] */</span>
		<span class="n">FN_DU0_DB0</span><span class="p">,</span> <span class="n">FN_RX4_C</span><span class="p">,</span> <span class="n">FN_RMII0_TXD_EN_B</span><span class="p">,</span> <span class="n">FN_TIOC4A_A</span><span class="p">,</span>
		<span class="n">FN_HIFCS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_17_15 [3] */</span>
		<span class="n">FN_DU0_DG7</span><span class="p">,</span> <span class="n">FN_TX3_C</span><span class="p">,</span> <span class="n">FN_RMII0_RXD1_B</span><span class="p">,</span> <span class="n">FN_TIOC3D_A</span><span class="p">,</span>
		<span class="n">FN_HIFD15</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_14_12 [3] */</span>
		<span class="n">FN_DU0_DG6</span><span class="p">,</span> <span class="n">FN_RX3_C</span><span class="p">,</span> <span class="n">FN_RMII0_RXD0_B</span><span class="p">,</span> <span class="n">FN_TIOC3C_A</span><span class="p">,</span>
		<span class="n">FN_HIFD14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_11_9 [3] */</span>
		<span class="n">FN_DU0_DG5</span><span class="p">,</span> <span class="n">FN_TX2_C</span><span class="p">,</span> <span class="n">FN_RMII0_RX_ER_B</span><span class="p">,</span> <span class="n">FN_TIOC3B_A</span><span class="p">,</span>
		<span class="n">FN_HIFD13</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_8_6 [3] */</span>
		<span class="n">FN_DU0_DG4</span><span class="p">,</span> <span class="n">FN_RX2_C</span><span class="p">,</span> <span class="n">FN_RMII0_CRS_DV_B</span><span class="p">,</span> <span class="n">FN_TIOC3A_A</span><span class="p">,</span>
		<span class="n">FN_HIFD12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_5_3 [3] */</span>
		<span class="n">FN_DU0_DG3</span><span class="p">,</span> <span class="n">FN_SCK2_C</span><span class="p">,</span> <span class="n">FN_RMII0_MDIO_B</span><span class="p">,</span> <span class="n">FN_TIOC2B_A</span><span class="p">,</span>
		<span class="n">FN_HIFD11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_2_0 [3] */</span>
		<span class="n">FN_DU0_DG2</span><span class="p">,</span> <span class="n">FN_RTS1_C</span><span class="p">,</span> <span class="n">FN_RMII0_MDC_B</span><span class="p">,</span> <span class="n">FN_TIOC2A_A</span><span class="p">,</span>
		<span class="n">FN_HIFD10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR8&quot;</span><span class="p">,</span> <span class="mh">0xFFFC003C</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP9_31_30 [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_29_28 [2] */</span>
		<span class="n">FN_IRQ3_A</span><span class="p">,</span> <span class="n">FN_RTS0_A</span><span class="p">,</span> <span class="n">FN_HRTS0_B</span><span class="p">,</span> <span class="n">FN_ET0_ERXD3_A</span><span class="p">,</span>
	    <span class="cm">/* IP8_27_26 [2] */</span>
		<span class="n">FN_IRQ2_A</span><span class="p">,</span> <span class="n">FN_CTS0_A</span><span class="p">,</span> <span class="n">FN_HCTS0_B</span><span class="p">,</span> <span class="n">FN_ET0_ERXD2_A</span><span class="p">,</span>
	    <span class="cm">/* IP8_25_23 [3] */</span>
		<span class="n">FN_IRQ1_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HSPI_RX_B</span><span class="p">,</span> <span class="n">FN_TX3_E</span><span class="p">,</span>
			<span class="n">FN_ET0_ERXD1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_22_20 [3] */</span>
		<span class="n">FN_IRQ0_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HSPI_TX_B</span><span class="p">,</span> <span class="n">FN_RX3_E</span><span class="p">,</span>
			<span class="n">FN_ET0_ERXD0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_19_18 [2] */</span>
		<span class="n">FN_DU0_CDE</span><span class="p">,</span> <span class="n">FN_HTX0_B</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKB_B</span><span class="p">,</span> <span class="n">FN_LCD_VCPWC_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_17_16 [2] */</span>
		<span class="n">FN_DU0_DISP</span><span class="p">,</span> <span class="n">FN_CAN0_TX_B</span><span class="p">,</span> <span class="n">FN_HRX0_B</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKA_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_15_14 [2] */</span>
		<span class="n">FN_DU0_EXODDF_DU0_ODDF</span><span class="p">,</span> <span class="n">FN_CAN0_RX_B</span><span class="p">,</span> <span class="n">FN_HSCK0_B</span><span class="p">,</span>
			<span class="n">FN_SSI_SDATA1_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_13_12 [2] */</span>
		<span class="n">FN_DU0_EXVSYNC_DU0_VSYNC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HSPI_RX0_C</span><span class="p">,</span> <span class="n">FN_SSI_WS1_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_11_10 [2] */</span>
		<span class="n">FN_DU0_EXHSYNC_DU0_HSYNC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HSPI_TX0_C</span><span class="p">,</span> <span class="n">FN_SSI_SCK1_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_9_8 [2] */</span>
		<span class="n">FN_DU0_DOTCLKOUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HSPI_CLK0_C</span><span class="p">,</span> <span class="n">FN_SSI_SDATA0_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_7_6 [2] */</span>
		<span class="n">FN_DU0_DOTCLKIN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HSPI_CS0_C</span><span class="p">,</span> <span class="n">FN_SSI_WS0_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_5_4 [2] */</span>
		<span class="n">FN_DU0_DB7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_SSI_SCK0_B</span><span class="p">,</span> <span class="n">FN_HIFEBL_B</span><span class="p">,</span>
	    <span class="cm">/* IP8_3_2 [2] */</span>
		<span class="n">FN_DU0_DB6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HIFRDY</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_1_0 [2] */</span>
		<span class="n">FN_DU0_DB5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_HIFDREQ</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR9&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0040</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP9_31_30 [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_29_28 [2] */</span>
		<span class="n">FN_SSI_SDATA1_A</span><span class="p">,</span> <span class="n">FN_VI1_3_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA14_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_27_26 [2] */</span>
		<span class="n">FN_SSI_WS1_A</span><span class="p">,</span> <span class="n">FN_VI1_2_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA13_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_25_24 [2] */</span>
		<span class="n">FN_SSI_SCK1_A</span><span class="p">,</span> <span class="n">FN_VI1_1_B</span><span class="p">,</span> <span class="n">FN_TIOC2B_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA12_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_23_22 [2] */</span>
		<span class="n">FN_SSI_SDATA0_A</span><span class="p">,</span> <span class="n">FN_VI1_0_B</span><span class="p">,</span> <span class="n">FN_TIOC2A_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA11_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_21_20 [2] */</span>
		<span class="n">FN_SSI_WS0_A</span><span class="p">,</span> <span class="n">FN_TIOC1B_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA10_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_19_18 [2] */</span>
		<span class="n">FN_SSI_SCK0_A</span><span class="p">,</span> <span class="n">FN_TIOC1A_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA9_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_17_16 [2] */</span>
		<span class="n">FN_VI1_7_A</span><span class="p">,</span> <span class="n">FN_FCE_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA8_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_15_14 [2] */</span>
		<span class="n">FN_VI1_6_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD7_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA7_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_13_12 [2] */</span>
		<span class="n">FN_VI1_5_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD6_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA6_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_11_10 [2] */</span>
		<span class="n">FN_VI1_4_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD5_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA5_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_9_8 [2] */</span>
		<span class="n">FN_VI1_3_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD4_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA4_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_7_6 [2] */</span>
		<span class="n">FN_VI1_2_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD3_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA3_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_5_4 [2] */</span>
		<span class="n">FN_VI1_1_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD2_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA2_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_3_2 [2] */</span>
		<span class="n">FN_VI1_0_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD1_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA1_B</span><span class="p">,</span>
	    <span class="cm">/* IP9_1_0 [2] */</span>
		<span class="n">FN_VI1_CLK_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FN_FD0_B</span><span class="p">,</span> <span class="n">FN_LCD_DATA0_B</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR10&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0044</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
					<span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
					<span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP9_31_30 [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_29_28 [2] */</span>
		<span class="n">FN_CAN1_TX_A</span><span class="p">,</span> <span class="n">FN_TX5_C</span><span class="p">,</span> <span class="n">FN_MLB_DAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_27_26 [2] */</span>
		<span class="n">FN_CAN0_RX_A</span><span class="p">,</span> <span class="n">FN_IRQ0_B</span><span class="p">,</span> <span class="n">FN_MLB_SIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_25 [1] */</span>
		<span class="n">FN_CAN1_RX_A</span><span class="p">,</span> <span class="n">FN_IRQ1_B</span><span class="p">,</span>
	    <span class="cm">/* IP10_24_23 [2] */</span>
		<span class="n">FN_CAN0_TX_A</span><span class="p">,</span> <span class="n">FN_TX4_D</span><span class="p">,</span> <span class="n">FN_MLB_CLK</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_22 [1] */</span>
		<span class="n">FN_CAN_CLK_A</span><span class="p">,</span> <span class="n">FN_RX4_D</span><span class="p">,</span>
	    <span class="cm">/* IP10_21_19 [3] */</span>
		<span class="n">FN_AUDIO_CLKOUT</span><span class="p">,</span> <span class="n">FN_TX1_E</span><span class="p">,</span> <span class="n">FN_HRTS0_C</span><span class="p">,</span> <span class="n">FN_FSE_B</span><span class="p">,</span>
		<span class="n">FN_LCD_M_DISP_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_18_16 [3] */</span>
		<span class="n">FN_AUDIO_CLKC</span><span class="p">,</span> <span class="n">FN_SCK1_E</span><span class="p">,</span> <span class="n">FN_HCTS0_C</span><span class="p">,</span> <span class="n">FN_FRB_B</span><span class="p">,</span>
		<span class="n">FN_LCD_VEPWC_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_15 [1] */</span>
		<span class="n">FN_AUDIO_CLKB_A</span><span class="p">,</span> <span class="n">FN_LCD_CLK_B</span><span class="p">,</span>
	    <span class="cm">/* IP10_14_12 [3] */</span>
		<span class="n">FN_AUDIO_CLKA_A</span><span class="p">,</span> <span class="n">FN_VI1_CLK_B</span><span class="p">,</span> <span class="n">FN_SCK1_D</span><span class="p">,</span> <span class="n">FN_IECLK_B</span><span class="p">,</span>
		<span class="n">FN_LCD_FLM_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_11_9 [3] */</span>
		<span class="n">FN_SSI_SDATA3</span><span class="p">,</span> <span class="n">FN_VI1_7_B</span><span class="p">,</span> <span class="n">FN_HTX0_C</span><span class="p">,</span> <span class="n">FN_FWE_B</span><span class="p">,</span>
		<span class="n">FN_LCD_CL2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_8_6 [3] */</span>
		<span class="n">FN_SSI_SDATA2</span><span class="p">,</span> <span class="n">FN_VI1_6_B</span><span class="p">,</span> <span class="n">FN_HRX0_C</span><span class="p">,</span> <span class="n">FN_FRE_B</span><span class="p">,</span>
		<span class="n">FN_LCD_CL1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_5_3 [3] */</span>
		<span class="n">FN_SSI_WS23</span><span class="p">,</span> <span class="n">FN_VI1_5_B</span><span class="p">,</span> <span class="n">FN_TX1_D</span><span class="p">,</span> <span class="n">FN_HSCK0_C</span><span class="p">,</span> <span class="n">FN_FALE_B</span><span class="p">,</span>
		<span class="n">FN_LCD_DON_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_2_0 [3] */</span>
		<span class="n">FN_SSI_SCK23</span><span class="p">,</span> <span class="n">FN_VI1_4_B</span><span class="p">,</span> <span class="n">FN_RX1_D</span><span class="p">,</span> <span class="n">FN_FCLE_B</span><span class="p">,</span>
		<span class="n">FN_LCD_DATA15_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR11&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0048</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			<span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP11_31_29 [3] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_28 [1] */</span>
		<span class="n">FN_PRESETOUT</span><span class="p">,</span> <span class="n">FN_ST_CLKOUT</span><span class="p">,</span>
	    <span class="cm">/* IP11_27_26 [2] */</span>
		<span class="n">FN_DACK1</span><span class="p">,</span> <span class="n">FN_HSPI_CS_B</span><span class="p">,</span> <span class="n">FN_TX4_B</span><span class="p">,</span> <span class="n">FN_ET0_RX_CLK_A</span><span class="p">,</span>
	    <span class="cm">/* IP11_25_23 [3] */</span>
		<span class="n">FN_DREQ1</span><span class="p">,</span> <span class="n">FN_HSPI_CLK_B</span><span class="p">,</span> <span class="n">FN_RX4_B</span><span class="p">,</span> <span class="n">FN_ET0_PHY_INT_C</span><span class="p">,</span>
		<span class="n">FN_ET0_TX_CLK_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_22_21 [2] */</span>
		<span class="n">FN_DACK0</span><span class="p">,</span> <span class="n">FN_SD1_DAT3_A</span><span class="p">,</span> <span class="n">FN_ET0_TX_ER</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_20_19 [2] */</span>
		<span class="n">FN_DREQ0</span><span class="p">,</span> <span class="n">FN_SD1_CLK_A</span><span class="p">,</span> <span class="n">FN_ET0_TX_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_18_16 [3] */</span>
		<span class="n">FN_USB_OVC1</span><span class="p">,</span> <span class="n">FN_RX3_D</span><span class="p">,</span> <span class="n">FN_CAN1_RX_B</span><span class="p">,</span> <span class="n">FN_RX5_D</span><span class="p">,</span>
		<span class="n">FN_IERX_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_15_13 [3] */</span>
		<span class="n">FN_PENC1</span><span class="p">,</span> <span class="n">FN_TX3_D</span><span class="p">,</span> <span class="n">FN_CAN1_TX_B</span><span class="p">,</span> <span class="n">FN_TX5_D</span><span class="p">,</span>
		<span class="n">FN_IETX_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_12 [1] */</span>
		<span class="n">FN_TX0_A</span><span class="p">,</span> <span class="n">FN_HSPI_TX_A</span><span class="p">,</span>
	    <span class="cm">/* IP11_11_10 [2] */</span>
		<span class="n">FN_RX0_A</span><span class="p">,</span> <span class="n">FN_HSPI_RX_A</span><span class="p">,</span> <span class="n">FN_RMII0_RXD0_A</span><span class="p">,</span> <span class="n">FN_ET0_ERXD6</span><span class="p">,</span>
	    <span class="cm">/* IP11_9_7 [3] */</span>
		<span class="n">FN_SCK0_A</span><span class="p">,</span> <span class="n">FN_HSPI_CS_A</span><span class="p">,</span> <span class="n">FN_VI0_CLKENB</span><span class="p">,</span> <span class="n">FN_RMII0_TXD1_A</span><span class="p">,</span>
		<span class="n">FN_ET0_ERXD5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_6_4 [3] */</span>
		<span class="n">FN_SCIF_CLK_A</span><span class="p">,</span> <span class="n">FN_HSPI_CLK_A</span><span class="p">,</span> <span class="n">FN_VI0_CLK</span><span class="p">,</span> <span class="n">FN_RMII0_TXD0_A</span><span class="p">,</span>
		<span class="n">FN_ET0_ERXD4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_3 [1] */</span>
		<span class="n">FN_SDSELF</span><span class="p">,</span> <span class="n">FN_RTS1_E</span><span class="p">,</span>
	    <span class="cm">/* IP11_2 [1] */</span>
		<span class="n">FN_SDA0</span><span class="p">,</span> <span class="n">FN_HIFEBL_A</span><span class="p">,</span>
	    <span class="cm">/* IP11_1 [1] */</span>
		<span class="n">FN_SDA1</span><span class="p">,</span> <span class="n">FN_RX1_E</span><span class="p">,</span>
	    <span class="cm">/* IP11_0 [1] */</span>
		<span class="n">FN_SCL1</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_C</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;MOD_SEL1&quot;</span><span class="p">,</span> <span class="mh">0xFFFC004C</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
				<span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
				<span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SEL1_31_29 [3] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL1_28 [1] */</span>
		<span class="n">FN_SEL_IEBUS_0</span><span class="p">,</span> <span class="n">FN_SEL_IEBUS_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_27 [1] */</span>
		<span class="n">FN_SEL_RQSPI_0</span><span class="p">,</span> <span class="n">FN_SEL_RQSPI_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_26 [1] */</span>
		<span class="n">FN_SEL_VIN1_0</span><span class="p">,</span> <span class="n">FN_SEL_VIN1_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_25 [1] */</span>
		<span class="n">FN_SEL_HIF_0</span><span class="p">,</span> <span class="n">FN_SEL_HIF_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_24 [1] */</span>
		<span class="n">FN_SEL_RSPI_0</span><span class="p">,</span> <span class="n">FN_SEL_RSPI_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_23 [1] */</span>
		<span class="n">FN_SEL_LCDC_0</span><span class="p">,</span> <span class="n">FN_SEL_LCDC_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_22_21 [2] */</span>
		<span class="n">FN_SEL_ET0_CTL_0</span><span class="p">,</span> <span class="n">FN_SEL_ET0_CTL_1</span><span class="p">,</span> <span class="n">FN_SEL_ET0_CTL_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL1_20 [1] */</span>
		<span class="n">FN_SEL_ET0_0</span><span class="p">,</span> <span class="n">FN_SEL_ET0_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_19 [1] */</span>
		<span class="n">FN_SEL_RMII_0</span><span class="p">,</span> <span class="n">FN_SEL_RMII_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_18 [1] */</span>
		<span class="n">FN_SEL_TMU_0</span><span class="p">,</span> <span class="n">FN_SEL_TMU_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_17_16 [2] */</span>
		<span class="n">FN_SEL_HSPI_0</span><span class="p">,</span> <span class="n">FN_SEL_HSPI_1</span><span class="p">,</span> <span class="n">FN_SEL_HSPI_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL1_15_14 [2] */</span>
		<span class="n">FN_SEL_HSCIF_0</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF_1</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF_2</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF_3</span><span class="p">,</span>
		<span class="cm">/* SEL1_13 [1] */</span>
		<span class="n">FN_SEL_RCAN_CLK_0</span><span class="p">,</span> <span class="n">FN_SEL_RCAN_CLK_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_12_11 [2] */</span>
		<span class="n">FN_SEL_RCAN1_0</span><span class="p">,</span> <span class="n">FN_SEL_RCAN1_1</span><span class="p">,</span> <span class="n">FN_SEL_RCAN1_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL1_10 [1] */</span>
		<span class="n">FN_SEL_RCAN0_0</span><span class="p">,</span> <span class="n">FN_SEL_RCAN0_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_9 [1] */</span>
		<span class="n">FN_SEL_SDHI2_0</span><span class="p">,</span> <span class="n">FN_SEL_SDHI2_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_8 [1] */</span>
		<span class="n">FN_SEL_SDHI1_0</span><span class="p">,</span> <span class="n">FN_SEL_SDHI1_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_7 [1] */</span>
		<span class="n">FN_SEL_SDHI0_0</span><span class="p">,</span> <span class="n">FN_SEL_SDHI0_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_6 [1] */</span>
		<span class="n">FN_SEL_SSI1_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI1_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_5 [1] */</span>
		<span class="n">FN_SEL_SSI0_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI0_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_4 [1] */</span>
		<span class="n">FN_SEL_AUDIO_CLKB_0</span><span class="p">,</span> <span class="n">FN_SEL_AUDIO_CLKB_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_3 [1] */</span>
		<span class="n">FN_SEL_AUDIO_CLKA_0</span><span class="p">,</span> <span class="n">FN_SEL_AUDIO_CLKA_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_2 [1] */</span>
		<span class="n">FN_SEL_FLCTL_0</span><span class="p">,</span> <span class="n">FN_SEL_FLCTL_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_1 [1] */</span>
		<span class="n">FN_SEL_MMC_0</span><span class="p">,</span> <span class="n">FN_SEL_MMC_1</span><span class="p">,</span>
		<span class="cm">/* SEL1_0 [1] */</span>
		<span class="n">FN_SEL_INTC_0</span><span class="p">,</span> <span class="n">FN_SEL_INTC_1</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;MOD_SEL2&quot;</span><span class="p">,</span> <span class="mh">0xFFFC0050</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
				<span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				<span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SEL2_31 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_30 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_29 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_28 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_27 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_26 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_25 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_24 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_23 [1] */</span>
		<span class="n">FN_SEL_MTU2_CLK_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CLK_1</span><span class="p">,</span>
		<span class="cm">/* SEL2_22 [1] */</span>
		<span class="n">FN_SEL_MTU2_CH4_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH4_1</span><span class="p">,</span>
		<span class="cm">/* SEL2_21 [1] */</span>
		<span class="n">FN_SEL_MTU2_CH3_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH3_1</span><span class="p">,</span>
		<span class="cm">/* SEL2_20_19 [2] */</span>
		<span class="n">FN_SEL_MTU2_CH2_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH2_1</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH2_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_18_17 [2] */</span>
		<span class="n">FN_SEL_MTU2_CH1_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH1_1</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH1_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_16 [1] */</span>
		<span class="n">FN_SEL_MTU2_CH0_0</span><span class="p">,</span> <span class="n">FN_SEL_MTU2_CH0_1</span><span class="p">,</span>
		<span class="cm">/* SEL2_15_14 [2] */</span>
		<span class="n">FN_SEL_SCIF5_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_3</span><span class="p">,</span>
		<span class="cm">/* SEL2_13_12 [2] */</span>
		<span class="n">FN_SEL_SCIF4_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_3</span><span class="p">,</span>
		<span class="cm">/* SEL2_11_9 [3] */</span>
		<span class="n">FN_SEL_SCIF3_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_3</span><span class="p">,</span>
		<span class="n">FN_SEL_SCIF3_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_8_7 [2] */</span>
		<span class="n">FN_SEL_SCIF2_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_3</span><span class="p">,</span>
		<span class="cm">/* SEL2_6_4 [3] */</span>
		<span class="n">FN_SEL_SCIF1_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_3</span><span class="p">,</span>
			<span class="n">FN_SEL_SCIF1_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_3_2 [2] */</span>
		<span class="n">FN_SEL_SCIF0_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* SEL2_1_0 [2] */</span>
		<span class="n">FN_SEL_SCIF_CLK_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_CLK_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_CLK_2</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">}</span>
	<span class="p">},</span>
	<span class="cm">/* GPIO 0 - 5*/</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL0&quot;</span><span class="p">,</span> <span class="mh">0xFFC40004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL1&quot;</span><span class="p">,</span> <span class="mh">0xFFC41004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL2&quot;</span><span class="p">,</span> <span class="mh">0xFFC42004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL3&quot;</span><span class="p">,</span> <span class="mh">0xFFC43004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL4&quot;</span><span class="p">,</span> <span class="mh">0xFFC44004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL5&quot;</span><span class="p">,</span> <span class="mh">0xffc45004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 31 - 24 */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 23 - 16 */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 15 - 12 */</span>
		<span class="n">GP_5_11_IN</span><span class="p">,</span> <span class="n">GP_5_11_OUT</span><span class="p">,</span>
		<span class="n">GP_5_10_IN</span><span class="p">,</span> <span class="n">GP_5_10_OUT</span><span class="p">,</span>
		<span class="n">GP_5_9_IN</span><span class="p">,</span> <span class="n">GP_5_9_OUT</span><span class="p">,</span>
		<span class="n">GP_5_8_IN</span><span class="p">,</span> <span class="n">GP_5_8_OUT</span><span class="p">,</span>
		<span class="n">GP_5_7_IN</span><span class="p">,</span> <span class="n">GP_5_7_OUT</span><span class="p">,</span>
		<span class="n">GP_5_6_IN</span><span class="p">,</span> <span class="n">GP_5_6_OUT</span><span class="p">,</span>
		<span class="n">GP_5_5_IN</span><span class="p">,</span> <span class="n">GP_5_5_OUT</span><span class="p">,</span>
		<span class="n">GP_5_4_IN</span><span class="p">,</span> <span class="n">GP_5_4_OUT</span><span class="p">,</span>
		<span class="n">GP_5_3_IN</span><span class="p">,</span> <span class="n">GP_5_3_OUT</span><span class="p">,</span>
		<span class="n">GP_5_2_IN</span><span class="p">,</span> <span class="n">GP_5_2_OUT</span><span class="p">,</span>
		<span class="n">GP_5_1_IN</span><span class="p">,</span> <span class="n">GP_5_1_OUT</span><span class="p">,</span>
		<span class="n">GP_5_0_IN</span><span class="p">,</span> <span class="n">GP_5_0_OUT</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* GPIO 0 - 5*/</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT0&quot;</span><span class="p">,</span> <span class="mh">0xFFC4000C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT1&quot;</span><span class="p">,</span> <span class="mh">0xFFC4100C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT2&quot;</span><span class="p">,</span> <span class="mh">0xFFC4200C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT3&quot;</span><span class="p">,</span> <span class="mh">0xFFC4300C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT4&quot;</span><span class="p">,</span> <span class="mh">0xFFC4400C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT5&quot;</span><span class="p">,</span> <span class="mh">0xFFC4500C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">GP_5_11_DATA</span><span class="p">,</span> <span class="n">GP_5_10_DATA</span><span class="p">,</span> <span class="n">GP_5_9_DATA</span><span class="p">,</span> <span class="n">GP_5_8_DATA</span><span class="p">,</span>
		<span class="n">GP_5_7_DATA</span><span class="p">,</span> <span class="n">GP_5_6_DATA</span><span class="p">,</span> <span class="n">GP_5_5_DATA</span><span class="p">,</span> <span class="n">GP_5_4_DATA</span><span class="p">,</span>
		<span class="n">GP_5_3_DATA</span><span class="p">,</span> <span class="n">GP_5_2_DATA</span><span class="p">,</span> <span class="n">GP_5_1_DATA</span><span class="p">,</span> <span class="n">GP_5_0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7734_pfc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="cm">/* PFC */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFFC0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFFC011C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="cm">/* GPIO */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFFC40000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFFC4502B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7734_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7734_pfc&quot;</span><span class="p">,</span>

	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">sh7734_pfc_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7734_pfc_resources</span><span class="p">),</span>

	<span class="p">.</span><span class="n">unlock_reg</span> <span class="o">=</span> <span class="mh">0xFFFC0000</span><span class="p">,</span>

	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_GP_0_0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_ST_CLKOUT</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7734_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
