// Seed: 215185990
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1._id_2 = 0;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always force id_1 = 1'd0 == -1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_2 = 32'd63,
    parameter id_6 = 32'd13,
    parameter id_7 = 32'd38
) (
    output wire id_0,
    input wor _id_1,
    output tri0 _id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply0 _id_6,
    output wand _id_7,
    output wand id_8,
    output supply1 id_9
);
  wire  [id_6 : id_1] id_11;
  logic [id_1 : id_7] id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_11
  );
  logic [1 : id_2] id_13;
  timeunit 1ps;
endmodule
