// Seed: 2997427131
module module_0;
  uwire id_2 = id_2 + id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0();
  tri id_3 = 1;
  if (1) final $display(id_1, id_3);
  else reg id_4 = ~1, id_5, id_6, id_7;
  tri id_8, id_9, id_10;
  id_11 :
  assert property (@(id_7) 1 == id_6)
  else id_11 <= 1 ^ id_8;
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 id_8
);
  id_10(
      id_5
  );
  wire id_11;
  wire id_12;
  module_0();
endmodule
