// Seed: 3301737099
module module_0;
  wor  id_1;
  wire id_2;
  always id_1 = -1;
  assign id_1 = id_1;
  reg id_3, id_4, id_5, id_6;
  assign id_2 = -1;
  initial id_4 <= id_3;
  assign id_3 = id_6 - 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 ();
  tri1 id_5 = -1;
  wire id_6, id_7;
  assign id_5 = id_2;
endmodule
