Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 19 15:25:05 2022
| Host         : Ravi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Block_design_wrapper_control_sets_placed.rpt
| Design       : Block_design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   564 |
| Unused register locations in slices containing registers |  1701 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           29 |
|      2 |           17 |
|      3 |           20 |
|      4 |           76 |
|      5 |           30 |
|      6 |           15 |
|      7 |           20 |
|      8 |           40 |
|      9 |           13 |
|     10 |           19 |
|     11 |            6 |
|     12 |           23 |
|     13 |            9 |
|     14 |           13 |
|     15 |           23 |
|    16+ |          211 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1607 |          523 |
| No           | No                    | Yes                    |             129 |           43 |
| No           | Yes                   | No                     |            1089 |          456 |
| Yes          | No                    | No                     |            4326 |         1172 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |            3554 |          979 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                          |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                             | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                         |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                             |                                                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                           |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                        |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                    |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__3_n_0                                                                                                          |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                      |                                                                                                                                                                                                                                                |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                  | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                           |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                           |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                           |                                                                                                                                                                                                                                                |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                      |                                                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                           |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                                |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                |                                                                                                                                                                                                                                                |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                               |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                         |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                               |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                            | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                               |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/tmp_dest_V_reg_4380                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                |                1 |              2 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                2 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]        |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]        |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]        |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                |                1 |              3 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                              | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                       | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                    |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                         | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                          | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                              | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                                         | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                         | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                                                                                         | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |                3 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                               | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[26][0]                                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0]                                                                                         | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                                                                          | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                  | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1]_2[0]                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg                                                                                                                  | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg                                                              |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                              | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                              | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                  |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_2_n_0                                                                                                                                                           | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_1_n_0                                                                                                                      |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                  |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                  |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                  |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                  |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                  |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                               | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                              | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                               | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                       |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                            | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                            | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                            | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                            | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                            | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                3 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                            | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                              | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INCLUDE_PACKING.lsig_0ffset_cntr_reg[1][0] | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/doHist_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                     | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1]_2[0]                                                                                         | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                   | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                            | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                           | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                      |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                            | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                |                1 |              4 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                    | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                               | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                          |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                     | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_1[0]                                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                               | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/waddr                                                                                                                                                                                                              |                                                                                                                                                                                                                                                |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                    | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                              | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/rdata[7]_i_1_n_0                                                                                                                                                              |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                  |                                                                                                                                                                                                                                                |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                               | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                                       | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                               | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                            | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                        |                3 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                            | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                1 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                                |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                    | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                             | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                2 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                               | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                           |                1 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/doHist_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                3 |              5 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | Block_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                2 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                   |                1 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | Block_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                2 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                    |                2 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                    | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                |                3 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fmulbkb_U1/ce_r                                                                                                                                                                                                                     | Block_design_i/doHistStrech_0/inst/doHistStrech_fdivcud_U2/doHistStrech_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                                                                 |                2 |              6 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                |                5 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/outStream_V_data_V_1_load_B                                                                                                                                                                                                                      | Block_design_i/doHistStrech_0/inst/outStream_V_data_V_1_payload_B[7]_i_1_n_0                                                                                                                                                                   |                3 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                            | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                           |                1 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                           |                1 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                             | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                       |                3 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                     |                                                                                                                                                                                                                                                |                2 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                               | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                                                    | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fmulbkb_U1/doHistStrech_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                                                                   | Block_design_i/doHistStrech_0/inst/doHistStrech_fmulbkb_U1/doHistStrech_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                                                          |                2 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/outStream_V_data_V_1_load_A                                                                                                                                                                                                                      | Block_design_i/doHistStrech_0/inst/outStream_V_data_V_1_payload_A[7]_i_1_n_0                                                                                                                                                                   |                1 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                         |                3 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                          | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                       |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                    |                2 |              7 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                              |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                         |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/p_25_in                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/inStream_V_data_V_0_load_B                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                4 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/inStream_V_data_V_0_load_A                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                |                6 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                  |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                        |                                                                                                                                                                                                                                                |                5 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                |                4 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/int_xMin[7]_i_1_n_0                                                                                                                                                                                                | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                  |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                           |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/int_xMax[7]_i_1_n_0                                                                                                                                                                                                | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                  |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                              | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                           |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                     | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                4 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                    | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                         |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                              | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                         |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/inStream_V_data_V_0_load_A                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                2 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/inStream_V_data_V_0_load_B                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                |                1 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                5 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      |                                                                                                                                                                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                             |                4 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                4 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                3 |              8 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                4 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_sitodEe_U3/ce_r_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                3 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                             | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                3 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                      | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                 |                3 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 |                                                                                                                                                                                                                                                |                2 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                        | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/ap_NS_fsm113_out                                                                                                                                                                                                                                       | Block_design_i/doHist_0/inst/doHist_CTRL_BUS_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                       |                2 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                    | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                4 |              9 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                2 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                            | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                2 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                         |                3 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                              |                5 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                              |                7 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                5 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                         |                                                                                                                                                                                                                                                |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                  |                2 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                           | Block_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |                4 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                |                2 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |                3 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                               | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                       | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                |                4 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                            | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                    |                2 |             10 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |             11 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             11 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                                  | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             11 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                7 |             11 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                  | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |             11 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                    | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             11 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                6 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                   | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                5 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                        |                                                                                                                                                                                                                                                |                5 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                6 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                              |                                                                                                                                                                                                                                                |                2 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                              |                                                                                                                                                                                                                                                |                3 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                    | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                               |                4 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                         |                4 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6                                                                              |                                                                                                                                                                                                                                                |                4 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                         |                3 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                                                                                                 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                            | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |                2 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                                                       | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | Block_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                |                4 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |                2 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                |                4 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                 |                                                                                                                                                                                                                                                |                3 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                              | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                4 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                              | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                |                4 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                    | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |                5 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                4 |             13 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                |                3 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                3 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                3 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                |                2 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                                                                         |                                                                                                                                                                                                                                                |                5 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                                                                          |                                                                                                                                                                                                                                                |                6 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                                                                          |                                                                                                                                                                                                                                                |                3 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                    | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                     |                4 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                4 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                        | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                   | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                4 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                5 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                       | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                      |                7 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                           | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                              |                                                                                                                                                                                                                                                |                6 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                        |                4 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                4 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                        | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                4 |             15 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                  |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                5 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                5 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                4 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                2 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                            | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                            | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                4 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      |                                                                                                                                                                                                                                                |                2 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                5 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                |                7 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                |                5 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                           |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                  |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                4 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                  |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                         | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                5 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                            |                                                                                                                                                                                                                                                |                2 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                         |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |               11 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                               |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                               |                2 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fdivcud_U2/ap_block_pp0_stage0_subdone                                                                                                                                                                                              |                                                                                                                                                                                                                                                |                3 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                            |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                         |                2 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             16 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/p_198_in                                                                                                                                                                                                                                         | Block_design_i/doHistStrech_0/inst/idxPixel_reg_165                                                                                                                                                                                            |                5 |             17 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                       | Block_design_i/doHist_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                  |                4 |             17 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                5 |             17 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/idxPixel_1_reg_1890                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             17 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                5 |             17 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                8 |             17 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                3 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                |                3 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                |               11 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                         |                5 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                         |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                3 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |                3 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                 |                                                                                                                                                                                                                                                |                4 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                |                8 |             18 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                              |                                                                                                                                                                                                                                                |                3 |             21 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             21 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                4 |             21 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |                3 |             21 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                |               10 |             22 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                |               10 |             22 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                |               10 |             22 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fmulbkb_U1/ce_r                                                                                                                                                                                                                     | Block_design_i/doHistStrech_0/inst/doHistStrech_fmulbkb_U1/doHistStrech_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                |                7 |             22 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fmulbkb_U1/ce_r                                                                                                                                                                                                                     | Block_design_i/doHistStrech_0/inst/doHistStrech_fdivcud_U2/doHistStrech_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1                                                    |                7 |             22 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fdivcud_U2/ap_block_pp0_stage0_subdone                                                                                                                                                                                              | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                  |                4 |             22 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                6 |             23 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                            |                8 |             23 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_sitodEe_U3/ce_r                                                                                                                                                                                                                     | Block_design_i/doHistStrech_0/inst/doHistStrech_sitodEe_U3/doHistStrech_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                    |                7 |             23 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                              | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                4 |             23 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                              | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                4 |             23 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_last_d[3]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                |                8 |             23 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |               10 |             24 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                8 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                |                3 |             24 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                | Block_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |               10 |             24 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                        | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                8 |             24 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                |                3 |             24 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/doHist_0/inst/doHist_CTRL_BUS_s_axi_U/SR[0]                                                                                                                                                                                     |               10 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               10 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                8 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                8 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                    | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                7 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                8 |             25 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                              |                                                                                                                                                                                                                                                |                4 |             26 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                |               11 |             26 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |               12 |             26 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                |                8 |             27 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                        |                                                                                                                                                                                                                                                |                5 |             27 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |               12 |             27 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             27 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             27 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                    | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |                9 |             27 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                4 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                    | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                |                6 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                        |                                                                                                                                                                                                                                                |                7 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                |                6 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                |                4 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                7 |             28 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               12 |             30 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/tmp_5_reg_4480                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                |               14 |             30 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                      |                6 |             30 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |               11 |             30 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/tmp_6_reg_4530                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                |                5 |             31 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/tmp_V_1_reg_4640                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               11 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                         |                8 |             31 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                             | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                               |                6 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                        |                                                                                                                                                                                                                                                |                7 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                           |               13 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                               | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               16 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                |                9 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHist_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |               10 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                |                                                                                                                                                                                                                                                |                5 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                               | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                 | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                    |               11 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            |                                                                                                                                                                                                                                                |               11 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                           | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |                7 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                            |                                                                                                                                                                                                                                                |                7 |             32 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                              |                                                                                                                                                                                                                                                |               11 |             33 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                9 |             33 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                             | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                7 |             33 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                              |                                                                                                                                                                                                                                                |               12 |             33 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                       |               17 |             33 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                             | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                6 |             33 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               14 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                    |               10 |             34 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                        | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                   |                5 |             34 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |               10 |             35 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |               11 |             35 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                          | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                8 |             36 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               12 |             36 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               14 |             36 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               15 |             36 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                |               12 |             36 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                                |               11 |             36 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                6 |             37 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                7 |             37 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                9 |             38 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                        | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |               12 |             39 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                |                5 |             39 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                8 |             39 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                7 |             39 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                |                5 |             40 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                9 |             40 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                9 |             40 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                6 |             40 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             40 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                               | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               12 |             41 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                           | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             41 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |               10 |             41 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                       | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               15 |             41 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             41 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                       | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                6 |             42 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                7 |             43 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                                |               13 |             45 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |               13 |             45 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |               13 |             45 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                 |                                                                                                                                                                                                                                                |               14 |             45 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |               11 |             45 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                |               11 |             45 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                       |               14 |             46 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/doHistStrech_0/inst/doHistStrech_CRTL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                  |               20 |             47 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                |               10 |             49 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                9 |             49 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                8 |             49 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |               10 |             49 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                |               12 |             49 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                |               12 |             54 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                                |               15 |             54 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               26 |             55 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                     | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               11 |             56 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                        | Block_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               12 |             56 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                            | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               12 |             57 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                        | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               11 |             57 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                                |               18 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |               25 |             63 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                                |               28 |             66 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             67 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |               10 |             67 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |             69 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               31 |             70 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                       |               18 |             71 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               15 |             73 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |               13 |             73 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                               | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |             75 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |             76 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                |               14 |             76 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |             77 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |             78 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               17 |             80 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               16 |             82 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             83 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fdivcud_U2/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |               27 |             95 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                |               12 |             96 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                |               12 |             96 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                |               27 |            103 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                |               13 |            104 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                |               13 |            104 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                |               13 |            104 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                |               13 |            104 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                |               13 |            104 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_sitodEe_U3/ce_r                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |               37 |            107 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                |               14 |            112 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 | Block_design_i/doHistStrech_0/inst/doHistStrech_fmulbkb_U1/ce_r                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |              202 |            739 |
|  Block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |              500 |           1590 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


