===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.5575 seconds

  ----Wall Time----  ----Name----
    3.8316 ( 11.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1669 (  9.7%)    Parse modules
    0.6282 (  1.9%)    Verify circuit
   17.1959 ( 52.8%)  'firrtl.circuit' Pipeline
    1.3481 (  4.1%)    'firrtl.module' Pipeline
    1.2578 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0904 (  0.3%)      LowerCHIRRTLPass
    0.1089 (  0.3%)    InferWidths
    0.7939 (  2.4%)    InferResets
    0.0502 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0800 (  0.2%)    WireDFT
    0.0852 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7016 (  2.2%)    LowerFIRRTLTypes
    7.0835 ( 21.8%)    'firrtl.module' Pipeline
    0.7742 (  2.4%)      ExpandWhens
    0.0208 (  0.1%)      RemoveInvalid
    5.8933 ( 18.1%)      Canonicalizer
    0.3951 (  1.2%)      InferReadWrite
    0.5173 (  1.6%)    Inliner
    1.0511 (  3.2%)    IMConstProp
    0.0615 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0602 (  0.2%)    BlackBoxReader
    0.0602 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4362 ( 13.6%)    'firrtl.module' Pipeline
    4.4361 ( 13.6%)      Canonicalizer
    0.4084 (  1.3%)    RemoveUnusedPorts
    0.0596 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3830 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.3931 ( 10.4%)  LowerFIRRTLToHW
    0.0594 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.7731 ( 11.6%)  'hw.module' Pipeline
    0.8260 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3466 (  7.2%)    Canonicalizer
    0.6005 (  1.8%)    HWCleanup
    0.7462 (  2.3%)  'hw.module' Pipeline
    0.0704 (  0.2%)    HWLegalizeModules
    0.6758 (  2.1%)    PrettifyVerilog
    3.4291 ( 10.5%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   32.5575 (100.0%)  Total

{
  totalTime: 32.582,
  maxMemory: 693989376
}
