Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'l5q1dfpga'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vcx75t-ff484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o l5q1dfpga_map.ncd l5q1dfpga.ngd l5q1dfpga.pcf 
Target Device  : xc6vcx75t
Target Package : ff484
Target Speed   : -2
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Wed Jun 10 01:23:13 2015

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@192.168.72.6'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@192.168.72.6'.
INFO:Security:56 - Part 'xc6vcx75t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:29) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:29) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bacb06e9) REAL time: 18 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:bacb06e9) REAL time: 18 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:bacb06e9) REAL time: 19 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:bacb06e9) REAL time: 19 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:bacb06e9) REAL time: 19 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:bacb06e9) REAL time: 19 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:bacb06e9) REAL time: 19 secs 

Phase 10.8  Global Placement
Phase 10.8  Global Placement (Checksum:bacb06e9) REAL time: 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:bacb06e9) REAL time: 19 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:bacb06e9) REAL time: 19 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:bacb06e9) REAL time: 19 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:ddd6dfdd) REAL time: 19 secs 

Total REAL time to Placer completion: 19 secs 
Total CPU  time to Placer completion: 14 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  93,120    0%
  Number of Slice LUTs:                          0 out of  46,560    0%

Slice Logic Distribution:
  Number of occupied Slices:                     0 out of  11,640    0%
  Number of LUT Flip Flop pairs used:            0

IO Utilization:
  Number of bonded IOBs:                         0 out of     240    0%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     156    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     312    0%
  Number of BUFG/BUFGCTRLs:                      0 out of      32    0%
  Number of ILOGICE1/ISERDESE1s:                 0 out of     360    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     360    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFIODQSs:                           0 out of      36    0%
  Number of BUFRs:                               0 out of      18    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     288    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of       8    0%
  Number of IBUFDS_GTXE1s:                       0 out of       6    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       9    0%
  Number of IODELAYE1s:                          0 out of     360    0%
  Number of MMCM_ADVs:                           0 out of       6    0%
  Number of PCIE_2_0s:                           0 out of       1    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                16.00

Peak Memory Usage:  417 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   15 secs 

Mapping completed.
See MAP report file "l5q1dfpga_map.mrp" for details.
