---
title: 5.3 Gate-level verification
layout: default
parent: "Digital Design Flow"
has_toc: true
has_children: false
---
## 5.3 Gate-level verification
<iframe src="https://drive.google.com/file/d/17Z6AwXtknR_LDlxS1Jpm50AMblKPk-4W/preview" width="854" height="480" allow="autoplay"></iframe>

### Lecture notes
<iframe src="https://drive.google.com/file/d/17TlRT41HXZ8g8IsAbTLLb8tB_iICU0vd/preview" width="854" height="480" allow="autoplay"></iframe>