library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux_2x1 is
    Port (
        a   : in  STD_LOGIC;
        b   : in  STD_LOGIC;
        sel : in  STD_LOGIC;
        y   : out STD_LOGIC
    );
end mux_2x1;

architecture concurrent of mux_2x1 is
begin
    with sel select
        y <= a when '0',
             b when '1',
             '0' when others;
end concurrent;

