Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/full_tb_isim_beh.exe -prj C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/full_tb_beh.prj work.full_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/lcu_16_bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/cla_4_bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/lcu_32_bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/cla_16_bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/mux_4x1.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/mux_2x1.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/diff.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/cla_32_bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/sign_extend_16_32.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/sign_extend_15_32.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/reg_file.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/program_counter.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/ipcore_dir/instruction_memory.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/ipcore_dir/data_memory.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/instruction_decoder.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/branch_control.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/alu.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/data_path.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/control_unit.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/KGPminiRISC.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/full_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module control_unit
Compiling module clock_divider
Compiling module reg_file
Compiling module instruction_decoder
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module instruction_memory
Compiling module program_counter
Compiling module sign_extend_15_32
Compiling module sign_extend_16_32
Compiling module mux_2x1
Compiling module lcu_32bit
Compiling module lcu_16bit
Compiling module cla_4bit
Compiling module cla_16bit
Compiling module cla_32bit
Compiling module diff
Compiling module mux_4x1
Compiling module alu
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module data_memory
Compiling module branch_control
Compiling module data_path
Compiling module KGPminiRISC
Compiling module full_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 25 sub-compilation(s) to finish...
Compiled 32 Verilog Units
Built simulation executable C:/Users/Student/Desktop/Sem 5 Stuff/COA Final Assignment/newrisc/full_tb_isim_beh.exe
Fuse Memory Usage: 34088 KB
Fuse CPU Usage: 671 ms
