#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jan  8 19:18:31 2018
# Process ID: 9752
# Current directory: D:/BakkArbeit/git/VivadoProject2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1040 D:\BakkArbeit\git\VivadoProject2\BakkArbeit2.xpr
# Log file: D:/BakkArbeit/git/VivadoProject2/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.xpr
update_compile_order -fileset sources_1
update_module_reference PicoRV32_BD_picorv32_0_0
update_module_reference {PicoRV32_BD_Out_bank_0_0 Address_decoder_TB_BD_Out_bank_0_0}
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd]
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/Address_decoder_TB_BD/Address_decoder_TB_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
open_wave_config D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/imports/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source Address_decoder_TB_BD_wrapper.tcl
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd]
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset Complete_design
current_sim simulation_1
set_property INCREMENTAL false [get_filesets Complete_design]
launch_simulation -simset Complete_design
set_property SOURCE_SET {} [get_filesets Complete_design]
set_property SOURCE_SET sources_1 [get_filesets Complete_design]
launch_simulation -simset Complete_design
open_wave_config D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/Complete_design/imports/VivadoProject2/PicoRV32_BD_wrapper_behav.wcfg
source PicoRV32_BD_wrapper.tcl
run all
restart
restart
run all
restart
add_bp {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v} 309
restart
add_bp {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v} 41
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run all
open_bd_design {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd}
startgroup
set_property -dict [list CONFIG.LATCHED_MEM_RDATA {1} CONFIG.REGS_INIT_ZERO {1}] [get_bd_cells picorv32_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs PicoRV32_BD]
close_bd_design [get_bd_designs Address_decoder_TB_BD]
save_wave_config {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/Complete_design/imports/VivadoProject2/PicoRV32_BD_wrapper_behav.wcfg}
close_sim
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd]
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/PicoRV32_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset Complete_design
open_wave_config D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/Complete_design/imports/VivadoProject2/PicoRV32_BD_wrapper_behav.wcfg
source PicoRV32_BD_wrapper.tcl
run all
create_fileset -simset PicoRV32_TB
set_property SOURCE_SET sources_1 [get_filesets PicoRV32_TB]
import_files -fileset PicoRV32_TB -norecurse D:/BakkArbeit/git/picorv32-master/testbench_ez.v
update_compile_order -fileset PicoRV32_TB
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets PicoRV32_TB]
set_property top_lib xil_defaultlib [get_filesets PicoRV32_TB]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset PicoRV32_TB
launch_simulation -simset PicoRV32_TB
source testbench.tcl
relaunch_sim
close_sim
close_sim
