Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main01.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main01.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main01"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : main01
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\SwitchDis.vhd" into library work
Parsing entity <SwitchDis>.
Parsing architecture <Behavioral> of entity <switchdis>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\main.vhd" into library work
Parsing entity <UART_TX>.
Parsing architecture <RTL> of entity <uart_tx>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\Decoder1to4.vhd" into library work
Parsing entity <Decoder1to4>.
Parsing architecture <Behavioral> of entity <decoder1to4>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\CountMax.vhd" into library work
Parsing entity <CountMax>.
Parsing architecture <Behavioral> of entity <countmax>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\CountCurrent.vhd" into library work
Parsing entity <CountCurrent>.
Parsing architecture <Behavioral> of entity <countcurrent>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\CLKDivider.vhd" into library work
Parsing entity <ClockDivider>.
Parsing architecture <bhv> of entity <clockdivider>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\main01.vhd" into library work
Parsing entity <main01>.
Parsing architecture <Behavioral> of entity <main01>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main01> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_TX> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\main.vhd" Line 126. Case statement is complete. others clause is never selected

Elaborating entity <Decoder1to4> (architecture <Behavioral>) from library <work>.

Elaborating entity <SwitchDis> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClockDivider> (architecture <bhv>) from library <work>.

Elaborating entity <CountCurrent> (architecture <Behavioral>) from library <work>.

Elaborating entity <CountMax> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main01>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\main01.vhd".
    Summary:
	no macro.
Unit <main01> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\main.vhd".
        g_CLKS_PER_BIT = 174
    Found 1-bit register for signal <o_TX_Serial>.
    Found 1-bit register for signal <r_TX_Done>.
    Found 8-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 8-bit register for signal <r_TX_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <o_TX_Active>.
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_7_o_add_10_OUT> created at line 95.
    Found 8-bit adder for signal <r_Clk_Count[7]_GND_7_o_add_17_OUT> created at line 110.
    Found 1-bit 8-to-1 multiplexer for signal <r_Bit_Index[2]_r_TX_Data[7]_Mux_6_o> created at line 85.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_7_o_LessThan_10_o> created at line 94
    Found 8-bit comparator greater for signal <r_Clk_Count[7]_PWR_7_o_LessThan_17_o> created at line 109
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

Synthesizing Unit <Decoder1to4>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\Decoder1to4.vhd".
    Found 4-bit register for signal <Otmp>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_8_o_add_1_OUT> created at line 46.
    Found 4x4-bit Read Only RAM for signal <PWR_9_o_GND_8_o_mux_8_OUT>
    Found 2-bit comparator greater for signal <count[1]_PWR_9_o_LessThan_1_o> created at line 45
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Decoder1to4> synthesized.

Synthesizing Unit <SwitchDis>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\SwitchDis.vhd".
    Summary:
	inferred   8 Multiplexer(s).
Unit <SwitchDis> synthesized.

Synthesizing Unit <ClockDivider>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\CLKDivider.vhd".
    Found 1-bit register for signal <tmp>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_13_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ClockDivider> synthesized.

Synthesizing Unit <CountCurrent>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\CountCurrent.vhd".
    Found 8-bit register for signal <tmp>.
    Found 8-bit adder for signal <tmp[7]_GND_16_o_add_1_OUT> created at line 49.
    Found 8-bit subtractor for signal <GND_16_o_GND_16_o_sub_5_OUT<7:0>> created at line 53.
    Found 8-bit comparator lessequal for signal <tmp[7]_Max[7]_LessThan_1_o> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CountCurrent> synthesized.

Synthesizing Unit <CountMax>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\testTx\CountMax.vhd".
    Found 8-bit register for signal <tmp>.
    Found 8-bit adder for signal <tmp[7]_GND_17_o_add_1_OUT> created at line 48.
    Found 8-bit subtractor for signal <GND_17_o_GND_17_o_sub_5_OUT<7:0>> created at line 52.
    Found 8-bit comparator lessequal for signal <tmp[7]_GND_17_o_LessThan_1_o> created at line 47
    Found 8-bit comparator lessequal for signal <Current[7]_tmp[7]_LessThan_4_o> created at line 51
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CountMax> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 2
# Registers                                            : 12
 1-bit register                                        : 4
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 6
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ClockDivider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDivider> synthesized (advanced).

Synthesizing (advanced) Unit <CountCurrent>.
The following registers are absorbed into counter <tmp>: 1 register on signal <tmp>.
Unit <CountCurrent> synthesized (advanced).

Synthesizing (advanced) Unit <CountMax>.
The following registers are absorbed into counter <tmp>: 1 register on signal <tmp>.
Unit <CountMax> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder1to4>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_PWR_9_o_GND_8_o_mux_8_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Decoder1to4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 8-bit updown counter                                  : 2
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 6
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 3
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_0> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 010
 s_tx_stop_bit  | 011
 s_cleanup      | 100
----------------------------

Optimizing unit <main01> ...

Optimizing unit <UART_TX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main01, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main01.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 259
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 31
#      LUT2                        : 25
#      LUT3                        : 23
#      LUT4                        : 35
#      LUT5                        : 4
#      LUT6                        : 37
#      MUXCY                       : 45
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 80
#      FD                          : 58
#      FDE                         : 20
#      FDR                         : 2
# Clock Buffers                    : 3
#      BUFGP                       : 3
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              80  out of  11440     0%  
 Number of Slice LUTs:                  160  out of   5720     2%  
    Number used as Logic:               160  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    160
   Number with an unused Flip Flop:      80  out of    160    50%  
   Number with an unused LUT:             0  out of    160     0%  
   Number of fully used LUT-FF pairs:    80  out of    160    50%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    102     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
IC4/tmp                            | NONE(IC2/Otmp_3)       | 6     |
CLK                                | BUFGP                  | 58    |
but2                               | BUFGP                  | 8     |
but1                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.332ns (Maximum Frequency: 187.547MHz)
   Minimum input arrival time before clock: 4.785ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'IC4/tmp'
  Clock period: 2.983ns (frequency: 335.233MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.983ns (Levels of Logic = 1)
  Source:            IC2/count_0 (FF)
  Destination:       IC2/count_0 (FF)
  Source Clock:      IC4/tmp rising
  Destination Clock: IC4/tmp rising

  Data Path: IC2/count_0 to IC2/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.525   0.984  IC2/count_0 (IC2/count_0)
     LUT2:I0->O            3   0.250   0.765  IC2/Mram_PWR_9_o_GND_8_o_mux_8_OUT31 (IC2/Mram_PWR_9_o_GND_8_o_mux_8_OUT3)
     FDR:R                     0.459          IC2/count_0
    ----------------------------------------
    Total                      2.983ns (1.234ns logic, 1.749ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.728ns (frequency: 211.506MHz)
  Total number of paths / destination ports: 1885 / 70
-------------------------------------------------------------------------
Delay:               4.728ns (Levels of Logic = 3)
  Source:            IC4/count_16 (FF)
  Destination:       IC4/count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: IC4/count_16 to IC4/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.156  IC4/count_16 (IC4/count_16)
     LUT5:I0->O            2   0.254   1.002  IC4/GND_13_o_count[31]_equal_2_o<31>2 (IC4/GND_13_o_count[31]_equal_2_o<31>1)
     LUT6:I2->O           17   0.254   1.209  IC4/GND_13_o_count[31]_equal_2_o<31>5 (IC4/GND_13_o_count[31]_equal_2_o<31>4)
     LUT4:I3->O            1   0.254   0.000  IC4/Mcount_count_eqn_01 (IC4/Mcount_count_eqn_0)
     FD:D                      0.074          IC4/count_0
    ----------------------------------------
    Total                      4.728ns (1.361ns logic, 3.367ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'but2'
  Clock period: 4.840ns (frequency: 206.612MHz)
  Total number of paths / destination ports: 272 / 8
-------------------------------------------------------------------------
Delay:               4.840ns (Levels of Logic = 4)
  Source:            IC6/tmp_0 (FF)
  Destination:       IC6/tmp_0 (FF)
  Source Clock:      but2 rising
  Destination Clock: but2 rising

  Data Path: IC6/tmp_0 to IC6/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.032  IC6/tmp_0 (IC6/tmp_0)
     LUT6:I3->O            1   0.235   0.681  IC5/_n00242 (IC5/_n00241)
     MUXF7:S->O            2   0.185   0.725  IC5/_n00241 (IC5/_n00242)
     MUXF7:S->O            8   0.185   0.944  IC6/_n0026_inv4 (IC6/_n0026_inv)
     LUT3:I2->O            1   0.254   0.000  IC6/tmp_0_rstpot (IC6/tmp_0_rstpot)
     FD:D                      0.074          IC6/tmp_0
    ----------------------------------------
    Total                      4.840ns (1.458ns logic, 3.382ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'but1'
  Clock period: 5.332ns (frequency: 187.547MHz)
  Total number of paths / destination ports: 272 / 8
-------------------------------------------------------------------------
Delay:               5.332ns (Levels of Logic = 4)
  Source:            IC5/tmp_0 (FF)
  Destination:       IC5/tmp_0 (FF)
  Source Clock:      but1 rising
  Destination Clock: but1 rising

  Data Path: IC5/tmp_0 to IC5/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.296  IC5/tmp_0 (IC5/tmp_0)
     LUT6:I0->O            1   0.254   0.681  IC5/_n00242 (IC5/_n00241)
     MUXF7:S->O            2   0.185   0.725  IC5/_n00241 (IC5/_n00242)
     MUXF7:S->O            8   0.185   1.172  IC5/_n0028_inv5 (IC5/_n0028_inv)
     LUT3:I0->O            1   0.235   0.000  IC5/tmp_0_rstpot (IC5/tmp_0_rstpot)
     FD:D                      0.074          IC5/tmp_0
    ----------------------------------------
    Total                      5.332ns (1.458ns logic, 3.874ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'but2'
  Total number of paths / destination ports: 60 / 8
-------------------------------------------------------------------------
Offset:              4.785ns (Levels of Logic = 11)
  Source:            sw2 (PAD)
  Destination:       IC6/tmp_7 (FF)
  Destination Clock: but2 rising

  Data Path: sw2 to IC6/tmp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.038  sw2_IBUF (sw2_IBUF)
     INV:I->O              1   0.255   0.681  sw2_inv2_INV_0 (sw2_inv)
     MUXCY:CI->O           1   0.023   0.000  IC6/Mcount_tmp_cy<0> (IC6/Mcount_tmp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  IC6/Mcount_tmp_cy<1> (IC6/Mcount_tmp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  IC6/Mcount_tmp_cy<2> (IC6/Mcount_tmp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  IC6/Mcount_tmp_cy<3> (IC6/Mcount_tmp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  IC6/Mcount_tmp_cy<4> (IC6/Mcount_tmp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  IC6/Mcount_tmp_cy<5> (IC6/Mcount_tmp_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  IC6/Mcount_tmp_cy<6> (IC6/Mcount_tmp_cy<6>)
     XORCY:CI->O           1   0.206   0.790  IC6/Mcount_tmp_xor<7> (Result<7>1)
     LUT3:I1->O            1   0.250   0.000  IC6/tmp_7_rstpot (IC6/tmp_7_rstpot)
     FD:D                      0.074          IC6/tmp_7
    ----------------------------------------
    Total                      4.785ns (2.276ns logic, 2.509ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'but1'
  Total number of paths / destination ports: 60 / 8
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 4)
  Source:            sw1 (PAD)
  Destination:       IC5/tmp_0 (FF)
  Destination Clock: but1 rising

  Data Path: sw1 to IC5/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.494  sw1_IBUF (sw1_IBUF)
     LUT6:I0->O            1   0.254   0.000  IC5/_n0028_inv5_G (N22)
     MUXF7:I1->O           8   0.175   1.172  IC5/_n0028_inv5 (IC5/_n0028_inv)
     LUT3:I0->O            1   0.235   0.000  IC5/tmp_0_rstpot (IC5/tmp_0_rstpot)
     FD:D                      0.074          IC5/tmp_0
    ----------------------------------------
    Total                      4.732ns (2.066ns logic, 2.666ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            IC1/o_TX_Active (FF)
  Destination:       led1 (PAD)
  Source Clock:      CLK rising

  Data Path: IC1/o_TX_Active to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  IC1/o_TX_Active (IC1/o_TX_Active)
     OBUF:I->O                 2.912          led1_OBUF (led1)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.728|         |         |         |
IC4/tmp        |    2.252|         |         |         |
but1           |    1.972|         |         |         |
but2           |    2.073|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IC4/tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IC4/tmp        |    2.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock but1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
but1           |    5.332|         |         |         |
but2           |    5.049|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock but2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
but1           |    5.123|         |         |         |
but2           |    4.840|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.89 secs
 
--> 

Total memory usage is 4503192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

