--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! _unit/alien_2_alive_next_and0000  SLICE_X22Y18.X    SLICE_X22Y18.BX  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 131420 paths analyzed, 1286 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.784ns.
--------------------------------------------------------------------------------

Paths for end point counter_unit/dig0_reg_1 (SLICE_X7Y0.CE), 2301 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_1 (FF)
  Destination:          counter_unit/dig0_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.777ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.031 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_1 to counter_unit/dig0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<1>
                                                       vga_sync_unit/h_count_reg_1
    SLICE_X23Y31.G1      net (fanout=46)       2.901   vga_sync_unit/h_count_reg<1>
    SLICE_X23Y31.Y       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0000_lut<1>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0000_lut<1>
    SLICE_X20Y24.F1      net (fanout=5)        0.740   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0000_lut<1>
    SLICE_X20Y24.X       Tilo                  0.660   N83
                                                       graph_unit/Mmux_rom_bit_alien_boss_9_SW1
    SLICE_X20Y27.F1      net (fanout=1)        0.356   N83
    SLICE_X20Y27.X       Tif5x                 1.000   N126
                                                       graph_unit/Mmux_rom_bit_alien_boss_4_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_4_SW0
    SLICE_X20Y30.G1      net (fanout=1)        0.567   N126
    SLICE_X20Y30.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y30.F4      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y30.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y13.G3      net (fanout=10)       2.076   graph_unit/rd_alien_boss_on
    SLICE_X16Y13.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X16Y13.F3      net (fanout=5)        0.046   hit
    SLICE_X16Y13.X       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X7Y0.CE        net (fanout=3)        2.165   counter_unit/dig0_reg_not0002
    SLICE_X7Y0.CLK       Tceck                 0.483   counter_unit/dig0_reg<1>
                                                       counter_unit/dig0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.777ns (5.906ns logic, 8.871ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          counter_unit/dig0_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.565ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.031 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to counter_unit/dig0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X20Y26.G3      net (fanout=33)       1.734   vga_sync_unit/v_count_reg<1>
    SLICE_X20Y26.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X20Y24.G2      net (fanout=4)        0.407   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X20Y24.Y       Tilo                  0.660   N83
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X22Y28.F3      net (fanout=10)       0.837   graph_unit/rom_addr_alien_boss<3>
    SLICE_X22Y28.X       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X21Y28.F2      net (fanout=1)        0.373   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X21Y28.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.F4      net (fanout=1)        0.304   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.F2      net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y13.G3      net (fanout=10)       2.076   graph_unit/rd_alien_boss_on
    SLICE_X16Y13.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X16Y13.F3      net (fanout=5)        0.046   hit
    SLICE_X16Y13.X       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X7Y0.CE        net (fanout=3)        2.165   counter_unit/dig0_reg_not0002
    SLICE_X7Y0.CLK       Tceck                 0.483   counter_unit/dig0_reg<1>
                                                       counter_unit/dig0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.565ns (6.560ns logic, 8.005ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig0_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.520ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.031 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X20Y26.G1      net (fanout=21)       1.689   vga_sync_unit/v_count_reg<2>
    SLICE_X20Y26.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X20Y24.G2      net (fanout=4)        0.407   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X20Y24.Y       Tilo                  0.660   N83
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X22Y28.F3      net (fanout=10)       0.837   graph_unit/rom_addr_alien_boss<3>
    SLICE_X22Y28.X       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X21Y28.F2      net (fanout=1)        0.373   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X21Y28.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.F4      net (fanout=1)        0.304   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.F2      net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y13.G3      net (fanout=10)       2.076   graph_unit/rd_alien_boss_on
    SLICE_X16Y13.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X16Y13.F3      net (fanout=5)        0.046   hit
    SLICE_X16Y13.X       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X7Y0.CE        net (fanout=3)        2.165   counter_unit/dig0_reg_not0002
    SLICE_X7Y0.CLK       Tceck                 0.483   counter_unit/dig0_reg<1>
                                                       counter_unit/dig0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.520ns (6.560ns logic, 7.960ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X13Y14.F4), 5750 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.380ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_1_1
                                                       vga_sync_unit/v_count_reg_1_1
    SLICE_X12Y21.G1      net (fanout=9)        1.466   vga_sync_unit/v_count_reg_1_1
    SLICE_X12Y21.Y       Tilo                  0.660   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X17Y24.G2      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X17Y24.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11_1
    SLICE_X14Y23.F1      net (fanout=10)       0.617   graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X14Y23.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom00001111
    SLICE_X16Y22.G1      net (fanout=2)        0.439   graph_unit/Mrom_rom_data_ship_rom000011
    SLICE_X16Y22.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X16Y22.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X16Y22.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X16Y23.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X16Y23.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X15Y24.F1      net (fanout=1)        0.420   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X15Y24.X       Tilo                  0.612   graph_unit/rd_ship_on_and000098
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y25.G2      net (fanout=1)        0.378   graph_unit/rd_ship_on_and000098
    SLICE_X16Y25.Y       Tilo                  0.660   N116
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X25Y28.F3      net (fanout=9)        1.281   graph_unit/rd_ship_on
    SLICE_X25Y28.X       Tilo                  0.612   graph_unit/alien_boss_projectil_hit_reg
                                                       rgb_next<0>39_SW0_SW0_SW0
    SLICE_X21Y22.G2      net (fanout=1)        0.603   N124
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X13Y14.F4      net (fanout=3)        1.054   N8
    SLICE_X13Y14.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.380ns (7.288ns logic, 7.092ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.375ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_1_1
                                                       vga_sync_unit/v_count_reg_1_1
    SLICE_X12Y21.G1      net (fanout=9)        1.466   vga_sync_unit/v_count_reg_1_1
    SLICE_X12Y21.Y       Tilo                  0.660   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X17Y24.G2      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X17Y24.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11_1
    SLICE_X14Y23.F1      net (fanout=10)       0.617   graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X14Y23.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom00001111
    SLICE_X16Y22.F1      net (fanout=2)        0.434   graph_unit/Mrom_rom_data_ship_rom000011
    SLICE_X16Y22.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_124
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X16Y22.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X16Y22.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X16Y23.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X16Y23.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X15Y24.F1      net (fanout=1)        0.420   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X15Y24.X       Tilo                  0.612   graph_unit/rd_ship_on_and000098
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y25.G2      net (fanout=1)        0.378   graph_unit/rd_ship_on_and000098
    SLICE_X16Y25.Y       Tilo                  0.660   N116
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X25Y28.F3      net (fanout=9)        1.281   graph_unit/rd_ship_on
    SLICE_X25Y28.X       Tilo                  0.612   graph_unit/alien_boss_projectil_hit_reg
                                                       rgb_next<0>39_SW0_SW0_SW0
    SLICE_X21Y22.G2      net (fanout=1)        0.603   N124
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X13Y14.F4      net (fanout=3)        1.054   N8
    SLICE_X13Y14.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.375ns (7.288ns logic, 7.087ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.327ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y19.XQ       Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X12Y21.G4      net (fanout=11)       1.465   graph_unit/ship_y_reg<1>
    SLICE_X12Y21.Y       Tilo                  0.660   graph_unit/Msub_rom_addr_ship_xor<3>11
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X17Y24.G2      net (fanout=4)        0.834   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X17Y24.Y       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00024
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11_1
    SLICE_X14Y23.F1      net (fanout=10)       0.617   graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X14Y23.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom00001111
    SLICE_X16Y22.G1      net (fanout=2)        0.439   graph_unit/Mrom_rom_data_ship_rom000011
    SLICE_X16Y22.F5      Tif5                  0.896   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_131
                                                       graph_unit/Mmux_rom_bit_ship_11_f5_0
    SLICE_X16Y22.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_11_f51
    SLICE_X16Y22.FX      Tinafx                0.315   graph_unit/Mmux_rom_bit_ship_11_f51
                                                       graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X16Y23.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_ship_10_f6
    SLICE_X16Y23.Y       Tif6y                 0.354   graph_unit/Mmux_rom_bit_ship_9_f7
                                                       graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X15Y24.F1      net (fanout=1)        0.420   graph_unit/Mmux_rom_bit_ship_9_f7
    SLICE_X15Y24.X       Tilo                  0.612   graph_unit/rd_ship_on_and000098
                                                       graph_unit/rd_ship_on_and000098
    SLICE_X16Y25.G2      net (fanout=1)        0.378   graph_unit/rd_ship_on_and000098
    SLICE_X16Y25.Y       Tilo                  0.660   N116
                                                       graph_unit/rd_ship_on_and0000156
    SLICE_X25Y28.F3      net (fanout=9)        1.281   graph_unit/rd_ship_on
    SLICE_X25Y28.X       Tilo                  0.612   graph_unit/alien_boss_projectil_hit_reg
                                                       rgb_next<0>39_SW0_SW0_SW0
    SLICE_X21Y22.G2      net (fanout=1)        0.603   N124
    SLICE_X21Y22.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>352
    SLICE_X13Y14.F4      net (fanout=3)        1.054   N8
    SLICE_X13Y14.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>91
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.327ns (7.236ns logic, 7.091ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_1 (SLICE_X2Y0.CE), 2305 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_1 (FF)
  Destination:          counter_unit/dig1_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.362ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.034 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_1 to counter_unit/dig1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<1>
                                                       vga_sync_unit/h_count_reg_1
    SLICE_X23Y31.G1      net (fanout=46)       2.901   vga_sync_unit/h_count_reg<1>
    SLICE_X23Y31.Y       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0000_lut<1>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0000_lut<1>
    SLICE_X20Y24.F1      net (fanout=5)        0.740   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0000_lut<1>
    SLICE_X20Y24.X       Tilo                  0.660   N83
                                                       graph_unit/Mmux_rom_bit_alien_boss_9_SW1
    SLICE_X20Y27.F1      net (fanout=1)        0.356   N83
    SLICE_X20Y27.X       Tif5x                 1.000   N126
                                                       graph_unit/Mmux_rom_bit_alien_boss_4_SW0_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_4_SW0
    SLICE_X20Y30.G1      net (fanout=1)        0.567   N126
    SLICE_X20Y30.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y30.F4      net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y30.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y13.G3      net (fanout=10)       2.076   graph_unit/rd_alien_boss_on
    SLICE_X16Y13.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X2Y1.G3        net (fanout=5)        1.297   hit
    SLICE_X2Y1.Y         Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CE        net (fanout=3)        0.499   counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CLK       Tceck                 0.483   counter_unit/dig1_reg<1>
                                                       counter_unit/dig1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.362ns (5.906ns logic, 8.456ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          counter_unit/dig1_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.150ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to counter_unit/dig1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X20Y26.G3      net (fanout=33)       1.734   vga_sync_unit/v_count_reg<1>
    SLICE_X20Y26.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X20Y24.G2      net (fanout=4)        0.407   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X20Y24.Y       Tilo                  0.660   N83
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X22Y28.F3      net (fanout=10)       0.837   graph_unit/rom_addr_alien_boss<3>
    SLICE_X22Y28.X       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X21Y28.F2      net (fanout=1)        0.373   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X21Y28.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.F4      net (fanout=1)        0.304   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.F2      net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y13.G3      net (fanout=10)       2.076   graph_unit/rd_alien_boss_on
    SLICE_X16Y13.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X2Y1.G3        net (fanout=5)        1.297   hit
    SLICE_X2Y1.Y         Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CE        net (fanout=3)        0.499   counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CLK       Tceck                 0.483   counter_unit/dig1_reg<1>
                                                       counter_unit/dig1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.150ns (6.560ns logic, 7.590ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig1_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.105ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.034 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X20Y26.G1      net (fanout=21)       1.689   vga_sync_unit/v_count_reg<2>
    SLICE_X20Y26.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X20Y24.G2      net (fanout=4)        0.407   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X20Y24.Y       Tilo                  0.660   N83
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X22Y28.F3      net (fanout=10)       0.837   graph_unit/rom_addr_alien_boss<3>
    SLICE_X22Y28.X       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X21Y28.F2      net (fanout=1)        0.373   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X21Y28.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.F4      net (fanout=1)        0.304   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X20Y31.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.F2      net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X20Y30.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y13.G3      net (fanout=10)       2.076   graph_unit/rd_alien_boss_on
    SLICE_X16Y13.Y       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X2Y1.G3        net (fanout=5)        1.297   hit
    SLICE_X2Y1.Y         Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CE        net (fanout=3)        0.499   counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CLK       Tceck                 0.483   counter_unit/dig1_reg<1>
                                                       counter_unit/dig1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.105ns (6.560ns logic, 7.545ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X3Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.006 - 0.009)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X3Y30.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X3Y30.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X0Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X0Y33.BX       net (fanout=1)        0.308   keyboard_unit/ps2_code_next<1>
    SLICE_X0Y33.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.528ns logic, 0.308ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_projectil_x_reg_9 (SLICE_X31Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/alien_x_reg_9 (FF)
  Destination:          graph_unit/alien_projectil_x_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/alien_x_reg_9 to graph_unit/alien_projectil_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y20.XQ      Tcko                  0.412   graph_unit/alien_x_reg<9>
                                                       graph_unit/alien_x_reg_9
    SLICE_X31Y21.BX      net (fanout=5)        0.389   graph_unit/alien_x_reg<9>
    SLICE_X31Y21.CLK     Tckdi       (-Th)    -0.080   graph_unit/alien_projectil_x_reg<9>
                                                       graph_unit/alien_projectil_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.492ns logic, 0.389ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X13Y28.SR
  Clock network: graph_unit/alien_boss_y_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X13Y28.SR
  Clock network: graph_unit/alien_boss_y_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_1/SR
  Location pin: SLICE_X13Y28.SR
  Clock network: graph_unit/alien_boss_y_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.784|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 131420 paths, 0 nets, and 4253 connections

Design statistics:
   Minimum period:  14.784ns{1}   (Maximum frequency:  67.641MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 12:02:15 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



