digraph "CFG for '_ZL177p_Z16xFDHOGDescriptorILi128ELi64ELi8ELi8ELi8ELi9ELi2ELi2ELi2160ELi3840ELi2ELi2ELi1ELi5ELi45ELb0EER6streamI7ap_uintILi16EEER6streamI7ap_uintILi16EEER6streamI7ap_uintILi576EEEtt_1RN3hls6streamI7ap_uintILi16EEEES4_RNS0_IS1_ILi576EEEEtt' function" {
	label="CFG for '_ZL177p_Z16xFDHOGDescriptorILi128ELi64ELi8ELi8ELi8ELi9ELi2ELi2ELi2160ELi3840ELi2ELi2ELi1ELi5ELi45ELb0EER6streamI7ap_uintILi16EEER6streamI7ap_uintILi16EEER6streamI7ap_uintILi576EEEtt_1RN3hls6streamI7ap_uintILi16EEEES4_RNS0_IS1_ILi576EEEEtt' function";

	Node0x3326b30 [shape=record,label="{%0:\l  %1 = alloca %\"class.hls::stream.8\"*, align 8\l  %2 = alloca %\"class.hls::stream.8\"*, align 8\l  %3 = alloca %\"class.hls::stream.3\"*, align 8\l  %4 = alloca i16, align 2\l  %5 = alloca i16, align 2\l  %novw = alloca i16, align 2\l  %nohw = alloca i16, align 2\l  %novc = alloca i16, align 2\l  %nohc = alloca i16, align 2\l  %novb = alloca i16, align 2\l  %nohb = alloca i16, align 2\l  store %\"class.hls::stream.8\"* %_phase_strm, %\"class.hls::stream.8\"** %1, align 8\l  store %\"class.hls::stream.8\"* %_mag_strm, %\"class.hls::stream.8\"** %2, align 8\l  store %\"class.hls::stream.3\"* %_block_strm, %\"class.hls::stream.3\"** %3, align 8\l  store i16 %_height, i16* %4, align 2\l  store i16 %_width, i16* %5, align 2\l  %6 = load i16* %4, align 2\l  %7 = zext i16 %6 to i32\l  %8 = srem i32 %7, 8\l  %9 = icmp eq i32 %8, 0\l  br i1 %9, label %10, label %11\l|{<s0>T|<s1>F}}"];
	Node0x3326b30:s0 -> Node0x33276c0;
	Node0x3326b30:s1 -> Node0x3327720;
	Node0x33276c0 [shape=record,label="{%10:\l\l  br label %13\l}"];
	Node0x33276c0 -> Node0x3327830;
	Node0x3327720 [shape=record,label="{%11:\l\l  call void @__assert_fail(i8* getelementptr inbounds ([81 x i8]* @.str4, i32 0, i32 0), i8* getelementptr inbounds ([32 x i8]* @.str5, i32 0, i32 0), i32 213, i8* getelementptr inbounds ([321 x i8]* @__PRETTY_FUNCTION__._ZL177p_Z16xFDHOGDescriptorILi128ELi64ELi8ELi8ELi8ELi9ELi2ELi2ELi2160ELi3840ELi2ELi2ELi1ELi5ELi45ELb0EER6streamI7ap_uintILi16EEER6streamI7ap_uintILi16EEER6streamI7ap_uintILi576EEEtt_1RN3hls6streamI7ap_uintILi16EEEES4_RNS0_IS1_ILi576EEEEtt, i32 0, i32 0)) noreturn nounwind\l  unreachable\l}"];
	Node0x3327ea0 [shape=record,label="{%12:                                                  \l  br label %13\l}"];
	Node0x3327ea0 -> Node0x3327830;
	Node0x3327830 [shape=record,label="{%13:\l\l  %14 = load i16* %5, align 2\l  %15 = zext i16 %14 to i32\l  %16 = srem i32 %15, 8\l  %17 = icmp eq i32 %16, 0\l  br i1 %17, label %18, label %19\l|{<s0>T|<s1>F}}"];
	Node0x3327830:s0 -> Node0x3328110;
	Node0x3327830:s1 -> Node0x3328170;
	Node0x3328110 [shape=record,label="{%18:\l\l  br label %21\l}"];
	Node0x3328110 -> Node0x3328280;
	Node0x3328170 [shape=record,label="{%19:\l\l  call void @__assert_fail(i8* getelementptr inbounds ([77 x i8]* @.str6, i32 0, i32 0), i8* getelementptr inbounds ([32 x i8]* @.str5, i32 0, i32 0), i32 215, i8* getelementptr inbounds ([321 x i8]* @__PRETTY_FUNCTION__._ZL177p_Z16xFDHOGDescriptorILi128ELi64ELi8ELi8ELi8ELi9ELi2ELi2ELi2160ELi3840ELi2ELi2ELi1ELi5ELi45ELb0EER6streamI7ap_uintILi16EEER6streamI7ap_uintILi16EEER6streamI7ap_uintILi576EEEtt_1RN3hls6streamI7ap_uintILi16EEEES4_RNS0_IS1_ILi576EEEEtt, i32 0, i32 0)) noreturn nounwind\l  unreachable\l}"];
	Node0x3328750 [shape=record,label="{%20:                                                  \l  br label %21\l}"];
	Node0x3328750 -> Node0x3328280;
	Node0x3328280 [shape=record,label="{%21:\l\l  %22 = load i16* %4, align 2\l  %23 = zext i16 %22 to i32\l  %24 = sub nsw i32 %23, 128\l  %25 = sdiv i32 %24, 8\l  %26 = add nsw i32 %25, 1\l  %27 = trunc i32 %26 to i16\l  store i16 %27, i16* %novw, align 2\l  %28 = load i16* %5, align 2\l  %29 = zext i16 %28 to i32\l  %30 = sub nsw i32 %29, 64\l  %31 = sdiv i32 %30, 8\l  %32 = add nsw i32 %31, 1\l  %33 = trunc i32 %32 to i16\l  store i16 %33, i16* %nohw, align 2\l  %34 = load i16* %4, align 2\l  %35 = zext i16 %34 to i32\l  %36 = sdiv i32 %35, 8\l  %37 = trunc i32 %36 to i16\l  store i16 %37, i16* %novc, align 2\l  %38 = load i16* %5, align 2\l  %39 = zext i16 %38 to i32\l  %40 = sdiv i32 %39, 8\l  %41 = trunc i32 %40 to i16\l  store i16 %41, i16* %nohc, align 2\l  %42 = load i16* %4, align 2\l  %43 = zext i16 %42 to i32\l  %44 = sdiv i32 %43, 8\l  %45 = sub nsw i32 %44, 1\l  %46 = trunc i32 %45 to i16\l  store i16 %46, i16* %novb, align 2\l  %47 = load i16* %5, align 2\l  %48 = zext i16 %47 to i32\l  %49 = sdiv i32 %48, 8\l  %50 = sub nsw i32 %49, 1\l  %51 = trunc i32 %50 to i16\l  store i16 %51, i16* %nohb, align 2\l  %52 = load %\"class.hls::stream.8\"** %1, align 8\l  %53 = load %\"class.hls::stream.8\"** %2, align 8\l  %54 = load %\"class.hls::stream.3\"** %3, align 8\l  %55 = load i16* %4, align 2\l  %56 = load i16* %5, align 2\l  %57 = load i16* %novw, align 2\l  %58 = load i16* %nohw, align 2\l  %59 = load i16* %novc, align 2\l  %60 = load i16* %nohc, align 2\l  %61 = load i16* %novb, align 2\l  %62 = load i16* %nohb, align 2\l  call void @_ZL230p_Z22xFDHOGDescriptorKernelILi2160ELi3840ELi2ELi2ELi1ELi5ELi45ELi128ELi64ELi8ELi8ELi8ELi9ELi2ELi2ELi255ELi473ELi270ELi480ELi269ELi479ELi20ELb0EER6streamI7ap_uintILi16EEER6streamI7ap_uintILi16EEER6streamI7ap_uintILi576EEEtttttttt_1RN3hls6streamI7ap_uintILi16EEEES4_RNS0_IS1_ILi576EEEEtttttttt(%\"class.hls::stream.8\"* %52, %\"class.hls::stream.8\"* %53, %\"class.hls::stream.3\"* %54, i16 zeroext %55, i16 zeroext %56, i16 zeroext %57, i16 zeroext %58, i16 zeroext %59, i16 zeroext %60, i16 zeroext %61, i16 zeroext %62)\l  ret void\l}"];
}
