// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module L2DataStorage_2(
  input          clock,
  input          reset,
  input  [5:0]   mbist_array,
  input          mbist_all,
  input          mbist_req,
  output         mbist_ack,
  input          mbist_writeen,
  input          mbist_be,
  input  [12:0]  mbist_addr,
  input  [136:0] mbist_indata,
  input          mbist_readen,
  input  [12:0]  mbist_addr_rd,
  output [136:0] mbist_outdata,
  output [12:0]  toSRAM_0_addr,
  output [12:0]  toSRAM_0_addr_rd,
  output [136:0] toSRAM_0_wdata,
  output         toSRAM_0_wmask,
  output         toSRAM_0_re,
  output         toSRAM_0_we,
  input  [136:0] toSRAM_0_rdata,
  output         toSRAM_0_ack,
  output         toSRAM_0_selectedOH,
  output [5:0]   toSRAM_0_array,
  output [12:0]  toSRAM_1_addr,
  output [12:0]  toSRAM_1_addr_rd,
  output [136:0] toSRAM_1_wdata,
  output         toSRAM_1_wmask,
  output         toSRAM_1_re,
  output         toSRAM_1_we,
  input  [136:0] toSRAM_1_rdata,
  output         toSRAM_1_ack,
  output         toSRAM_1_selectedOH,
  output [5:0]   toSRAM_1_array,
  output [12:0]  toSRAM_2_addr,
  output [12:0]  toSRAM_2_addr_rd,
  output [136:0] toSRAM_2_wdata,
  output         toSRAM_2_wmask,
  output         toSRAM_2_re,
  output         toSRAM_2_we,
  input  [136:0] toSRAM_2_rdata,
  output         toSRAM_2_ack,
  output         toSRAM_2_selectedOH,
  output [5:0]   toSRAM_2_array,
  output [12:0]  toSRAM_3_addr,
  output [12:0]  toSRAM_3_addr_rd,
  output [136:0] toSRAM_3_wdata,
  output         toSRAM_3_wmask,
  output         toSRAM_3_re,
  output         toSRAM_3_we,
  input  [136:0] toSRAM_3_rdata,
  output         toSRAM_3_ack,
  output         toSRAM_3_selectedOH,
  output [5:0]   toSRAM_3_array
);

  wire [136:0] sramDataOut_3;
  wire [136:0] sramDataOut_2;
  wire [136:0] sramDataOut_1;
  wire [136:0] sramDataOut_0;
  reg  [5:0]   arrayReg;
  reg          reqReg;
  reg          allReg;
  reg          beReg;
  reg  [12:0]  addrReg;
  reg  [136:0] dataInReg;
  reg  [12:0]  addrRdReg;
  reg  [1:0]   wenStretched;
  reg  [1:0]   renStretched;
  wire         selectedVec_0 = arrayReg == 6'h23;
  wire         doSpread = selectedVec_0 | allReg;
  assign sramDataOut_0 = selectedVec_0 ? toSRAM_0_rdata : 137'h0;
  wire         selectedVec_0_1 = arrayReg == 6'h24;
  wire         doSpread_1 = selectedVec_0_1 | allReg;
  assign sramDataOut_1 = selectedVec_0_1 ? toSRAM_1_rdata : 137'h0;
  wire         selectedVec_0_2 = arrayReg == 6'h25;
  wire         doSpread_2 = selectedVec_0_2 | allReg;
  assign sramDataOut_2 = selectedVec_0_2 ? toSRAM_2_rdata : 137'h0;
  wire         selectedVec_0_3 = arrayReg == 6'h26;
  wire         doSpread_3 = selectedVec_0_3 | allReg;
  assign sramDataOut_3 = selectedVec_0_3 ? toSRAM_3_rdata : 137'h0;
  wire         activated =
    mbist_all | mbist_req
    & (mbist_array == 6'h23 | mbist_array == 6'h24 | mbist_array == 6'h25
       | mbist_array == 6'h26);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      arrayReg <= 6'h0;
      reqReg <= 1'h0;
      allReg <= 1'h0;
      beReg <= 1'h0;
      addrReg <= 13'h0;
      dataInReg <= 137'h0;
      addrRdReg <= 13'h0;
      wenStretched <= 2'h0;
      renStretched <= 2'h0;
    end
    else begin
      if (activated) begin
        arrayReg <= mbist_array;
        allReg <= mbist_all;
      end
      reqReg <= mbist_req;
      if (activated & (mbist_readen | mbist_writeen)) begin
        beReg <= mbist_be;
        addrReg <= mbist_addr;
        dataInReg <= mbist_indata;
        addrRdReg <= mbist_addr_rd;
      end
      if (activated & mbist_writeen)
        wenStretched <= 2'h3;
      else if (|wenStretched)
        wenStretched <= {1'h0, wenStretched[1]};
      if (activated & mbist_readen)
        renStretched <= 2'h3;
      else if (|renStretched)
        renStretched <= {1'h0, renStretched[1]};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        arrayReg = _RANDOM[3'h0][5:0];
        reqReg = _RANDOM[3'h0][6];
        allReg = _RANDOM[3'h0][7];
        beReg = _RANDOM[3'h0][9];
        addrReg = _RANDOM[3'h0][22:10];
        dataInReg =
          {_RANDOM[3'h0][31:23],
           _RANDOM[3'h1],
           _RANDOM[3'h2],
           _RANDOM[3'h3],
           _RANDOM[3'h4]};
        addrRdReg = _RANDOM[3'h5][13:1];
        wenStretched = _RANDOM[3'h5][16:15];
        renStretched = _RANDOM[3'h5][18:17];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        arrayReg = 6'h0;
        reqReg = 1'h0;
        allReg = 1'h0;
        beReg = 1'h0;
        addrReg = 13'h0;
        dataInReg = 137'h0;
        addrRdReg = 13'h0;
        wenStretched = 2'h0;
        renStretched = 2'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign mbist_ack = reqReg;
  assign mbist_outdata = sramDataOut_0 | sramDataOut_1 | sramDataOut_2 | sramDataOut_3;
  assign toSRAM_0_addr = doSpread ? addrReg : 13'h0;
  assign toSRAM_0_addr_rd = doSpread ? addrRdReg : 13'h0;
  assign toSRAM_0_wdata = dataInReg;
  assign toSRAM_0_wmask = beReg;
  assign toSRAM_0_re = doSpread & renStretched[0];
  assign toSRAM_0_we = doSpread & wenStretched[0];
  assign toSRAM_0_ack = reqReg;
  assign toSRAM_0_selectedOH = allReg | ~reqReg | selectedVec_0;
  assign toSRAM_0_array = arrayReg;
  assign toSRAM_1_addr = doSpread_1 ? addrReg : 13'h0;
  assign toSRAM_1_addr_rd = doSpread_1 ? addrRdReg : 13'h0;
  assign toSRAM_1_wdata = dataInReg;
  assign toSRAM_1_wmask = beReg;
  assign toSRAM_1_re = doSpread_1 & renStretched[0];
  assign toSRAM_1_we = doSpread_1 & wenStretched[0];
  assign toSRAM_1_ack = reqReg;
  assign toSRAM_1_selectedOH = allReg | ~reqReg | selectedVec_0_1;
  assign toSRAM_1_array = arrayReg;
  assign toSRAM_2_addr = doSpread_2 ? addrReg : 13'h0;
  assign toSRAM_2_addr_rd = doSpread_2 ? addrRdReg : 13'h0;
  assign toSRAM_2_wdata = dataInReg;
  assign toSRAM_2_wmask = beReg;
  assign toSRAM_2_re = doSpread_2 & renStretched[0];
  assign toSRAM_2_we = doSpread_2 & wenStretched[0];
  assign toSRAM_2_ack = reqReg;
  assign toSRAM_2_selectedOH = allReg | ~reqReg | selectedVec_0_2;
  assign toSRAM_2_array = arrayReg;
  assign toSRAM_3_addr = doSpread_3 ? addrReg : 13'h0;
  assign toSRAM_3_addr_rd = doSpread_3 ? addrRdReg : 13'h0;
  assign toSRAM_3_wdata = dataInReg;
  assign toSRAM_3_wmask = beReg;
  assign toSRAM_3_re = doSpread_3 & renStretched[0];
  assign toSRAM_3_we = doSpread_3 & wenStretched[0];
  assign toSRAM_3_ack = reqReg;
  assign toSRAM_3_selectedOH = allReg | ~reqReg | selectedVec_0_3;
  assign toSRAM_3_array = arrayReg;
endmodule

