$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$var wire 8 # PORTC $end
$var wire 8 $ PORTD $end
$var wire 8 % PINA $end
$var wire 8 & PINB $end
$var wire 8 ' PINC $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
bxxxxxxxx #
bxxxxxxxx $
bxxxxxxxx %
bxxxxxxxx &
bxxxxxxxx '
$end
#2825
b00000000 "
#2837
b00000000 "
#2838
b00000000 "
#4100
b00000001 "
#4101
b00000001 "
#12605387
b00000010 "
#12605388
b00000010 "
#25205475
b00000001 "
#25205476
b00000001 "
#37805387
b00000010 "
#37805388
b00000010 "
#50405487
b00000100 "
#50405488
b00000100 "
#63005450
b00000001 "
#63005451
b00000001 "
#75605362
b00000010 "
#75605363
b00000010 "
#88205462
b00000100 "
#88205463
b00000100 "
#100805537
b00000001 "
#100805538
b00000001 "
#113405387
b00000010 "
#113405388
b00000010 "
