module  Absolute(
	input			[2:0]						cont,
	input			[73:0]					p_reg_temp,
	input										S_A,
	input										S_B,
	input										S_C,
	input										S_A_H,
	input										S_B_H,
	input										S_C_H,
	output	reg[73:0]					p_reg
);
	wire										signal;
	wire										signal_h;
	
endmodule