#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008A86A8 .scope module, "inverter" "inverter" 2 5;
 .timescale 0 0;
v00893A30_0 .net "in", 0 0, C4<z>; 0 drivers
v00893F00_0 .net "inv", 0 0, C4<z>; 0 drivers
v00893928_0 .var "out", 0 0;
E_00897EB8 .event edge, v00893F00_0, v00893A30_0;
S_008A80D0 .scope module, "test_data_path" "test_data_path" 3 1;
 .timescale 0 0;
P_00866C4C .param/l "ENABLE" 3 8, C4<0>;
P_00866C60 .param/l "WORD" 3 6, C4<10>;
P_00866C74 .param/l "WRITE" 3 7, C4<1>;
v011A3C58_0 .var "CLK", 0 0;
v011A3F70_0 .net "Flags", 3 0, v011A1B48_0; 1 drivers
v011A3CB0_0 .var "I0", 44 0;
v011A3D08_0 .net "IR_Out", 31 0, v011A1CA8_0; 1 drivers
v011A3940_0 .net "MFC", 0 0, v011A2FA0_0; 1 drivers
v011A37E0 .array "dat", 255 0, 31 0;
v011A3E68_0 .var "i", 8 0;
v011A3E10_0 .var "temp_data_in", 31 0;
L_011A7828 .part v011A3CB0_0, 38, 1;
L_011A7E58 .part v011A3CB0_0, 37, 1;
L_011A7BF0 .part v011A3CB0_0, 36, 1;
L_011A7F08 .part v011A3CB0_0, 35, 1;
L_011A7E00 .part v011A3CB0_0, 34, 1;
L_011A7A38 .part v011A3CB0_0, 33, 1;
L_011A7F60 .part v011A3CB0_0, 32, 1;
L_011A7A90 .part v011A3CB0_0, 31, 1;
L_011A7880 .part v011A3CB0_0, 30, 1;
L_011A7CA0 .part v011A3CB0_0, 29, 1;
L_011A79E0 .part v011A3CB0_0, 28, 1;
L_011A7930 .part v011A3CB0_0, 27, 1;
L_011A78D8 .part v011A3CB0_0, 26, 1;
L_011A7C48 .part v011A3CB0_0, 25, 1;
L_011A7B40 .part v011A3CB0_0, 24, 1;
L_011A7B98 .part v011A3CB0_0, 23, 1;
L_011A8010 .part v011A3CB0_0, 21, 2;
L_011AFE90 .part v011A3CB0_0, 19, 2;
L_011B0200 .part v011A3CB0_0, 17, 2;
L_011B00A0 .part v011A3CB0_0, 15, 2;
L_011B04C0 .part v011A3CB0_0, 13, 2;
L_011B00F8 .part v011A3CB0_0, 11, 2;
L_011B0570 .part v011A3CB0_0, 7, 4;
S_008A7D18 .scope module, "dp" "data_path" 3 34, 4 1, S_008A80D0;
 .timescale 0 0;
v011A1E60_0 .net "A", 3 0, v011A13B8_0; 1 drivers
v011A1D58_0 .net "ALUA", 3 0, L_011B0570; 1 drivers
v011A1F68_0 .net "CLK", 0 0, v011A3C58_0; 1 drivers
v011A1AF0_0 .net "CLR", 0 0, L_011A7B98; 1 drivers
v011A1990_0 .net "DSS", 1 0, L_011A8010; 1 drivers
v011A16D0_0 .net "DataSize", 1 0, v00893508_0; 1 drivers
v011A1B48_0 .var "Flags", 3 0;
v011A1728_0 .net "IR_EN", 0 0, L_011A7930; 1 drivers
v011A1CA8_0 .var "IR_Out", 31 0;
v011A1EB8_0 .net "ISE_EN", 0 0, L_011A7C48; 1 drivers
v011A1DB0_0 .net "MAR_EN", 0 0, L_011A7880; 1 drivers
v011A3260_0 .net "MDR_EN", 0 0, L_011A79E0; 1 drivers
v011A31B0_0 .net "MFA", 0 0, L_011A7828; 1 drivers
v011A2FA0_0 .var "MFC", 0 0;
v011A3050_0 .net "RF_RW", 0 0, L_011A7F08; 1 drivers
v011A3158_0 .net "RW_RAM", 0 0, L_011A7E58; 1 drivers
v011A3418_0 .net "SALU", 0 0, L_011A7BF0; 1 drivers
v011A32B8_0 .net "SALUB", 1 0, L_011B00F8; 1 drivers
v011A2FF8_0 .net "SGN_EN", 0 0, L_011A7B40; 1 drivers
v011A2C88_0 .net "SHT_EN", 0 0, L_011A78D8; 1 drivers
v011A3208_0 .net "SISE", 1 0, L_011B04C0; 1 drivers
v011A3628_0 .net "SMA", 0 0, L_011A7F60; 1 drivers
v011A3310_0 .net "SRA", 1 0, L_011B0200; 1 drivers
v011A2E98_0 .net "SRB", 1 0, L_011B00A0; 1 drivers
v011A3578_0 .net "SR_EN", 0 0, L_011A7CA0; 1 drivers
v011A3368_0 .net "SR_Flags", 0 0, C4<z>; 0 drivers
RS_008B4C14/0/0 .resolv tri, L_011A39F0, L_011A3680, L_011A3C00, L_011A36D8;
RS_008B4C14/0/4 .resolv tri, L_011A3DB8, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_008B4C14 .resolv tri, RS_008B4C14/0/0, RS_008B4C14/0/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v011A33C0_0 .net8 "SR_Flags_In", 31 0, RS_008B4C14; 5 drivers
v011A30A8_0 .net "SR_Flags_Out", 31 0, v011A0DE0_0; 1 drivers
v011A3470_0 .net "SSAB", 0 0, L_011A7E00; 1 drivers
v011A2CE0_0 .net "SSOP", 0 0, L_011A7A38; 1 drivers
v011A35D0_0 .net "STA", 0 0, L_011A7A90; 1 drivers
v011A34C8_0 .net "WRA", 1 0, L_011AFE90; 1 drivers
v011A2E40_0 .net "addressAin", 3 0, v011A09C0_0; 1 drivers
v011A3520_0 .net "addressBin", 3 0, v008ED430_0; 1 drivers
v011A2BD8_0 .net "aluBin", 31 0, v011A1200_0; 1 drivers
v011A2B80_0 .net "aluOut", 31 0, v011A0CD8_0; 1 drivers
v011A2C30_0 .net "branchExtension", 31 0, v011A0D30_0; 1 drivers
v011A2F48_0 .net "immSignExtOut", 31 0, v011A07B0_0; 1 drivers
v011A3100_0 .net "irOUT", 0 0, C4<z>; 0 drivers
v011A2D38_0 .net "irOut", 31 0, v011A1A98_0; 1 drivers
v011A2D90_0 .net "marOut", 31 0, v011A0E90_0; 1 drivers
v011A2DE8_0 .net "mdrOut", 31 0, v011A18E0_0; 1 drivers
v011A2EF0_0 .net "memDataOut", 31 0, v00893AE0_0; 1 drivers
v011A3EC0_0 .net "outA", 31 0, v008E8098_0; 1 drivers
v011A3788_0 .net "outB", 31 0, v008E7F38_0; 1 drivers
v011A3BA8_0 .net "shifterAmountShift", 4 0, v011A0548_0; 1 drivers
v011A3730_0 .net "shifterOperand", 31 0, v011A02E0_0; 1 drivers
v011A3F18_0 .net "shifterOut", 31 0, v011A0338_0; 1 drivers
v011A3A48_0 .net "signExtension1In", 31 0, v011A1D00_0; 1 drivers
v011A3890_0 .net "signExtension1Out", 31 0, v011A1780_0; 1 drivers
v011A3AA0_0 .net "tempMFC", 0 0, v00894060_0; 1 drivers
v011A3AF8_0 .net "writeAddressIn", 3 0, v011A0288_0; 1 drivers
E_00898058 .event edge, v00893560_0, v011A0DE0_0, v00894060_0;
L_011A39F0 .part/pv v011A14C0_0, 3, 1, 32;
L_011A3680 .part/pv v011A0F98_0, 2, 1, 32;
L_011A3C00 .part/pv v011A10A0_0, 1, 1, 32;
L_011A36D8 .part/pv v011A0D88_0, 0, 1, 32;
L_011A3D60 .part v011A1A98_0, 21, 4;
L_011A3838 .part v011A1A98_0, 0, 24;
L_011A3DB8 .part/pv v011A0808_0, 4, 1, 32;
L_011A38E8 .part v011A0DE0_0, 4, 1;
L_011A3B50 .part v011A1A98_0, 12, 4;
L_011A3FC8 .part v011A1A98_0, 16, 4;
L_011A3998 .part v011A1A98_0, 16, 4;
L_011A22E8 .part v011A1A98_0, 12, 4;
L_011A2290 .part v011A1A98_0, 16, 4;
L_011A2918 .part v011A1A98_0, 12, 4;
L_011A2398 .part v011A1A98_0, 0, 4;
L_011A8170 .part v011A0E90_0, 0, 8;
S_008A90C0 .scope module, "instructionRegister" "register_32_bits" 4 47, 5 6, S_008A7D18;
 .timescale 0 0;
v011A1A40_0 .alias "CLK", 0 0, v011A1F68_0;
v011A1830_0 .alias "CLR", 0 0, v011A1AF0_0;
v011A1BA0_0 .alias "D", 31 0, v011A2DE8_0;
v011A1E08_0 .alias "LE", 0 0, v011A1728_0;
v011A1A98_0 .var "Q", 31 0;
S_008A8D90 .scope module, "memoryDataRegister" "register_32_bits" 4 49, 5 6, S_008A7D18;
 .timescale 0 0;
v011A1BF8_0 .alias "CLK", 0 0, v011A1F68_0;
v011A17D8_0 .alias "CLR", 0 0, v011A1AF0_0;
v011A1F10_0 .alias "D", 31 0, v011A3890_0;
v011A1888_0 .alias "LE", 0 0, v011A3260_0;
v011A18E0_0 .var "Q", 31 0;
S_008A9588 .scope module, "signExtension1" "sign_extension" 4 51, 6 12, S_008A7D18;
 .timescale 0 0;
P_008668EC .param/l "BYTE" 6 20, C4<00>;
P_00866900 .param/l "HALF" 6 21, C4<01>;
P_00866914 .param/l "WORIn" 6 22, C4<10>;
v011A19E8_0 .alias "E", 0 0, v011A2FF8_0;
v011A1678_0 .alias "In", 31 0, v011A3A48_0;
v011A1780_0 .var "Out", 31 0;
v011A1C50_0 .alias "dataSize", 1 0, v011A16D0_0;
E_00899E78 .event edge, v011A19E8_0, v00893508_0, v011A1D00_0;
S_008A8D08 .scope module, "signExtension1Mux" "mux_2x1" 4 53, 7 1, S_008A7D18;
 .timescale 0 0;
v011A0EE8_0 .alias "I0", 31 0, v011A2B80_0;
v011A1FC0_0 .alias "I1", 31 0, v011A2EF0_0;
v011A1938_0 .alias "S", 0 0, v011A3628_0;
v011A1D00_0 .var "Y", 31 0;
E_00899E38 .event edge, v00893AE0_0, v008E84B8_0, v011A1938_0;
S_008A8AE8 .scope module, "memoryAddressRegister" "register_32_bits" 4 55, 5 6, S_008A7D18;
 .timescale 0 0;
v011A15C8_0 .alias "CLK", 0 0, v011A1F68_0;
v011A0C28_0 .alias "CLR", 0 0, v011A1AF0_0;
v011A0B78_0 .alias "D", 31 0, v011A2B80_0;
v011A0E38_0 .alias "LE", 0 0, v011A1DB0_0;
v011A0E90_0 .var "Q", 31 0;
S_008A8BF8 .scope module, "statusRegister" "register_32_bits" 4 57, 5 6, S_008A7D18;
 .timescale 0 0;
v011A0BD0_0 .alias "CLK", 0 0, v011A1F68_0;
v011A1570_0 .alias "CLR", 0 0, v011A1AF0_0;
v011A1308_0 .alias "D", 31 0, v011A33C0_0;
v011A1360_0 .alias "LE", 0 0, v011A3578_0;
v011A0DE0_0 .var "Q", 31 0;
S_008A91D0 .scope module, "alu" "alu_arm" 4 59, 8 1, S_008A7D18;
 .timescale 0 0;
P_0084DA34 .param/l "ADC" 8 25, C4<0101>;
P_0084DA48 .param/l "ADD" 8 24, C4<0100>;
P_0084DA5C .param/l "AND" 8 20, C4<0000>;
P_0084DA70 .param/l "BIC" 8 34, C4<1110>;
P_0084DA84 .param/l "CMN" 8 31, C4<1011>;
P_0084DA98 .param/l "CMP" 8 30, C4<1010>;
P_0084DAAC .param/l "EOR" 8 21, C4<0001>;
P_0084DAC0 .param/l "MOV" 8 33, C4<1101>;
P_0084DAD4 .param/l "MVN" 8 35, C4<1111>;
P_0084DAE8 .param/l "OR" 8 32, C4<1100>;
P_0084DAFC .param/l "RSB" 8 23, C4<0011>;
P_0084DB10 .param/l "RSC" 8 27, C4<0111>;
P_0084DB24 .param/l "SBC" 8 26, C4<0110>;
P_0084DB38 .param/l "SUB" 8 22, C4<0010>;
P_0084DB4C .param/l "TEQ" 8 29, C4<1001>;
P_0084DB60 .param/l "TST" 8 28, C4<1000>;
v011A1468_0 .alias "A", 3 0, v011A1E60_0;
v011A14C0_0 .var "CF", 0 0;
v011A1410_0 .alias "Cin", 0 0, v011A3368_0;
v011A0F98_0 .var "NF", 0 0;
v011A10A0_0 .var "VF", 0 0;
v011A0D88_0 .var "ZF", 0 0;
v011A1518_0 .alias "da", 31 0, v011A3EC0_0;
v011A10F8_0 .alias "db", 31 0, v011A2BD8_0;
v011A0CD8_0 .var "out", 31 0;
E_0089A098 .event edge, v011A13B8_0, v011A1200_0, v008E8098_0;
S_008A8EA0 .scope module, "saluIn" "mux_2x1_4" 4 61, 9 5, S_008A7D18;
 .timescale 0 0;
v011A0F40_0 .alias "I0", 3 0, v011A1D58_0;
v011A12B0_0 .net "I1", 3 0, L_011A3D60; 1 drivers
v011A1048_0 .alias "S", 0 0, v011A3418_0;
v011A13B8_0 .var "Y", 3 0;
E_00899D98 .event edge, v011A12B0_0, v011A0F40_0, v011A1048_0;
S_008A8B70 .scope module, "muxAluBIn" "mux_4x1" 4 63, 10 1, S_008A7D18;
 .timescale 0 0;
v011A1258_0 .alias "I0", 31 0, v011A2DE8_0;
v011A0FF0_0 .net "I1", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v011A0C80_0 .alias "I2", 31 0, v011A2C30_0;
v011A11A8_0 .alias "I3", 31 0, v011A3F18_0;
v011A1620_0 .alias "S", 1 0, v011A32B8_0;
v011A1200_0 .var "Y", 31 0;
E_00899FF8/0 .event edge, v011A0338_0, v011A0D30_0, v011A0FF0_0, v00893A88_0;
E_00899FF8/1 .event edge, v011A1620_0;
E_00899FF8 .event/or E_00899FF8/0, E_00899FF8/1;
S_008A9500 .scope module, "branchExtension1" "branch_ext" 4 65, 11 5, S_008A7D18;
 .timescale 0 0;
v011A0758_0 .net "ofst", 23 0, L_011A3838; 1 drivers
v011A0D30_0 .var "out", 31 0;
v011A1150_0 .var "tempofst", 25 0;
E_00899C78 .event edge, v011A0758_0, v011A1150_0;
S_008A9478 .scope module, "shifter1" "shifter" 4 67, 12 1, S_008A7D18;
 .timescale 0 0;
P_008A3D84 .param/l "ASR" 12 10, C4<10>;
P_008A3D98 .param/l "LSL" 12 8, C4<00>;
P_008A3DAC .param/l "LSR" 12 9, C4<01>;
P_008A3DC0 .param/l "ROR" 12 11, C4<11>;
v011A0440_0 .alias "Amount", 4 0, v011A3BA8_0;
v011A0910_0 .net "CIn", 0 0, L_011A38E8; 1 drivers
v011A0808_0 .var "Cout", 0 0;
v011A0A70_0 .alias "EN", 0 0, v011A2C88_0;
v011A05A0_0 .net "IR", 1 0, C4<xx>; 1 drivers
v011A05F8_0 .alias "Operand", 31 0, v011A3730_0;
v011A0338_0 .var "Out", 31 0;
v011A0AC8_0 .alias "STA", 0 0, v011A35D0_0;
v011A0390_0 .var/i "i", 31 0;
v011A0650_0 .var "temp", 31 0;
v011A0968_0 .var "tempData", 31 0;
v011A0078_0 .var "tempNum", 31 0;
E_008999D8/0 .event edge, v011A0910_0, v011A05A0_0, v011A02E0_0;
E_008999D8/1 .event posedge, v011A0A70_0;
E_008999D8 .event/or E_008999D8/0, E_008999D8/1;
S_008A9258 .scope module, "shifterInMux" "mux_2x1" 4 69, 7 1, S_008A7D18;
 .timescale 0 0;
v011A01D8_0 .alias "I0", 31 0, v011A2F48_0;
v011A06A8_0 .alias "I1", 31 0, v011A3788_0;
v011A08B8_0 .alias "S", 0 0, v011A2CE0_0;
v011A02E0_0 .var "Y", 31 0;
E_00899998 .event edge, v008E7F38_0, v011A07B0_0, v011A08B8_0;
S_008A9038 .scope module, "amountSelector" "amount_selector" 4 71, 13 1, S_008A7D18;
 .timescale 0 0;
v011A0860_0 .alias "IR", 31 0, v011A2D38_0;
v011A0A18_0 .alias "S", 0 0, v011A3470_0;
v011A0548_0 .var "Y", 4 0;
E_00899A78 .event edge, v00893560_0, v011A0A18_0;
S_008A93F0 .scope module, "immediateSignExtension" "immediate_sign_extension" 4 73, 14 1, S_008A7D18;
 .timescale 0 0;
v011A0B20_0 .alias "EN", 0 0, v011A1EB8_0;
v011A03E8_0 .alias "In", 31 0, v011A2D38_0;
v011A07B0_0 .var "Out", 31 0;
v011A04F0_0 .alias "SISE", 1 0, v011A3208_0;
E_00899B98 .event edge, v011A0B20_0, v011A04F0_0, v00893560_0;
S_008A9148 .scope module, "writeAddressMux" "mux_4x1_4" 4 75, 15 5, S_008A7D18;
 .timescale 0 0;
v011A0230_0 .net "I0", 3 0, L_011A3B50; 1 drivers
v011A0128_0 .net "I1", 3 0, C4<1111>; 1 drivers
v011A0180_0 .net "I2", 3 0, C4<1110>; 1 drivers
v011A0700_0 .net "I3", 3 0, L_011A3FC8; 1 drivers
v011A0498_0 .alias "S", 1 0, v011A34C8_0;
v011A0288_0 .var "Y", 3 0;
E_00898298/0 .event edge, v011A0700_0, v011A0180_0, v011A0128_0, v011A0230_0;
E_00898298/1 .event edge, v011A0498_0;
E_00898298 .event/or E_00898298/0, E_00898298/1;
S_008A8F28 .scope module, "addressA" "mux_4x1_4" 4 77, 15 5, S_008A7D18;
 .timescale 0 0;
v008ED488_0 .net "I0", 3 0, L_011A3998; 1 drivers
v008ED4E0_0 .net "I1", 3 0, C4<1111>; 1 drivers
v008ED538_0 .net "I2", 3 0, C4<1110>; 1 drivers
v008ED590_0 .net "I3", 3 0, L_011A22E8; 1 drivers
v011A00D0_0 .alias "S", 1 0, v011A3310_0;
v011A09C0_0 .var "Y", 3 0;
E_008981D8/0 .event edge, v008ED590_0, v008ED538_0, v008ED4E0_0, v008ED488_0;
E_008981D8/1 .event edge, v011A00D0_0;
E_008981D8 .event/or E_008981D8/0, E_008981D8/1;
S_008A92E0 .scope module, "addressB" "mux_4x1_4" 4 79, 15 5, S_008A7D18;
 .timescale 0 0;
v008ED170_0 .net "I0", 3 0, L_011A2290; 1 drivers
v008ED328_0 .net "I1", 3 0, C4<1111>; 1 drivers
v008ED1C8_0 .net "I2", 3 0, L_011A2918; 1 drivers
v008ED278_0 .net "I3", 3 0, L_011A2398; 1 drivers
v008ED2D0_0 .alias "S", 1 0, v011A2E98_0;
v008ED430_0 .var "Y", 3 0;
E_00899C98/0 .event edge, v008ED278_0, v008ED1C8_0, v008ED328_0, v008ED170_0;
E_00899C98/1 .event edge, v008ED2D0_0;
E_00899C98 .event/or E_00899C98/0, E_00899C98/1;
S_008A7AF8 .scope module, "registerFile" "register_file" 4 81, 16 1, S_008A7D18;
 .timescale 0 0;
L_011ADFE8 .functor NOT 1, L_011A7F08, C4<0>, C4<0>, C4<0>;
L_011ADE60 .functor NOT 1, L_011A6D28, C4<0>, C4<0>, C4<0>;
L_011ADC68 .functor NOT 1, L_011A7300, C4<0>, C4<0>, C4<0>;
L_011ADD48 .functor NOT 1, L_011A6E88, C4<0>, C4<0>, C4<0>;
L_011AE250 .functor NOT 1, L_011A6DD8, C4<0>, C4<0>, C4<0>;
L_011ADF08 .functor NOT 1, L_011A7358, C4<0>, C4<0>, C4<0>;
L_011ADF40 .functor NOT 1, L_011A6E30, C4<0>, C4<0>, C4<0>;
L_011ADDF0 .functor NOT 1, L_011A7460, C4<0>, C4<0>, C4<0>;
L_011ADCD8 .functor NOT 1, L_011A7510, C4<0>, C4<0>, C4<0>;
L_011AE3D8 .functor NOT 1, L_011A6EE0, C4<0>, C4<0>, C4<0>;
L_011AE3A0 .functor NOT 1, L_011A7568, C4<0>, C4<0>, C4<0>;
L_011AE410 .functor NOT 1, L_011A6F38, C4<0>, C4<0>, C4<0>;
L_011AE368 .functor NOT 1, L_011A6FE8, C4<0>, C4<0>, C4<0>;
L_011AE4B8 .functor NOT 1, L_011A7EB0, C4<0>, C4<0>, C4<0>;
L_011AD648 .functor NOT 1, L_011A7AE8, C4<0>, C4<0>, C4<0>;
L_011ADA38 .functor NOT 1, L_011A7DA8, C4<0>, C4<0>, C4<0>;
L_011AD760 .functor AND 32, v011A0CD8_0, C4<11111111111111111111111111111100>, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_011AD798 .functor NOT 1, L_011A7988, C4<0>, C4<0>, C4<0>;
v008EC2C8_0 .alias "CLK", 0 0, v011A1F68_0;
v008EC3D0_0 .alias "CLR", 0 0, v011A1AF0_0;
v008EC1C0_0 .alias "RW", 0 0, v011A3050_0;
v008EC530_0 .net *"_s11", 0 0, L_011A6E88; 1 drivers
v008EC110_0 .net *"_s15", 0 0, L_011A6DD8; 1 drivers
v008EC428_0 .net *"_s19", 0 0, L_011A7358; 1 drivers
v008EC320_0 .net *"_s23", 0 0, L_011A6E30; 1 drivers
v008EC480_0 .net *"_s27", 0 0, L_011A7460; 1 drivers
v008EC4D8_0 .net *"_s3", 0 0, L_011A6D28; 1 drivers
v008EC218_0 .net *"_s31", 0 0, L_011A7510; 1 drivers
v008ED0C0_0 .net *"_s35", 0 0, L_011A6EE0; 1 drivers
v008ECF60_0 .net *"_s39", 0 0, L_011A7568; 1 drivers
v008ECE00_0 .net *"_s43", 0 0, L_011A6F38; 1 drivers
v008EC778_0 .net *"_s47", 0 0, L_011A6FE8; 1 drivers
v008ED010_0 .net *"_s51", 0 0, L_011A7EB0; 1 drivers
v008ECAE8_0 .net *"_s55", 0 0, L_011A7AE8; 1 drivers
v008EC828_0 .net *"_s59", 0 0, L_011A7DA8; 1 drivers
v008EC9E0_0 .net *"_s62", 31 0, C4<11111111111111111111111111111100>; 1 drivers
v008ECD50_0 .net *"_s67", 0 0, L_011A7988; 1 drivers
v008ECB40_0 .net *"_s7", 0 0, L_011A7300; 1 drivers
v008ECE58_0 .net *"_s70", 31 0, C4<00000000000000000000000000001000>; 1 drivers
v008ECBF0_0 .alias "addressA", 3 0, v011A2E40_0;
v008ECF08_0 .alias "addressB", 3 0, v011A3520_0;
v008ECCF8_0 .alias "inputData", 31 0, v011A2B80_0;
v008EC618_0 .net "inputDataTemp", 31 0, L_011AD760; 1 drivers
v008ECEB0_0 .alias "outA", 31 0, v011A3EC0_0;
v008ECB98_0 .alias "outB", 31 0, v011A3788_0;
v008ECA38_0 .net "outR0", 31 0, v008EA100_0; 1 drivers
v008ECFB8_0 .net "outR1", 31 0, v008EA4C8_0; 1 drivers
v008ECC48_0 .net "outR10", 31 0, v008E9150_0; 1 drivers
v008ECA90_0 .net "outR11", 31 0, v008E93B8_0; 1 drivers
v008ED068_0 .net "outR12", 31 0, v008E83B0_0; 1 drivers
v008EC670_0 .net "outR13", 31 0, v008E80F0_0; 1 drivers
v008EC7D0_0 .net "outR14", 31 0, v008E8358_0; 1 drivers
v008ECCA0_0 .net "outR15", 31 0, v008E7960_0; 1 drivers
v008EC880_0 .net "outR15Temp", 31 0, L_011A8118; 1 drivers
v008ECDA8_0 .net "outR2", 31 0, v008EA520_0; 1 drivers
v008EC720_0 .net "outR3", 31 0, v008E8F40_0; 1 drivers
v008EC6C8_0 .net "outR4", 31 0, v008E8968_0; 1 drivers
v008EC8D8_0 .net "outR5", 31 0, v008E8D88_0; 1 drivers
v008EC930_0 .net "outR6", 31 0, v008E86A8_0; 1 drivers
v008EC988_0 .net "outR7", 31 0, v008E8650_0; 1 drivers
v008ED380_0 .net "outR8", 31 0, v008E8E38_0; 1 drivers
v008ED220_0 .net "outR9", 31 0, v008E9200_0; 1 drivers
RS_008B3B34/0/0 .resolv tri, L_011A2550, L_011A24A0, L_011A2B28, L_011A2810;
RS_008B3B34/0/4 .resolv tri, L_011A2600, L_011A2970, L_011A6438, L_011A68B0;
RS_008B3B34/0/8 .resolv tri, L_011A6648, L_011A6540, L_011A6A68, L_011A6B70;
RS_008B3B34/0/12 .resolv tri, L_011A7148, L_011A70F0, L_011A75C0, L_011A7040;
RS_008B3B34 .resolv tri, RS_008B3B34/0/0, RS_008B3B34/0/4, RS_008B3B34/0/8, RS_008B3B34/0/12;
v008ED3D8_0 .net8 "registerEnable", 15 0, RS_008B3B34; 16 drivers
v008ED118_0 .alias "writeAddress", 3 0, v011A3AF8_0;
E_00898338/0 .event edge, v008E7648_0, v008E78B0_0, v008EC1C0_0, v008E84B8_0;
E_00898338/1 .event edge, v008E7E88_0, v008E8040_0, v008EA418_0;
E_00898338 .event/or E_00898338/0, E_00898338/1;
L_011A6D28 .part RS_008B3B34, 0, 1;
L_011A7300 .part RS_008B3B34, 1, 1;
L_011A6E88 .part RS_008B3B34, 2, 1;
L_011A6DD8 .part RS_008B3B34, 3, 1;
L_011A7358 .part RS_008B3B34, 4, 1;
L_011A6E30 .part RS_008B3B34, 5, 1;
L_011A7460 .part RS_008B3B34, 6, 1;
L_011A7510 .part RS_008B3B34, 7, 1;
L_011A6EE0 .part RS_008B3B34, 8, 1;
L_011A7568 .part RS_008B3B34, 9, 1;
L_011A6F38 .part RS_008B3B34, 10, 1;
L_011A6FE8 .part RS_008B3B34, 11, 1;
L_011A7EB0 .part RS_008B3B34, 12, 1;
L_011A7AE8 .part RS_008B3B34, 13, 1;
L_011A7DA8 .part RS_008B3B34, 14, 1;
L_011A7988 .part RS_008B3B34, 15, 1;
L_011A8118 .arith/sum 32, v008E7960_0, C4<00000000000000000000000000001000>;
S_008A9720 .scope module, "decoder" "decoder_4x16" 16 18, 17 1, S_008A7AF8;
 .timescale 0 0;
L_00868098/0/0 .functor AND 1, L_00892DD8, L_008EED28, L_008EEB68, L_008EEA50;
L_00868098/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_00868098 .functor AND 1, L_00868098/0/0, L_00868098/0/4, C4<1>, C4<1>;
L_00892DD8 .functor NOT 1, L_011A28C0, C4<0>, C4<0>, C4<0>;
L_008EED28 .functor NOT 1, L_011A2340, C4<0>, C4<0>, C4<0>;
L_008EEB68 .functor NOT 1, L_011A2658, C4<0>, C4<0>, C4<0>;
L_008EEA50 .functor NOT 1, L_011A27B8, C4<0>, C4<0>, C4<0>;
L_008EEAC0/0/0 .functor AND 1, L_008EEE08, L_008EEBA0, L_008EEC48, L_011A2448;
L_008EEAC0/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_008EEAC0 .functor AND 1, L_008EEAC0/0/0, L_008EEAC0/0/4, C4<1>, C4<1>;
L_008EEE08 .functor NOT 1, L_011A23F0, C4<0>, C4<0>, C4<0>;
L_008EEBA0 .functor NOT 1, L_011A2760, C4<0>, C4<0>, C4<0>;
L_008EEC48 .functor NOT 1, L_011A2238, C4<0>, C4<0>, C4<0>;
L_008EECB8/0/0 .functor AND 1, L_008EEDD0, L_008EED60, L_011A25A8, L_008EEF20;
L_008EECB8/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_008EECB8 .functor AND 1, L_008EECB8/0/0, L_008EECB8/0/4, C4<1>, C4<1>;
L_008EEDD0 .functor NOT 1, L_011A2A78, C4<0>, C4<0>, C4<0>;
L_008EED60 .functor NOT 1, L_011A2AD0, C4<0>, C4<0>, C4<0>;
L_008EEF20 .functor NOT 1, L_011A2080, C4<0>, C4<0>, C4<0>;
L_008EEEE8/0/0 .functor AND 1, L_011A5480, L_011A51A8, L_011A24F8, L_011A2868;
L_008EEEE8/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_008EEEE8 .functor AND 1, L_008EEEE8/0/0, L_008EEEE8/0/4, C4<1>, C4<1>;
L_011A5480 .functor NOT 1, L_011A20D8, C4<0>, C4<0>, C4<0>;
L_011A51A8 .functor NOT 1, L_011A2188, C4<0>, C4<0>, C4<0>;
L_011A5560/0/0 .functor AND 1, L_011A5640, L_011A26B0, L_011A51E0, L_011A5720;
L_011A5560/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011A5560 .functor AND 1, L_011A5560/0/0, L_011A5560/0/4, C4<1>, C4<1>;
L_011A5640 .functor NOT 1, L_011A21E0, C4<0>, C4<0>, C4<0>;
L_011A51E0 .functor NOT 1, L_011A2708, C4<0>, C4<0>, C4<0>;
L_011A5720 .functor NOT 1, L_011A2130, C4<0>, C4<0>, C4<0>;
L_011A5758/0/0 .functor AND 1, L_011A53A0, L_011A2A20, L_011A52C0, L_011A6490;
L_011A5758/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011A5758 .functor AND 1, L_011A5758/0/0, L_011A5758/0/4, C4<1>, C4<1>;
L_011A53A0 .functor NOT 1, L_011A29C8, C4<0>, C4<0>, C4<0>;
L_011A52C0 .functor NOT 1, L_011A65F0, C4<0>, C4<0>, C4<0>;
L_011A53D8/0/0 .functor AND 1, L_011A5800, L_011A6A10, L_011A69B8, L_011A95F0;
L_011A53D8/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011A53D8 .functor AND 1, L_011A53D8/0/0, L_011A53D8/0/4, C4<1>, C4<1>;
L_011A5800 .functor NOT 1, L_011A64E8, C4<0>, C4<0>, C4<0>;
L_011A95F0 .functor NOT 1, L_011A6330, C4<0>, C4<0>, C4<0>;
L_011A9388/0/0 .functor AND 1, L_011A9628, L_011A66A0, L_011A6AC0, L_011A67A8;
L_011A9388/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011A9388 .functor AND 1, L_011A9388/0/0, L_011A9388/0/4, C4<1>, C4<1>;
L_011A9628 .functor NOT 1, L_011A62D8, C4<0>, C4<0>, C4<0>;
L_011A9820/0/0 .functor AND 1, L_011A6388, L_011A9900, L_011A9890, L_011A9740;
L_011A9820/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011A9820 .functor AND 1, L_011A9820/0/0, L_011A9820/0/4, C4<1>, C4<1>;
L_011A9900 .functor NOT 1, L_011A6CD0, C4<0>, C4<0>, C4<0>;
L_011A9890 .functor NOT 1, L_011A6908, C4<0>, C4<0>, C4<0>;
L_011A9740 .functor NOT 1, L_011A66F8, C4<0>, C4<0>, C4<0>;
L_011A94D8/0/0 .functor AND 1, L_011A6960, L_011A92A8, L_011A94A0, L_011A6800;
L_011A94D8/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011A94D8 .functor AND 1, L_011A94D8/0/0, L_011A94D8/0/4, C4<1>, C4<1>;
L_011A92A8 .functor NOT 1, L_011A6598, C4<0>, C4<0>, C4<0>;
L_011A94A0 .functor NOT 1, L_011A6750, C4<0>, C4<0>, C4<0>;
L_011AC458/0/0 .functor AND 1, L_011A6B18, L_011AC3E8, L_011A6858, L_011AC180;
L_011AC458/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011AC458 .functor AND 1, L_011AC458/0/0, L_011AC458/0/4, C4<1>, C4<1>;
L_011AC3E8 .functor NOT 1, L_011A63E0, C4<0>, C4<0>, C4<0>;
L_011AC180 .functor NOT 1, L_011A6280, C4<0>, C4<0>, C4<0>;
L_011AC110/0/0 .functor AND 1, L_011A6BC8, L_011ABE00, L_011A6C78, L_011A6228;
L_011AC110/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011AC110 .functor AND 1, L_011AC110/0/0, L_011AC110/0/4, C4<1>, C4<1>;
L_011ABE00 .functor NOT 1, L_011A6C20, C4<0>, C4<0>, C4<0>;
L_011AC068/0/0 .functor AND 1, L_011A74B8, L_011A73B0, L_011ABFF8, L_011AC0D8;
L_011AC068/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011AC068 .functor AND 1, L_011AC068/0/0, L_011AC068/0/4, C4<1>, C4<1>;
L_011ABFF8 .functor NOT 1, L_011A76C8, C4<0>, C4<0>, C4<0>;
L_011AC0D8 .functor NOT 1, L_011A7618, C4<0>, C4<0>, C4<0>;
L_011AC260/0/0 .functor AND 1, L_011A7720, L_011A77D0, L_011ABF18, L_011A7408;
L_011AC260/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011AC260 .functor AND 1, L_011AC260/0/0, L_011AC260/0/4, C4<1>, C4<1>;
L_011ABF18 .functor NOT 1, L_011A71A0, C4<0>, C4<0>, C4<0>;
L_011AE288/0/0 .functor AND 1, L_011A6D80, L_011A71F8, L_011A7098, L_011ADD80;
L_011AE288/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011AE288 .functor AND 1, L_011AE288/0/0, L_011AE288/0/4, C4<1>, C4<1>;
L_011ADD80 .functor NOT 1, L_011A7670, C4<0>, C4<0>, C4<0>;
L_011ADE98/0/0 .functor AND 1, L_011A7778, L_011A6F90, L_011A7250, L_011A72A8;
L_011ADE98/0/4 .functor AND 1, L_011ADFE8, C4<1>, C4<1>, C4<1>;
L_011ADE98 .functor AND 1, L_011ADE98/0/0, L_011ADE98/0/4, C4<1>, C4<1>;
v008EA418_0 .alias "I", 3 0, v011A3AF8_0;
v008E9F48_0 .alias "Y", 15 0, v008ED3D8_0;
v008E9C30_0 .net *"_s1", 0 0, L_00868098; 1 drivers
v008E9B80_0 .net *"_s101", 0 0, L_011A53D8; 1 drivers
v008E9A78_0 .net *"_s104", 0 0, L_011A64E8; 1 drivers
v008E9C88_0 .net *"_s105", 0 0, L_011A5800; 1 drivers
v008E9AD0_0 .net *"_s108", 0 0, L_011A6A10; 1 drivers
v008E9FA0_0 .net *"_s110", 0 0, L_011A69B8; 1 drivers
v008E9B28_0 .net *"_s112", 0 0, L_011A6330; 1 drivers
v008E9BD8_0 .net *"_s113", 0 0, L_011A95F0; 1 drivers
v008E9FF8_0 .net *"_s116", 0 0, L_011A9388; 1 drivers
v008E9658_0 .net *"_s119", 0 0, L_011A62D8; 1 drivers
v008E9EF0_0 .net *"_s12", 0 0, L_011A2658; 1 drivers
v008E9708_0 .net *"_s120", 0 0, L_011A9628; 1 drivers
v008E9CE0_0 .net *"_s123", 0 0, L_011A66A0; 1 drivers
v008EA0A8_0 .net *"_s125", 0 0, L_011A6AC0; 1 drivers
v008E9D38_0 .net *"_s127", 0 0, L_011A67A8; 1 drivers
v008E9918_0 .net *"_s129", 0 0, L_011A9820; 1 drivers
v008EA050_0 .net *"_s13", 0 0, L_008EEB68; 1 drivers
v008E9DE8_0 .net *"_s132", 0 0, L_011A6388; 1 drivers
v008E9E40_0 .net *"_s134", 0 0, L_011A6CD0; 1 drivers
v008E9760_0 .net *"_s135", 0 0, L_011A9900; 1 drivers
v008E97B8_0 .net *"_s138", 0 0, L_011A6908; 1 drivers
v008E9970_0 .net *"_s139", 0 0, L_011A9890; 1 drivers
v008E98C0_0 .net *"_s142", 0 0, L_011A66F8; 1 drivers
v008E9600_0 .net *"_s143", 0 0, L_011A9740; 1 drivers
v008E9E98_0 .net *"_s146", 0 0, L_011A94D8; 1 drivers
v008E9D90_0 .net *"_s149", 0 0, L_011A6960; 1 drivers
v008E96B0_0 .net *"_s151", 0 0, L_011A6598; 1 drivers
v008E9810_0 .net *"_s152", 0 0, L_011A92A8; 1 drivers
v008E9868_0 .net *"_s155", 0 0, L_011A6750; 1 drivers
v008E99C8_0 .net *"_s156", 0 0, L_011A94A0; 1 drivers
v008E9A20_0 .net *"_s159", 0 0, L_011A6800; 1 drivers
v008EABE0_0 .net *"_s16", 0 0, L_011A27B8; 1 drivers
v008EB000_0 .net *"_s161", 0 0, L_011AC458; 1 drivers
v008EA7C0_0 .net *"_s164", 0 0, L_011A6B18; 1 drivers
v008EAC38_0 .net *"_s166", 0 0, L_011A63E0; 1 drivers
v008EAC90_0 .net *"_s167", 0 0, L_011AC3E8; 1 drivers
v008EA660_0 .net *"_s17", 0 0, L_008EEA50; 1 drivers
v008EACE8_0 .net *"_s170", 0 0, L_011A6858; 1 drivers
v008EB058_0 .net *"_s172", 0 0, L_011A6280; 1 drivers
v008EB0B0_0 .net *"_s173", 0 0, L_011AC180; 1 drivers
v008EAD98_0 .net *"_s176", 0 0, L_011AC110; 1 drivers
v008EAD40_0 .net *"_s179", 0 0, L_011A6BC8; 1 drivers
v008EAFA8_0 .net *"_s181", 0 0, L_011A6C20; 1 drivers
v008EAA28_0 .net *"_s182", 0 0, L_011ABE00; 1 drivers
v008EA768_0 .net *"_s185", 0 0, L_011A6C78; 1 drivers
v008EAEF8_0 .net *"_s187", 0 0, L_011A6228; 1 drivers
v008EAB30_0 .net *"_s189", 0 0, L_011AC068; 1 drivers
v008EAEA0_0 .net *"_s192", 0 0, L_011A74B8; 1 drivers
v008EA9D0_0 .net *"_s194", 0 0, L_011A73B0; 1 drivers
v008EAB88_0 .net *"_s196", 0 0, L_011A76C8; 1 drivers
v008EA608_0 .net *"_s197", 0 0, L_011ABFF8; 1 drivers
v008EA818_0 .net *"_s20", 0 0, L_008EEAC0; 1 drivers
v008EADF0_0 .net *"_s200", 0 0, L_011A7618; 1 drivers
v008EAE48_0 .net *"_s201", 0 0, L_011AC0D8; 1 drivers
v008EAA80_0 .net *"_s204", 0 0, L_011AC260; 1 drivers
v008EA8C8_0 .net *"_s207", 0 0, L_011A7720; 1 drivers
v008EAF50_0 .net *"_s209", 0 0, L_011A77D0; 1 drivers
v008EA6B8_0 .net *"_s211", 0 0, L_011A71A0; 1 drivers
v008EA710_0 .net *"_s212", 0 0, L_011ABF18; 1 drivers
v008EA870_0 .net *"_s215", 0 0, L_011A7408; 1 drivers
v008EA920_0 .net *"_s217", 0 0, L_011AE288; 1 drivers
v008EA978_0 .net *"_s220", 0 0, L_011A6D80; 1 drivers
v008EAAD8_0 .net *"_s222", 0 0, L_011A71F8; 1 drivers
v008EB580_0 .net *"_s224", 0 0, L_011A7098; 1 drivers
v008EB4D0_0 .net *"_s226", 0 0, L_011A7670; 1 drivers
v008EB108_0 .net *"_s227", 0 0, L_011ADD80; 1 drivers
v008EB528_0 .net *"_s23", 0 0, L_011A23F0; 1 drivers
v008EB3C8_0 .net *"_s230", 0 0, L_011ADE98; 1 drivers
v008EB318_0 .net *"_s233", 0 0, L_011A7778; 1 drivers
v008EB160_0 .net *"_s235", 0 0, L_011A6F90; 1 drivers
v008EB1B8_0 .net *"_s237", 0 0, L_011A7250; 1 drivers
v008EB210_0 .net *"_s239", 0 0, L_011A72A8; 1 drivers
v008EB2C0_0 .net *"_s24", 0 0, L_008EEE08; 1 drivers
v008EB268_0 .net *"_s27", 0 0, L_011A2760; 1 drivers
v008EB370_0 .net *"_s28", 0 0, L_008EEBA0; 1 drivers
v008EB420_0 .net *"_s31", 0 0, L_011A2238; 1 drivers
v008EB478_0 .net *"_s32", 0 0, L_008EEC48; 1 drivers
v008EB9D8_0 .net *"_s35", 0 0, L_011A2448; 1 drivers
v008EBAE0_0 .net *"_s37", 0 0, L_008EECB8; 1 drivers
v008EB8D0_0 .net *"_s4", 0 0, L_011A28C0; 1 drivers
v008EBDF8_0 .net *"_s40", 0 0, L_011A2A78; 1 drivers
v008EB878_0 .net *"_s41", 0 0, L_008EEDD0; 1 drivers
v008EB928_0 .net *"_s44", 0 0, L_011A2AD0; 1 drivers
v008EBB38_0 .net *"_s45", 0 0, L_008EED60; 1 drivers
v008EBEA8_0 .net *"_s48", 0 0, L_011A25A8; 1 drivers
v008EB610_0 .net *"_s5", 0 0, L_00892DD8; 1 drivers
v008EBE50_0 .net *"_s50", 0 0, L_011A2080; 1 drivers
v008EBF00_0 .net *"_s51", 0 0, L_008EEF20; 1 drivers
v008EBC40_0 .net *"_s54", 0 0, L_008EEEE8; 1 drivers
v008EBBE8_0 .net *"_s57", 0 0, L_011A20D8; 1 drivers
v008EBC98_0 .net *"_s58", 0 0, L_011A5480; 1 drivers
v008EB770_0 .net *"_s61", 0 0, L_011A2188; 1 drivers
v008EBFB0_0 .net *"_s62", 0 0, L_011A51A8; 1 drivers
v008EBF58_0 .net *"_s65", 0 0, L_011A24F8; 1 drivers
v008EC008_0 .net *"_s67", 0 0, L_011A2868; 1 drivers
v008EB7C8_0 .net *"_s69", 0 0, L_011A5560; 1 drivers
v008EC060_0 .net *"_s72", 0 0, L_011A21E0; 1 drivers
v008EBA30_0 .net *"_s73", 0 0, L_011A5640; 1 drivers
v008EB6C0_0 .net *"_s76", 0 0, L_011A26B0; 1 drivers
v008EBCF0_0 .net *"_s78", 0 0, L_011A2708; 1 drivers
v008EC0B8_0 .net *"_s79", 0 0, L_011A51E0; 1 drivers
v008EBA88_0 .net *"_s8", 0 0, L_011A2340; 1 drivers
v008EB718_0 .net *"_s82", 0 0, L_011A2130; 1 drivers
v008EBD48_0 .net *"_s83", 0 0, L_011A5720; 1 drivers
v008EBDA0_0 .net *"_s86", 0 0, L_011A5758; 1 drivers
v008EB980_0 .net *"_s89", 0 0, L_011A29C8; 1 drivers
v008EB668_0 .net *"_s9", 0 0, L_008EED28; 1 drivers
v008EBB90_0 .net *"_s90", 0 0, L_011A53A0; 1 drivers
v008EB820_0 .net *"_s93", 0 0, L_011A2A20; 1 drivers
v008EC588_0 .net *"_s95", 0 0, L_011A65F0; 1 drivers
v008EC168_0 .net *"_s96", 0 0, L_011A52C0; 1 drivers
v008EC378_0 .net *"_s99", 0 0, L_011A6490; 1 drivers
v008EC270_0 .net "enable", 0 0, L_011ADFE8; 1 drivers
L_011A2550 .part/pv L_00868098, 0, 1, 16;
L_011A28C0 .part v011A0288_0, 3, 1;
L_011A2340 .part v011A0288_0, 2, 1;
L_011A2658 .part v011A0288_0, 1, 1;
L_011A27B8 .part v011A0288_0, 0, 1;
L_011A24A0 .part/pv L_008EEAC0, 1, 1, 16;
L_011A23F0 .part v011A0288_0, 3, 1;
L_011A2760 .part v011A0288_0, 2, 1;
L_011A2238 .part v011A0288_0, 1, 1;
L_011A2448 .part v011A0288_0, 0, 1;
L_011A2B28 .part/pv L_008EECB8, 2, 1, 16;
L_011A2A78 .part v011A0288_0, 3, 1;
L_011A2AD0 .part v011A0288_0, 2, 1;
L_011A25A8 .part v011A0288_0, 1, 1;
L_011A2080 .part v011A0288_0, 0, 1;
L_011A2810 .part/pv L_008EEEE8, 3, 1, 16;
L_011A20D8 .part v011A0288_0, 3, 1;
L_011A2188 .part v011A0288_0, 2, 1;
L_011A24F8 .part v011A0288_0, 1, 1;
L_011A2868 .part v011A0288_0, 0, 1;
L_011A2600 .part/pv L_011A5560, 4, 1, 16;
L_011A21E0 .part v011A0288_0, 3, 1;
L_011A26B0 .part v011A0288_0, 2, 1;
L_011A2708 .part v011A0288_0, 1, 1;
L_011A2130 .part v011A0288_0, 0, 1;
L_011A2970 .part/pv L_011A5758, 5, 1, 16;
L_011A29C8 .part v011A0288_0, 3, 1;
L_011A2A20 .part v011A0288_0, 2, 1;
L_011A65F0 .part v011A0288_0, 1, 1;
L_011A6490 .part v011A0288_0, 0, 1;
L_011A6438 .part/pv L_011A53D8, 6, 1, 16;
L_011A64E8 .part v011A0288_0, 3, 1;
L_011A6A10 .part v011A0288_0, 2, 1;
L_011A69B8 .part v011A0288_0, 1, 1;
L_011A6330 .part v011A0288_0, 0, 1;
L_011A68B0 .part/pv L_011A9388, 7, 1, 16;
L_011A62D8 .part v011A0288_0, 3, 1;
L_011A66A0 .part v011A0288_0, 2, 1;
L_011A6AC0 .part v011A0288_0, 1, 1;
L_011A67A8 .part v011A0288_0, 0, 1;
L_011A6648 .part/pv L_011A9820, 8, 1, 16;
L_011A6388 .part v011A0288_0, 3, 1;
L_011A6CD0 .part v011A0288_0, 2, 1;
L_011A6908 .part v011A0288_0, 1, 1;
L_011A66F8 .part v011A0288_0, 0, 1;
L_011A6540 .part/pv L_011A94D8, 9, 1, 16;
L_011A6960 .part v011A0288_0, 3, 1;
L_011A6598 .part v011A0288_0, 2, 1;
L_011A6750 .part v011A0288_0, 1, 1;
L_011A6800 .part v011A0288_0, 0, 1;
L_011A6A68 .part/pv L_011AC458, 10, 1, 16;
L_011A6B18 .part v011A0288_0, 3, 1;
L_011A63E0 .part v011A0288_0, 2, 1;
L_011A6858 .part v011A0288_0, 1, 1;
L_011A6280 .part v011A0288_0, 0, 1;
L_011A6B70 .part/pv L_011AC110, 11, 1, 16;
L_011A6BC8 .part v011A0288_0, 3, 1;
L_011A6C20 .part v011A0288_0, 2, 1;
L_011A6C78 .part v011A0288_0, 1, 1;
L_011A6228 .part v011A0288_0, 0, 1;
L_011A7148 .part/pv L_011AC068, 12, 1, 16;
L_011A74B8 .part v011A0288_0, 3, 1;
L_011A73B0 .part v011A0288_0, 2, 1;
L_011A76C8 .part v011A0288_0, 1, 1;
L_011A7618 .part v011A0288_0, 0, 1;
L_011A70F0 .part/pv L_011AC260, 13, 1, 16;
L_011A7720 .part v011A0288_0, 3, 1;
L_011A77D0 .part v011A0288_0, 2, 1;
L_011A71A0 .part v011A0288_0, 1, 1;
L_011A7408 .part v011A0288_0, 0, 1;
L_011A75C0 .part/pv L_011AE288, 14, 1, 16;
L_011A6D80 .part v011A0288_0, 3, 1;
L_011A71F8 .part v011A0288_0, 2, 1;
L_011A7098 .part v011A0288_0, 1, 1;
L_011A7670 .part v011A0288_0, 0, 1;
L_011A7040 .part/pv L_011ADE98, 15, 1, 16;
L_011A7778 .part v011A0288_0, 3, 1;
L_011A6F90 .part v011A0288_0, 2, 1;
L_011A7250 .part v011A0288_0, 1, 1;
L_011A72A8 .part v011A0288_0, 0, 1;
S_008A9368 .scope module, "R0" "register_32_bits" 16 20, 5 6, S_008A7AF8;
 .timescale 0 0;
v008EA2B8_0 .alias "CLK", 0 0, v011A1F68_0;
v008EA578_0 .alias "CLR", 0 0, v011A1AF0_0;
v008EA310_0 .alias "D", 31 0, v011A2B80_0;
v008EA208_0 .net "LE", 0 0, L_011ADE60; 1 drivers
v008EA100_0 .var "Q", 31 0;
S_008A8C80 .scope module, "R1" "register_32_bits" 16 21, 5 6, S_008A7AF8;
 .timescale 0 0;
v008EA158_0 .alias "CLK", 0 0, v011A1F68_0;
v008EA368_0 .alias "CLR", 0 0, v011A1AF0_0;
v008EA470_0 .alias "D", 31 0, v011A2B80_0;
v008EA260_0 .net "LE", 0 0, L_011ADC68; 1 drivers
v008EA4C8_0 .var "Q", 31 0;
S_008A7E28 .scope module, "R2" "register_32_bits" 16 22, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8FF0_0 .alias "CLK", 0 0, v011A1F68_0;
v008E9048_0 .alias "CLR", 0 0, v011A1AF0_0;
v008EA1B0_0 .alias "D", 31 0, v011A2B80_0;
v008EA3C0_0 .net "LE", 0 0, L_011ADD48; 1 drivers
v008EA520_0 .var "Q", 31 0;
S_008A8048 .scope module, "R3" "register_32_bits" 16 23, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8E90_0 .alias "CLK", 0 0, v011A1F68_0;
v008E8A18_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E8DE0_0 .alias "D", 31 0, v011A2B80_0;
v008E8EE8_0 .net "LE", 0 0, L_011AE250; 1 drivers
v008E8F40_0 .var "Q", 31 0;
S_008A8598 .scope module, "R4" "register_32_bits" 16 24, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8D30_0 .alias "CLK", 0 0, v011A1F68_0;
v008E8B20_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E8860_0 .alias "D", 31 0, v011A2B80_0;
v008E8910_0 .net "LE", 0 0, L_011ADF08; 1 drivers
v008E8968_0 .var "Q", 31 0;
S_008A8510 .scope module, "R5" "register_32_bits" 16 25, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8758_0 .alias "CLK", 0 0, v011A1F68_0;
v008E8808_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E89C0_0 .alias "D", 31 0, v011A2B80_0;
v008E8AC8_0 .net "LE", 0 0, L_011ADF40; 1 drivers
v008E8D88_0 .var "Q", 31 0;
S_008A7DA0 .scope module, "R6" "register_32_bits" 16 26, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8C80_0 .alias "CLK", 0 0, v011A1F68_0;
v008E8CD8_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E8BD0_0 .alias "D", 31 0, v011A2B80_0;
v008E8700_0 .net "LE", 0 0, L_011ADDF0; 1 drivers
v008E86A8_0 .var "Q", 31 0;
S_008A8488 .scope module, "R7" "register_32_bits" 16 27, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8C28_0 .alias "CLK", 0 0, v011A1F68_0;
v008E8B78_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E88B8_0 .alias "D", 31 0, v011A2B80_0;
v008E87B0_0 .net "LE", 0 0, L_011ADCD8; 1 drivers
v008E8650_0 .var "Q", 31 0;
S_008A7C90 .scope module, "R8" "register_32_bits" 16 28, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8F98_0 .alias "CLK", 0 0, v011A1F68_0;
v008E90A0_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E8A70_0 .alias "D", 31 0, v011A2B80_0;
v008E85F8_0 .net "LE", 0 0, L_011AE3D8; 1 drivers
v008E8E38_0 .var "Q", 31 0;
S_008A7B80 .scope module, "R9" "register_32_bits" 16 29, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E94C0_0 .alias "CLK", 0 0, v011A1F68_0;
v008E9518_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E90F8_0 .alias "D", 31 0, v011A2B80_0;
v008E91A8_0 .net "LE", 0 0, L_011AE3A0; 1 drivers
v008E9200_0 .var "Q", 31 0;
S_008A7F38 .scope module, "R10" "register_32_bits" 16 30, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E9570_0 .alias "CLK", 0 0, v011A1F68_0;
v008E9410_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E9468_0 .alias "D", 31 0, v011A2B80_0;
v008E9360_0 .net "LE", 0 0, L_011AE410; 1 drivers
v008E9150_0 .var "Q", 31 0;
S_008A7C08 .scope module, "R11" "register_32_bits" 16 31, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8408_0 .alias "CLK", 0 0, v011A1F68_0;
v008E92B0_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E9258_0 .alias "D", 31 0, v011A2B80_0;
v008E9308_0 .net "LE", 0 0, L_011AE368; 1 drivers
v008E93B8_0 .var "Q", 31 0;
S_008A79E8 .scope module, "R12" "register_32_bits" 16 32, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8460_0 .alias "CLK", 0 0, v011A1F68_0;
v008E8568_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E82A8_0 .alias "D", 31 0, v011A2B80_0;
v008E8300_0 .net "LE", 0 0, L_011AE4B8; 1 drivers
v008E83B0_0 .var "Q", 31 0;
S_008A81E0 .scope module, "R13" "register_32_bits" 16 33, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E8148_0 .alias "CLK", 0 0, v011A1F68_0;
v008E81A0_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E8250_0 .alias "D", 31 0, v011A2B80_0;
v008E81F8_0 .net "LE", 0 0, L_011AD648; 1 drivers
v008E80F0_0 .var "Q", 31 0;
S_008A8A60 .scope module, "R14" "register_32_bits" 16 34, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E79B8_0 .alias "CLK", 0 0, v011A1F68_0;
v008E7A10_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E84B8_0 .alias "D", 31 0, v011A2B80_0;
v008E8510_0 .net "LE", 0 0, L_011ADA38; 1 drivers
v008E8358_0 .var "Q", 31 0;
S_008A8400 .scope module, "R15" "register_32_bits" 16 40, 5 6, S_008A7AF8;
 .timescale 0 0;
v008E7648_0 .alias "CLK", 0 0, v011A1F68_0;
v008E78B0_0 .alias "CLR", 0 0, v011A1AF0_0;
v008E76A0_0 .alias "D", 31 0, v008EC618_0;
v008E7908_0 .net "LE", 0 0, L_011AD798; 1 drivers
v008E7960_0 .var "Q", 31 0;
E_00899AF8/0 .event negedge, v008E78B0_0;
E_00899AF8/1 .event posedge, v008E7648_0;
E_00899AF8 .event/or E_00899AF8/0, E_00899AF8/1;
S_008A8950 .scope module, "muxA" "mux_16x1" 16 44, 18 1, S_008A7AF8;
 .timescale 0 0;
v008E77A8_0 .alias "I0", 31 0, v008ECA38_0;
v008E7BC8_0 .alias "I1", 31 0, v008ECFB8_0;
v008E7C78_0 .alias "I10", 31 0, v008ECC48_0;
v008E7750_0 .alias "I11", 31 0, v008ECA90_0;
v008E7B70_0 .alias "I12", 31 0, v008ED068_0;
v008E7858_0 .alias "I13", 31 0, v008EC670_0;
v008E7A68_0 .alias "I14", 31 0, v008EC7D0_0;
v008E7EE0_0 .alias "I15", 31 0, v008EC880_0;
v008E7800_0 .alias "I2", 31 0, v008ECDA8_0;
v008E7CD0_0 .alias "I3", 31 0, v008EC720_0;
v008E7F90_0 .alias "I4", 31 0, v008EC6C8_0;
v008E7D28_0 .alias "I5", 31 0, v008EC8D8_0;
v008E7D80_0 .alias "I6", 31 0, v008EC930_0;
v008E7AC0_0 .alias "I7", 31 0, v008EC988_0;
v008E7FE8_0 .alias "I8", 31 0, v008ED380_0;
v008E7B18_0 .alias "I9", 31 0, v008ED220_0;
v008E8040_0 .alias "S", 3 0, v011A2E40_0;
v008E8098_0 .var "Y", 31 0;
E_008982D8/0 .event edge, v00894110_0, v008943D0_0, v008941C0_0, v00894270_0;
E_008982D8/1 .event edge, v008940B8_0, v00894378_0, v008E7DD8_0, v008E7E30_0;
E_008982D8/2 .event edge, v008E7C20_0, v008E76F8_0, v008E75F0_0, v008942C8_0;
E_008982D8/3 .event edge, v00894218_0, v00894168_0, v00893FB0_0, v00894008_0;
E_008982D8/4 .event edge, v008E8040_0;
E_008982D8 .event/or E_008982D8/0, E_008982D8/1, E_008982D8/2, E_008982D8/3, E_008982D8/4;
S_008A8378 .scope module, "muxB" "mux_16x1" 16 46, 18 1, S_008A7AF8;
 .timescale 0 0;
v00894008_0 .alias "I0", 31 0, v008ECA38_0;
v00893FB0_0 .alias "I1", 31 0, v008ECFB8_0;
v00894378_0 .alias "I10", 31 0, v008ECC48_0;
v008940B8_0 .alias "I11", 31 0, v008ECA90_0;
v00894270_0 .alias "I12", 31 0, v008ED068_0;
v008941C0_0 .alias "I13", 31 0, v008EC670_0;
v008943D0_0 .alias "I14", 31 0, v008EC7D0_0;
v00894110_0 .alias "I15", 31 0, v008EC880_0;
v00894168_0 .alias "I2", 31 0, v008ECDA8_0;
v00894218_0 .alias "I3", 31 0, v008EC720_0;
v008942C8_0 .alias "I4", 31 0, v008EC6C8_0;
v008E75F0_0 .alias "I5", 31 0, v008EC8D8_0;
v008E76F8_0 .alias "I6", 31 0, v008EC930_0;
v008E7C20_0 .alias "I7", 31 0, v008EC988_0;
v008E7E30_0 .alias "I8", 31 0, v008ED380_0;
v008E7DD8_0 .alias "I9", 31 0, v008ED220_0;
v008E7E88_0 .alias "S", 3 0, v011A3520_0;
v008E7F38_0 .var "Y", 31 0;
E_00898398/0 .event edge, v00894110_0, v008943D0_0, v008941C0_0, v00894270_0;
E_00898398/1 .event edge, v008940B8_0, v00894378_0, v008E7DD8_0, v008E7E30_0;
E_00898398/2 .event edge, v008E7C20_0, v008E76F8_0, v008E75F0_0, v008942C8_0;
E_00898398/3 .event edge, v00894218_0, v00894168_0, v00893FB0_0, v00894008_0;
E_00898398/4 .event edge, v008E7E88_0;
E_00898398 .event/or E_00898398/0, E_00898398/1, E_00898398/2, E_00898398/3, E_00898398/4;
S_008A88C8 .scope module, "ram" "ram_256" 4 83, 19 17, S_008A7D18;
 .timescale 0 0;
P_00866CDC .param/l "BYTE" 19 22, C4<00>;
P_00866CF0 .param/l "HALF" 19 23, C4<01>;
P_00866D04 .param/l "WORD" 19 24, C4<10>;
v008937C8_0 .net "Address", 7 0, L_011A8170; 1 drivers
v00893A88_0 .alias "DataIn", 31 0, v011A2DE8_0;
v00893AE0_0 .var "DataOut", 31 0;
v00893B90_0 .alias "DataSize", 1 0, v011A16D0_0;
v00893BE8_0 .alias "Enable", 0 0, v011A31B0_0;
v00894060_0 .var "MFC", 0 0;
v00894320 .array "Mem", 255 0, 7 0;
v00893F58_0 .alias "ReadWrite", 0 0, v011A3158_0;
E_00897E38 .event edge, v00893A88_0, v00893508_0, v00893F58_0, v00893BE8_0;
S_008A8840 .scope module, "dss" "data_size_selector" 4 85, 20 1, S_008A7D18;
 .timescale 0 0;
P_00897FBC .param/l "WORD" 20 2, C4<10>;
v008934B0_0 .alias "DSS", 1 0, v011A1990_0;
v00893508_0 .var "DataSize", 1 0;
v00893560_0 .alias "IR", 31 0, v011A2D38_0;
v008935B8_0 .net *"_s1", 0 0, L_011A8068; 1 drivers
v00893770_0 .net *"_s3", 0 0, L_011A7CF8; 1 drivers
v00893610_0 .net *"_s5", 0 0, L_011A80C0; 1 drivers
v00893668_0 .net "misc_sel_out", 1 0, v00893DF8_0; 1 drivers
v008936C0_0 .net "reg_sel_out", 1 0, v00893DA0_0; 1 drivers
E_00897ED8 .event edge, v008934B0_0, v00893DF8_0, v00893DA0_0;
L_011A8068 .part v011A1A98_0, 20, 1;
L_011A7CF8 .part v011A1A98_0, 6, 1;
L_011A80C0 .part v011A1A98_0, 5, 1;
L_011A7D50 .concat [ 1 1 1 0], L_011A80C0, L_011A7CF8, L_011A8068;
L_011A7FB8 .part v011A1A98_0, 22, 1;
S_008A8268 .scope module, "misc" "misc_sel" 20 4, 20 17, S_008A8840;
 .timescale 0 0;
P_00866DB4 .param/l "BYTE" 20 18, C4<00>;
P_00866DC8 .param/l "DWORD" 20 20, C4<11>;
P_00866DDC .param/l "HALF" 20 19, C4<01>;
v00893980_0 .net "LSH", 2 0, L_011A7D50; 1 drivers
v00893DF8_0 .var "dataSize", 1 0;
E_00897D98 .event edge, v00893980_0;
S_008A87B8 .scope module, "reg_sel" "reg_sel" 20 5, 20 37, S_008A8840;
 .timescale 0 0;
P_008932E4 .param/l "BYTE" 20 38, C4<00>;
P_008932F8 .param/l "WORD" 20 39, C4<10>;
v00893458_0 .net "B", 0 0, L_011A7FB8; 1 drivers
v00893DA0_0 .var "dataSize", 1 0;
E_00897DD8 .event edge, v00893458_0;
    .scope S_008A86A8;
T_0 ;
    %wait E_00897EB8;
    %load/v 8, v00893F00_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v00893A30_0, 1;
    %inv 8, 1;
    %set/v v00893928_0, 8, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v00893A30_0, 1;
    %set/v v00893928_0, 8, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_008A90C0;
T_1 ;
    %wait E_00899AF8;
    %load/v 8, v011A1830_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011A1A98_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011A1E08_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v011A1BA0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A1A98_0, 0, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008A8D90;
T_2 ;
    %wait E_00899AF8;
    %load/v 8, v011A17D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011A18E0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v011A1888_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011A1F10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A18E0_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_008A9588;
T_3 ;
    %wait E_00899E78;
    %load/v 8, v011A19E8_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v011A1C50_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_3.4, 6;
    %movi 8, 2147483648, 32;
    %load/v 40, v011A1678_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A1780_0, 0, 8;
    %jmp T_3.6;
T_3.2 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.7, 4;
    %load/x1p 8, v011A1678_0, 1;
    %jmp T_3.8;
T_3.7 ;
    %mov 8, 2, 1;
T_3.8 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_3.9, 6;
    %load/v 8, v011A1678_0, 32;
   %andi 8, 255, 32;
    %set/v v011A1780_0, 8, 32;
    %movi 8, 4294967040, 32;
    %load/v 40, v011A1678_0, 32;
    %or 8, 40, 32;
    %set/v v011A1780_0, 8, 32;
    %jmp T_3.10;
T_3.9 ;
    %load/v 8, v011A1678_0, 32;
   %andi 8, 255, 32;
    %set/v v011A1780_0, 8, 32;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.11, 4;
    %load/x1p 8, v011A1678_0, 1;
    %jmp T_3.12;
T_3.11 ;
    %mov 8, 2, 1;
T_3.12 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_3.13, 6;
    %load/v 8, v011A1678_0, 32;
   %andi 8, 65535, 32;
    %set/v v011A1780_0, 8, 32;
    %movi 8, 4294901760, 32;
    %load/v 40, v011A1678_0, 32;
    %or 8, 40, 32;
    %set/v v011A1780_0, 8, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/v 8, v011A1678_0, 32;
   %andi 8, 65535, 32;
    %set/v v011A1780_0, 8, 32;
T_3.14 ;
    %jmp T_3.6;
T_3.4 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.15, 4;
    %load/x1p 8, v011A1678_0, 1;
    %jmp T_3.16;
T_3.15 ;
    %mov 8, 2, 1;
T_3.16 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/0xz  T_3.17, 6;
    %load/v 8, v011A1678_0, 32;
   %andi 8, 4294967295, 32;
    %set/v v011A1780_0, 8, 32;
    %movi 8, 2147483648, 32;
    %load/v 40, v011A1678_0, 32;
    %or 8, 40, 32;
    %set/v v011A1780_0, 8, 32;
    %jmp T_3.18;
T_3.17 ;
    %load/v 8, v011A1678_0, 32;
   %andi 8, 255, 32;
    %set/v v011A1780_0, 8, 32;
T_3.18 ;
    %jmp T_3.6;
T_3.6 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011A19E8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.19, 8;
    %load/v 8, v011A1678_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A1780_0, 0, 8;
T_3.19 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_008A8D08;
T_4 ;
    %wait E_00899E38;
    %load/v 8, v011A1938_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v011A1FC0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A1D00_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011A0EE8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A1D00_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_008A8AE8;
T_5 ;
    %wait E_00899AF8;
    %load/v 8, v011A0C28_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0E90_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v011A0E38_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v011A0B78_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0E90_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_008A8BF8;
T_6 ;
    %wait E_00899AF8;
    %load/v 8, v011A1570_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0DE0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v011A1360_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v011A1308_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A0DE0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008A91D0;
T_7 ;
    %wait E_0089A098;
    %load/v 8, v011A1468_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_7.8, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_7.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_7.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_7.11, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_7.12, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_7.13, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_7.14, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %load/v 8, v011A1518_0, 32;
    %load/v 40, v011A10F8_0, 32;
    %and 8, 40, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.18;
T_7.17 ;
    %set/v v011A0D88_0, 0, 1;
T_7.18 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.19, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.20;
T_7.19 ;
    %mov 8, 2, 1;
T_7.20 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/v 8, v011A1518_0, 32;
    %load/v 40, v011A10F8_0, 32;
    %or 8, 40, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.22;
T_7.21 ;
    %set/v v011A0D88_0, 0, 1;
T_7.22 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.23, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.24;
T_7.23 ;
    %mov 8, 2, 1;
T_7.24 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/v 8, v011A1518_0, 32;
    %load/v 40, v011A10F8_0, 32;
    %xor 8, 40, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.25, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.26;
T_7.25 ;
    %set/v v011A0D88_0, 0, 1;
T_7.26 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.27, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.28;
T_7.27 ;
    %mov 8, 2, 1;
T_7.28 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/v 8, v011A1518_0, 32;
    %load/v 40, v011A10F8_0, 32;
    %inv 40, 32;
    %and 8, 40, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.29, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.30;
T_7.29 ;
    %set/v v011A0D88_0, 0, 1;
T_7.30 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.31, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.32;
T_7.31 ;
    %mov 8, 2, 1;
T_7.32 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/v 8, v011A1518_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A10F8_0, 32;
    %mov 73, 0, 1;
    %sub 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %load/v 8, v011A14C0_0, 1;
    %inv 8, 1;
    %set/v v011A14C0_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.33, 4;
    %load/x1p 10, v011A1518_0, 1;
    %jmp T_7.34;
T_7.33 ;
    %mov 10, 2, 1;
T_7.34 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.35, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.36;
T_7.35 ;
    %mov 12, 2, 1;
T_7.36 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.37, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.38;
T_7.37 ;
    %mov 12, 2, 1;
T_7.38 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.39, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.40;
T_7.39 ;
    %mov 12, 2, 1;
T_7.40 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.41, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.42;
T_7.41 ;
    %mov 12, 2, 1;
T_7.42 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.43, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.44;
T_7.43 ;
    %mov 12, 2, 1;
T_7.44 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.45, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.46;
T_7.45 ;
    %set/v v011A10A0_0, 0, 1;
T_7.46 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.47, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.48;
T_7.47 ;
    %set/v v011A0D88_0, 0, 1;
T_7.48 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.49, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.50;
T_7.49 ;
    %mov 8, 2, 1;
T_7.50 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/v 8, v011A1518_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A10F8_0, 32;
    %mov 73, 0, 1;
    %add 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.51, 4;
    %load/x1p 10, v011A1518_0, 1;
    %jmp T_7.52;
T_7.51 ;
    %mov 10, 2, 1;
T_7.52 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.53, 4;
    %load/x1p 11, v011A10F8_0, 1;
    %jmp T_7.54;
T_7.53 ;
    %mov 11, 2, 1;
T_7.54 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.55, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.56;
T_7.55 ;
    %mov 12, 2, 1;
T_7.56 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.57, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.58;
T_7.57 ;
    %mov 12, 2, 1;
T_7.58 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.59, 4;
    %load/x1p 13, v011A10F8_0, 1;
    %jmp T_7.60;
T_7.59 ;
    %mov 13, 2, 1;
T_7.60 ;
    %mov 10, 13, 1; Move signal select into place
    %mov 11, 0, 2;
    %cmpi/u 10, 1, 3;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.61, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.62;
T_7.61 ;
    %mov 12, 2, 1;
T_7.62 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.63, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.64;
T_7.63 ;
    %set/v v011A10A0_0, 0, 1;
T_7.64 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.65, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.66;
T_7.65 ;
    %set/v v011A0D88_0, 0, 1;
T_7.66 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.67, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.68;
T_7.67 ;
    %mov 8, 2, 1;
T_7.68 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/v 8, v011A1518_0, 32;
    %load/v 40, v011A10F8_0, 32;
    %and 8, 40, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A1410_0, 1;
    %set/v v011A14C0_0, 8, 1;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.69, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.70;
T_7.69 ;
    %set/v v011A0D88_0, 0, 1;
T_7.70 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.71, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.72;
T_7.71 ;
    %mov 8, 2, 1;
T_7.72 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/v 8, v011A1518_0, 32;
    %load/v 40, v011A10F8_0, 32;
    %xor 8, 40, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A1410_0, 1;
    %set/v v011A14C0_0, 8, 1;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.73, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.74;
T_7.73 ;
    %set/v v011A0D88_0, 0, 1;
T_7.74 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.75, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.76;
T_7.75 ;
    %mov 8, 2, 1;
T_7.76 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/v 8, v011A10F8_0, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.77, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.78;
T_7.77 ;
    %set/v v011A0D88_0, 0, 1;
T_7.78 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.79, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.80;
T_7.79 ;
    %mov 8, 2, 1;
T_7.80 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/v 8, v011A10F8_0, 32;
    %inv 8, 32;
    %set/v v011A0CD8_0, 8, 32;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.81, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.82;
T_7.81 ;
    %set/v v011A0D88_0, 0, 1;
T_7.82 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.83, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.84;
T_7.83 ;
    %mov 8, 2, 1;
T_7.84 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/v 8, v011A1518_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A10F8_0, 32;
    %mov 73, 0, 1;
    %add 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.85, 4;
    %load/x1p 10, v011A1518_0, 1;
    %jmp T_7.86;
T_7.85 ;
    %mov 10, 2, 1;
T_7.86 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.87, 4;
    %load/x1p 11, v011A10F8_0, 1;
    %jmp T_7.88;
T_7.87 ;
    %mov 11, 2, 1;
T_7.88 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.89, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.90;
T_7.89 ;
    %mov 12, 2, 1;
T_7.90 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.91, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.92;
T_7.91 ;
    %mov 12, 2, 1;
T_7.92 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.93, 4;
    %load/x1p 13, v011A10F8_0, 1;
    %jmp T_7.94;
T_7.93 ;
    %mov 13, 2, 1;
T_7.94 ;
    %mov 10, 13, 1; Move signal select into place
    %mov 11, 0, 2;
    %cmpi/u 10, 1, 3;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.95, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.96;
T_7.95 ;
    %mov 12, 2, 1;
T_7.96 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.97, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.98;
T_7.97 ;
    %set/v v011A10A0_0, 0, 1;
T_7.98 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.99, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.100;
T_7.99 ;
    %set/v v011A0D88_0, 0, 1;
T_7.100 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.101, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.102;
T_7.101 ;
    %mov 8, 2, 1;
T_7.102 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/v 8, v011A1518_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A10F8_0, 32;
    %mov 73, 0, 1;
    %add 8, 41, 33;
    %load/v 41, v011A1410_0, 1;
    %mov 42, 0, 32;
    %add 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.103, 4;
    %load/x1p 10, v011A1518_0, 1;
    %jmp T_7.104;
T_7.103 ;
    %mov 10, 2, 1;
T_7.104 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.105, 4;
    %load/x1p 11, v011A10F8_0, 1;
    %jmp T_7.106;
T_7.105 ;
    %mov 11, 2, 1;
T_7.106 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.107, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.108;
T_7.107 ;
    %mov 12, 2, 1;
T_7.108 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.109, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.110;
T_7.109 ;
    %mov 12, 2, 1;
T_7.110 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.111, 4;
    %load/x1p 13, v011A10F8_0, 1;
    %jmp T_7.112;
T_7.111 ;
    %mov 13, 2, 1;
T_7.112 ;
    %mov 10, 13, 1; Move signal select into place
    %mov 11, 0, 2;
    %cmpi/u 10, 1, 3;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.113, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.114;
T_7.113 ;
    %mov 12, 2, 1;
T_7.114 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.115, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.116;
T_7.115 ;
    %set/v v011A10A0_0, 0, 1;
T_7.116 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.117, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.118;
T_7.117 ;
    %set/v v011A0D88_0, 0, 1;
T_7.118 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.119, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.120;
T_7.119 ;
    %mov 8, 2, 1;
T_7.120 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/v 8, v011A1518_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A10F8_0, 32;
    %mov 73, 0, 1;
    %sub 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.121, 4;
    %load/x1p 10, v011A1518_0, 1;
    %jmp T_7.122;
T_7.121 ;
    %mov 10, 2, 1;
T_7.122 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.123, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.124;
T_7.123 ;
    %mov 12, 2, 1;
T_7.124 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.125, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.126;
T_7.125 ;
    %mov 12, 2, 1;
T_7.126 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.127, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.128;
T_7.127 ;
    %mov 12, 2, 1;
T_7.128 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.129, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.130;
T_7.129 ;
    %mov 12, 2, 1;
T_7.130 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.131, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.132;
T_7.131 ;
    %mov 12, 2, 1;
T_7.132 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.133, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.134;
T_7.133 ;
    %set/v v011A10A0_0, 0, 1;
T_7.134 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.135, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.136;
T_7.135 ;
    %set/v v011A0D88_0, 0, 1;
T_7.136 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.137, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.138;
T_7.137 ;
    %mov 8, 2, 1;
T_7.138 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/v 8, v011A1518_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A10F8_0, 32;
    %mov 73, 0, 1;
    %sub 8, 41, 33;
    %load/v 41, v011A1410_0, 1;
    %mov 42, 0, 32;
    %inv 41, 33;
    %sub 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %load/v 8, v011A14C0_0, 1;
    %inv 8, 1;
    %set/v v011A14C0_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.139, 4;
    %load/x1p 10, v011A1518_0, 1;
    %jmp T_7.140;
T_7.139 ;
    %mov 10, 2, 1;
T_7.140 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.141, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.142;
T_7.141 ;
    %mov 12, 2, 1;
T_7.142 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.143, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.144;
T_7.143 ;
    %mov 12, 2, 1;
T_7.144 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.145, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.146;
T_7.145 ;
    %mov 12, 2, 1;
T_7.146 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.147, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.148;
T_7.147 ;
    %mov 12, 2, 1;
T_7.148 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.149, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.150;
T_7.149 ;
    %mov 12, 2, 1;
T_7.150 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.151, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.152;
T_7.151 ;
    %set/v v011A10A0_0, 0, 1;
T_7.152 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.153, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.154;
T_7.153 ;
    %set/v v011A0D88_0, 0, 1;
T_7.154 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.155, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.156;
T_7.155 ;
    %mov 8, 2, 1;
T_7.156 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.14 ;
    %load/v 8, v011A10F8_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A1518_0, 32;
    %mov 73, 0, 1;
    %sub 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.157, 4;
    %load/x1p 10, v011A10F8_0, 1;
    %jmp T_7.158;
T_7.157 ;
    %mov 10, 2, 1;
T_7.158 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.159, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.160;
T_7.159 ;
    %mov 12, 2, 1;
T_7.160 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.161, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.162;
T_7.161 ;
    %mov 12, 2, 1;
T_7.162 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.163, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.164;
T_7.163 ;
    %mov 12, 2, 1;
T_7.164 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.165, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.166;
T_7.165 ;
    %mov 12, 2, 1;
T_7.166 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.167, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.168;
T_7.167 ;
    %mov 12, 2, 1;
T_7.168 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.169, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.170;
T_7.169 ;
    %set/v v011A10A0_0, 0, 1;
T_7.170 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.171, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.172;
T_7.171 ;
    %set/v v011A0D88_0, 0, 1;
T_7.172 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.173, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.174;
T_7.173 ;
    %mov 8, 2, 1;
T_7.174 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.15 ;
    %load/v 8, v011A10F8_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v011A1518_0, 32;
    %mov 73, 0, 1;
    %sub 8, 41, 33;
    %load/v 41, v011A1410_0, 1;
    %mov 42, 0, 32;
    %inv 41, 33;
    %sub 8, 41, 33;
    %set/v v011A0CD8_0, 8, 32;
    %set/v v011A14C0_0, 40, 1;
    %load/v 8, v011A14C0_0, 1;
    %inv 8, 1;
    %set/v v011A14C0_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.175, 4;
    %load/x1p 10, v011A10F8_0, 1;
    %jmp T_7.176;
T_7.175 ;
    %mov 10, 2, 1;
T_7.176 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.177, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.178;
T_7.177 ;
    %mov 12, 2, 1;
T_7.178 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.179, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.180;
T_7.179 ;
    %mov 12, 2, 1;
T_7.180 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.181, 4;
    %load/x1p 12, v011A10F8_0, 1;
    %jmp T_7.182;
T_7.181 ;
    %mov 12, 2, 1;
T_7.182 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.183, 4;
    %load/x1p 12, v011A1518_0, 1;
    %jmp T_7.184;
T_7.183 ;
    %mov 12, 2, 1;
T_7.184 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.185, 4;
    %load/x1p 12, v011A0CD8_0, 1;
    %jmp T_7.186;
T_7.185 ;
    %mov 12, 2, 1;
T_7.186 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.187, 8;
    %set/v v011A10A0_0, 1, 1;
    %jmp T_7.188;
T_7.187 ;
    %set/v v011A10A0_0, 0, 1;
T_7.188 ;
    %load/v 8, v011A0CD8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_7.189, 4;
    %set/v v011A0D88_0, 1, 1;
    %jmp T_7.190;
T_7.189 ;
    %set/v v011A0D88_0, 0, 1;
T_7.190 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.191, 4;
    %load/x1p 8, v011A0CD8_0, 1;
    %jmp T_7.192;
T_7.191 ;
    %mov 8, 2, 1;
T_7.192 ;
; Save base=8 wid=1 in lookaside.
    %set/v v011A0F98_0, 8, 1;
    %jmp T_7.16;
T_7.16 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_008A8EA0;
T_8 ;
    %wait E_00899D98;
    %load/v 8, v011A1048_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v011A12B0_0, 4;
    %set/v v011A13B8_0, 8, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011A0F40_0, 4;
    %set/v v011A13B8_0, 8, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_008A8B70;
T_9 ;
    %wait E_00899FF8;
    %load/v 8, v011A1620_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/v 8, v011A1258_0, 32;
    %set/v v011A1200_0, 8, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/v 8, v011A0FF0_0, 32;
    %set/v v011A1200_0, 8, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/v 8, v011A0C80_0, 32;
    %set/v v011A1200_0, 8, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/v 8, v011A11A8_0, 32;
    %set/v v011A1200_0, 8, 32;
    %jmp T_9.4;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_008A9500;
T_10 ;
    %wait E_00899C78;
    %load/v 8, v011A0758_0, 24;
    %mov 32, 0, 2;
    %set/v v011A1150_0, 8, 26;
    %load/v 8, v011A1150_0, 26;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 26;
    %set/v v011A1150_0, 8, 26;
    %load/v 8, v011A1150_0, 26;
    %mov 34, 33, 1;
    %mov 35, 33, 1;
    %mov 36, 33, 1;
    %mov 37, 33, 1;
    %mov 38, 33, 1;
    %mov 39, 33, 1;
    %set/v v011A0D30_0, 8, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_008A9478;
T_11 ;
    %wait E_008999D8;
    %load/v 8, v011A0A70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v011A0440_0, 5;
    %mov 13, 0, 27;
    %cassign/v v011A0078_0, 8, 32;
    %load/v 40, v011A05F8_0, 32;
    %cassign/v v011A0968_0, 40, 32;
    %cassign/link v011A0968_0, v011A05F8_0;
    %load/v 72, v011A05F8_0, 32;
    %cassign/v v011A0650_0, 72, 32;
    %cassign/link v011A0650_0, v011A05F8_0;
    %load/v 104, v011A0AC8_0, 1;
    %jmp/0xz  T_11.2, 104;
    %set/v v011A0390_0, 0, 32;
T_11.4 ;
    %load/v 104, v011A0390_0, 32;
    %load/v 136, v011A0078_0, 32;
    %cmp/u 104, 136, 32;
    %jmp/0xz T_11.5, 5;
    %load/v 104, v011A0968_0, 32;
    %set/v v011A0650_0, 104, 32;
    %load/v 104, v011A0968_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  104, 32;
    %set/v v011A0968_0, 104, 32;
    %load/v 104, v011A0968_0, 31; Select 31 out of 32 bits
    %load/v 135, v011A0650_0, 1; Select 1 out of 32 bits
    %set/v v011A0968_0, 104, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 104, v011A0390_0, 32;
    %set/v v011A0390_0, 104, 32;
    %jmp T_11.4;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/v 104, v011A05A0_0, 2;
    %cmpi/u 104, 0, 2;
    %jmp/1 T_11.6, 6;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_11.7, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_11.8, 6;
    %cmpi/u 104, 3, 2;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.6 ;
    %set/v v011A0390_0, 0, 32;
T_11.11 ;
    %load/v 104, v011A0390_0, 32;
    %load/v 136, v011A0078_0, 32;
    %cmp/u 104, 136, 32;
    %jmp/0xz T_11.12, 5;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.13, 4;
    %load/x1p 104, v011A0968_0, 1;
    %jmp T_11.14;
T_11.13 ;
    %mov 104, 2, 1;
T_11.14 ;
; Save base=104 wid=1 in lookaside.
    %set/v v011A0808_0, 104, 1;
    %load/v 104, v011A0968_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  104, 32;
    %set/v v011A0968_0, 104, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 104, v011A0390_0, 32;
    %set/v v011A0390_0, 104, 32;
    %jmp T_11.11;
T_11.12 ;
    %jmp T_11.10;
T_11.7 ;
    %set/v v011A0390_0, 0, 32;
T_11.15 ;
    %load/v 104, v011A0390_0, 32;
    %load/v 136, v011A0078_0, 32;
    %cmp/u 104, 136, 32;
    %jmp/0xz T_11.16, 5;
    %load/v 104, v011A0968_0, 1; Only need 1 of 32 bits
; Save base=104 wid=1 in lookaside.
    %set/v v011A0808_0, 104, 1;
    %load/v 104, v011A0968_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  104, 32;
    %set/v v011A0968_0, 104, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 104, v011A0390_0, 32;
    %set/v v011A0390_0, 104, 32;
    %jmp T_11.15;
T_11.16 ;
    %jmp T_11.10;
T_11.8 ;
    %set/v v011A0390_0, 0, 32;
T_11.17 ;
    %load/v 104, v011A0390_0, 32;
    %load/v 136, v011A0078_0, 32;
    %cmp/u 104, 136, 32;
    %jmp/0xz T_11.18, 5;
    %load/v 104, v011A0968_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  104, 32;
    %set/v v011A0968_0, 104, 32;
    %load/v 104, v011A0968_0, 31; Select 31 out of 32 bits
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.19, 4;
    %load/x1p 136, v011A05F8_0, 1;
    %jmp T_11.20;
T_11.19 ;
    %mov 136, 2, 1;
T_11.20 ;
    %mov 135, 136, 1; Move signal select into place
    %set/v v011A0968_0, 104, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 104, v011A0390_0, 32;
    %set/v v011A0390_0, 104, 32;
    %jmp T_11.17;
T_11.18 ;
    %jmp T_11.10;
T_11.9 ;
    %set/v v011A0390_0, 0, 32;
T_11.21 ;
    %load/v 104, v011A0390_0, 32;
    %load/v 136, v011A0078_0, 32;
    %cmp/u 104, 136, 32;
    %jmp/0xz T_11.22, 5;
    %load/v 104, v011A0968_0, 32;
    %set/v v011A0650_0, 104, 32;
    %load/v 104, v011A0968_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  104, 32;
    %set/v v011A0968_0, 104, 32;
    %load/v 104, v011A0968_0, 31; Select 31 out of 32 bits
    %load/v 135, v011A0650_0, 1; Select 1 out of 32 bits
    %set/v v011A0968_0, 104, 32;
    %ix/load 0, 1, 0;
    %load/vp0/s 104, v011A0390_0, 32;
    %set/v v011A0390_0, 104, 32;
    %jmp T_11.21;
T_11.22 ;
    %jmp T_11.10;
T_11.10 ;
    %load/v 104, v011A0968_0, 32;
    %set/v v011A0338_0, 104, 32;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/v 104, v011A05F8_0, 32;
    %set/v v011A0338_0, 104, 32;
    %load/v 104, v011A0910_0, 1;
    %set/v v011A0808_0, 104, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_008A9258;
T_12 ;
    %wait E_00899998;
    %load/v 104, v011A08B8_0, 1;
    %jmp/0xz  T_12.0, 104;
    %load/v 104, v011A06A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A02E0_0, 0, 104;
    %jmp T_12.1;
T_12.0 ;
    %load/v 104, v011A01D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011A02E0_0, 0, 104;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_008A9038;
T_13 ;
    %wait E_00899A78;
    %load/v 104, v011A0A18_0, 1;
    %jmp/0xz  T_13.0, 104;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.2, 4;
    %load/x1p 104, v011A0860_0, 5;
    %jmp T_13.3;
T_13.2 ;
    %mov 104, 2, 5;
T_13.3 ;
; Save base=104 wid=5 in lookaside.
    %set/v v011A0548_0, 104, 5;
    %jmp T_13.1;
T_13.0 ;
    %mov 104, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.4, 4;
    %load/x1p 109, v011A0860_0, 4;
    %jmp T_13.5;
T_13.4 ;
    %mov 109, 2, 4;
T_13.5 ;
    %mov 105, 109, 4; Move signal select into place
    %set/v v011A0548_0, 104, 5;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_008A93F0;
T_14 ;
    %wait E_00899B98;
    %load/v 104, v011A0B20_0, 1;
    %jmp/0xz  T_14.0, 104;
    %load/v 104, v011A04F0_0, 2;
    %cmpi/u 104, 0, 2;
    %jmp/1 T_14.2, 6;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_14.3, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_14.4, 6;
    %load/v 104, v011A03E8_0, 4; Select 4 out of 32 bits
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.7, 4;
    %load/x1p 112, v011A03E8_0, 4;
    %jmp T_14.8;
T_14.7 ;
    %mov 112, 2, 4;
T_14.8 ;
    %mov 108, 112, 4; Move signal select into place
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.9, 4;
    %load/x1p 128, v011A03E8_0, 1;
    %jmp T_14.10;
T_14.9 ;
    %mov 128, 2, 1;
T_14.10 ;
    %mov 104, 128, 1; Move signal select into place
    %mov 127, 104, 1; Repetition 24
    %mov 126, 104, 1; Repetition 23
    %mov 125, 104, 1; Repetition 22
    %mov 124, 104, 1; Repetition 21
    %mov 123, 104, 1; Repetition 20
    %mov 122, 104, 1; Repetition 19
    %mov 121, 104, 1; Repetition 18
    %mov 120, 104, 1; Repetition 17
    %mov 119, 104, 1; Repetition 16
    %mov 118, 104, 1; Repetition 15
    %mov 117, 104, 1; Repetition 14
    %mov 116, 104, 1; Repetition 13
    %mov 115, 104, 1; Repetition 12
    %mov 114, 104, 1; Repetition 11
    %mov 113, 104, 1; Repetition 10
    %mov 112, 104, 1; Repetition 9
    %mov 111, 104, 1; Repetition 8
    %mov 110, 104, 1; Repetition 7
    %mov 109, 104, 1; Repetition 6
    %mov 108, 104, 1; Repetition 5
    %mov 107, 104, 1; Repetition 4
    %mov 106, 104, 1; Repetition 3
    %mov 105, 104, 1; Repetition 2
    %ix/load 0, 24, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %jmp T_14.6;
T_14.2 ;
    %load/v 104, v011A03E8_0, 8; Only need 8 of 32 bits
; Save base=104 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.11, 4;
    %load/x1p 128, v011A03E8_0, 1;
    %jmp T_14.12;
T_14.11 ;
    %mov 128, 2, 1;
T_14.12 ;
    %mov 104, 128, 1; Move signal select into place
    %mov 127, 104, 1; Repetition 24
    %mov 126, 104, 1; Repetition 23
    %mov 125, 104, 1; Repetition 22
    %mov 124, 104, 1; Repetition 21
    %mov 123, 104, 1; Repetition 20
    %mov 122, 104, 1; Repetition 19
    %mov 121, 104, 1; Repetition 18
    %mov 120, 104, 1; Repetition 17
    %mov 119, 104, 1; Repetition 16
    %mov 118, 104, 1; Repetition 15
    %mov 117, 104, 1; Repetition 14
    %mov 116, 104, 1; Repetition 13
    %mov 115, 104, 1; Repetition 12
    %mov 114, 104, 1; Repetition 11
    %mov 113, 104, 1; Repetition 10
    %mov 112, 104, 1; Repetition 9
    %mov 111, 104, 1; Repetition 8
    %mov 110, 104, 1; Repetition 7
    %mov 109, 104, 1; Repetition 6
    %mov 108, 104, 1; Repetition 5
    %mov 107, 104, 1; Repetition 4
    %mov 106, 104, 1; Repetition 3
    %mov 105, 104, 1; Repetition 2
    %ix/load 0, 24, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %jmp T_14.6;
T_14.3 ;
    %load/v 104, v011A03E8_0, 12; Only need 12 of 32 bits
; Save base=104 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.13, 4;
    %load/x1p 124, v011A03E8_0, 1;
    %jmp T_14.14;
T_14.13 ;
    %mov 124, 2, 1;
T_14.14 ;
    %mov 104, 124, 1; Move signal select into place
    %mov 123, 104, 1; Repetition 20
    %mov 122, 104, 1; Repetition 19
    %mov 121, 104, 1; Repetition 18
    %mov 120, 104, 1; Repetition 17
    %mov 119, 104, 1; Repetition 16
    %mov 118, 104, 1; Repetition 15
    %mov 117, 104, 1; Repetition 14
    %mov 116, 104, 1; Repetition 13
    %mov 115, 104, 1; Repetition 12
    %mov 114, 104, 1; Repetition 11
    %mov 113, 104, 1; Repetition 10
    %mov 112, 104, 1; Repetition 9
    %mov 111, 104, 1; Repetition 8
    %mov 110, 104, 1; Repetition 7
    %mov 109, 104, 1; Repetition 6
    %mov 108, 104, 1; Repetition 5
    %mov 107, 104, 1; Repetition 4
    %mov 106, 104, 1; Repetition 3
    %mov 105, 104, 1; Repetition 2
    %ix/load 0, 20, 0;
    %ix/load 1, 12, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %jmp T_14.6;
T_14.4 ;
    %load/v 104, v011A03E8_0, 4; Select 4 out of 32 bits
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.15, 4;
    %load/x1p 112, v011A03E8_0, 4;
    %jmp T_14.16;
T_14.15 ;
    %mov 112, 2, 4;
T_14.16 ;
    %mov 108, 112, 4; Move signal select into place
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.17, 4;
    %load/x1p 128, v011A03E8_0, 1;
    %jmp T_14.18;
T_14.17 ;
    %mov 128, 2, 1;
T_14.18 ;
    %mov 104, 128, 1; Move signal select into place
    %mov 127, 104, 1; Repetition 24
    %mov 126, 104, 1; Repetition 23
    %mov 125, 104, 1; Repetition 22
    %mov 124, 104, 1; Repetition 21
    %mov 123, 104, 1; Repetition 20
    %mov 122, 104, 1; Repetition 19
    %mov 121, 104, 1; Repetition 18
    %mov 120, 104, 1; Repetition 17
    %mov 119, 104, 1; Repetition 16
    %mov 118, 104, 1; Repetition 15
    %mov 117, 104, 1; Repetition 14
    %mov 116, 104, 1; Repetition 13
    %mov 115, 104, 1; Repetition 12
    %mov 114, 104, 1; Repetition 11
    %mov 113, 104, 1; Repetition 10
    %mov 112, 104, 1; Repetition 9
    %mov 111, 104, 1; Repetition 8
    %mov 110, 104, 1; Repetition 7
    %mov 109, 104, 1; Repetition 6
    %mov 108, 104, 1; Repetition 5
    %mov 107, 104, 1; Repetition 4
    %mov 106, 104, 1; Repetition 3
    %mov 105, 104, 1; Repetition 2
    %ix/load 0, 24, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %jmp T_14.6;
T_14.6 ;
    %jmp T_14.1;
T_14.0 ;
    %load/v 104, v011A04F0_0, 2;
    %cmpi/u 104, 0, 2;
    %jmp/1 T_14.19, 6;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_14.20, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_14.21, 6;
    %load/v 104, v011A03E8_0, 4; Select 4 out of 32 bits
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.24, 4;
    %load/x1p 112, v011A03E8_0, 4;
    %jmp T_14.25;
T_14.24 ;
    %mov 112, 2, 4;
T_14.25 ;
    %mov 108, 112, 4; Move signal select into place
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 0, 24, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v011A07B0_0, 0, 0;
    %jmp T_14.23;
T_14.19 ;
    %load/v 104, v011A03E8_0, 8; Only need 8 of 32 bits
; Save base=104 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 0, 24, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v011A07B0_0, 0, 0;
    %jmp T_14.23;
T_14.20 ;
    %load/v 104, v011A03E8_0, 12; Only need 12 of 32 bits
; Save base=104 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 0, 20, 0;
    %ix/load 1, 12, 0;
    %assign/v0/x1 v011A07B0_0, 0, 0;
    %jmp T_14.23;
T_14.21 ;
    %load/v 104, v011A03E8_0, 4; Select 4 out of 32 bits
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.26, 4;
    %load/x1p 112, v011A03E8_0, 4;
    %jmp T_14.27;
T_14.26 ;
    %mov 112, 2, 4;
T_14.27 ;
    %mov 108, 112, 4; Move signal select into place
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v011A07B0_0, 0, 104;
    %ix/load 0, 24, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v011A07B0_0, 0, 0;
    %jmp T_14.23;
T_14.23 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_008A9148;
T_15 ;
    %wait E_00898298;
    %load/v 104, v011A0498_0, 2;
    %cmpi/u 104, 0, 2;
    %jmp/1 T_15.0, 6;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_15.1, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_15.2, 6;
    %cmpi/u 104, 3, 2;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/v 104, v011A0230_0, 4;
    %set/v v011A0288_0, 104, 4;
    %jmp T_15.4;
T_15.1 ;
    %load/v 104, v011A0128_0, 4;
    %set/v v011A0288_0, 104, 4;
    %jmp T_15.4;
T_15.2 ;
    %load/v 104, v011A0180_0, 4;
    %set/v v011A0288_0, 104, 4;
    %jmp T_15.4;
T_15.3 ;
    %load/v 104, v011A0700_0, 4;
    %set/v v011A0288_0, 104, 4;
    %jmp T_15.4;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_008A8F28;
T_16 ;
    %wait E_008981D8;
    %load/v 104, v011A00D0_0, 2;
    %cmpi/u 104, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_16.1, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_16.2, 6;
    %cmpi/u 104, 3, 2;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/v 104, v008ED488_0, 4;
    %set/v v011A09C0_0, 104, 4;
    %jmp T_16.4;
T_16.1 ;
    %load/v 104, v008ED4E0_0, 4;
    %set/v v011A09C0_0, 104, 4;
    %jmp T_16.4;
T_16.2 ;
    %load/v 104, v008ED538_0, 4;
    %set/v v011A09C0_0, 104, 4;
    %jmp T_16.4;
T_16.3 ;
    %load/v 104, v008ED590_0, 4;
    %set/v v011A09C0_0, 104, 4;
    %jmp T_16.4;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_008A92E0;
T_17 ;
    %wait E_00899C98;
    %load/v 104, v008ED2D0_0, 2;
    %cmpi/u 104, 0, 2;
    %jmp/1 T_17.0, 6;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_17.1, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_17.2, 6;
    %cmpi/u 104, 3, 2;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/v 104, v008ED170_0, 4;
    %set/v v008ED430_0, 104, 4;
    %jmp T_17.4;
T_17.1 ;
    %load/v 104, v008ED328_0, 4;
    %set/v v008ED430_0, 104, 4;
    %jmp T_17.4;
T_17.2 ;
    %load/v 104, v008ED1C8_0, 4;
    %set/v v008ED430_0, 104, 4;
    %jmp T_17.4;
T_17.3 ;
    %load/v 104, v008ED278_0, 4;
    %set/v v008ED430_0, 104, 4;
    %jmp T_17.4;
T_17.4 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_008A9368;
T_18 ;
    %wait E_00899AF8;
    %load/v 104, v008EA578_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_18.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008EA100_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 104, v008EA208_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_18.2, 104;
    %load/v 104, v008EA310_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008EA100_0, 0, 104;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_008A8C80;
T_19 ;
    %wait E_00899AF8;
    %load/v 104, v008EA368_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_19.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008EA4C8_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 104, v008EA260_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_19.2, 104;
    %load/v 104, v008EA470_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008EA4C8_0, 0, 104;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_008A7E28;
T_20 ;
    %wait E_00899AF8;
    %load/v 104, v008E9048_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_20.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008EA520_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 104, v008EA3C0_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_20.2, 104;
    %load/v 104, v008EA1B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008EA520_0, 0, 104;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_008A8048;
T_21 ;
    %wait E_00899AF8;
    %load/v 104, v008E8A18_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_21.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8F40_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 104, v008E8EE8_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_21.2, 104;
    %load/v 104, v008E8DE0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8F40_0, 0, 104;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_008A8598;
T_22 ;
    %wait E_00899AF8;
    %load/v 104, v008E8B20_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_22.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8968_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 104, v008E8910_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_22.2, 104;
    %load/v 104, v008E8860_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8968_0, 0, 104;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_008A8510;
T_23 ;
    %wait E_00899AF8;
    %load/v 104, v008E8808_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_23.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8D88_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 104, v008E8AC8_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_23.2, 104;
    %load/v 104, v008E89C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8D88_0, 0, 104;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_008A7DA0;
T_24 ;
    %wait E_00899AF8;
    %load/v 104, v008E8CD8_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_24.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E86A8_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 104, v008E8700_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_24.2, 104;
    %load/v 104, v008E8BD0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E86A8_0, 0, 104;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_008A8488;
T_25 ;
    %wait E_00899AF8;
    %load/v 104, v008E8B78_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_25.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8650_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 104, v008E87B0_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_25.2, 104;
    %load/v 104, v008E88B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8650_0, 0, 104;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_008A7C90;
T_26 ;
    %wait E_00899AF8;
    %load/v 104, v008E90A0_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_26.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8E38_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 104, v008E85F8_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_26.2, 104;
    %load/v 104, v008E8A70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8E38_0, 0, 104;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_008A7B80;
T_27 ;
    %wait E_00899AF8;
    %load/v 104, v008E9518_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_27.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E9200_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 104, v008E91A8_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_27.2, 104;
    %load/v 104, v008E90F8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E9200_0, 0, 104;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_008A7F38;
T_28 ;
    %wait E_00899AF8;
    %load/v 104, v008E9410_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_28.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E9150_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 104, v008E9360_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_28.2, 104;
    %load/v 104, v008E9468_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E9150_0, 0, 104;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_008A7C08;
T_29 ;
    %wait E_00899AF8;
    %load/v 104, v008E92B0_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_29.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E93B8_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 104, v008E9308_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_29.2, 104;
    %load/v 104, v008E9258_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E93B8_0, 0, 104;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_008A79E8;
T_30 ;
    %wait E_00899AF8;
    %load/v 104, v008E8568_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_30.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E83B0_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 104, v008E8300_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_30.2, 104;
    %load/v 104, v008E82A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E83B0_0, 0, 104;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_008A81E0;
T_31 ;
    %wait E_00899AF8;
    %load/v 104, v008E81A0_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_31.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E80F0_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 104, v008E81F8_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_31.2, 104;
    %load/v 104, v008E8250_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E80F0_0, 0, 104;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_008A8A60;
T_32 ;
    %wait E_00899AF8;
    %load/v 104, v008E7A10_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_32.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8358_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 104, v008E8510_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_32.2, 104;
    %load/v 104, v008E84B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E8358_0, 0, 104;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_008A8400;
T_33 ;
    %wait E_00899AF8;
    %load/v 104, v008E78B0_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_33.0, 104;
    %ix/load 0, 32, 0;
    %assign/v0 v008E7960_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 104, v008E7908_0, 1;
    %inv 104, 1;
    %jmp/0xz  T_33.2, 104;
    %load/v 104, v008E76A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008E7960_0, 0, 104;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_008A8950;
T_34 ;
    %wait E_008982D8;
    %load/v 104, v008E8040_0, 4;
    %cmpi/u 104, 0, 4;
    %jmp/1 T_34.0, 6;
    %cmpi/u 104, 1, 4;
    %jmp/1 T_34.1, 6;
    %cmpi/u 104, 2, 4;
    %jmp/1 T_34.2, 6;
    %cmpi/u 104, 3, 4;
    %jmp/1 T_34.3, 6;
    %cmpi/u 104, 4, 4;
    %jmp/1 T_34.4, 6;
    %cmpi/u 104, 5, 4;
    %jmp/1 T_34.5, 6;
    %cmpi/u 104, 6, 4;
    %jmp/1 T_34.6, 6;
    %cmpi/u 104, 7, 4;
    %jmp/1 T_34.7, 6;
    %cmpi/u 104, 8, 4;
    %jmp/1 T_34.8, 6;
    %cmpi/u 104, 9, 4;
    %jmp/1 T_34.9, 6;
    %cmpi/u 104, 10, 4;
    %jmp/1 T_34.10, 6;
    %cmpi/u 104, 11, 4;
    %jmp/1 T_34.11, 6;
    %cmpi/u 104, 12, 4;
    %jmp/1 T_34.12, 6;
    %cmpi/u 104, 13, 4;
    %jmp/1 T_34.13, 6;
    %cmpi/u 104, 14, 4;
    %jmp/1 T_34.14, 6;
    %cmpi/u 104, 15, 4;
    %jmp/1 T_34.15, 6;
    %jmp T_34.16;
T_34.0 ;
    %load/v 104, v008E77A8_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.1 ;
    %load/v 104, v008E7BC8_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.2 ;
    %load/v 104, v008E7800_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.3 ;
    %load/v 104, v008E7CD0_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.4 ;
    %load/v 104, v008E7F90_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.5 ;
    %load/v 104, v008E7D28_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.6 ;
    %load/v 104, v008E7D80_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.7 ;
    %load/v 104, v008E7AC0_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.8 ;
    %load/v 104, v008E7FE8_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.9 ;
    %load/v 104, v008E7B18_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.10 ;
    %load/v 104, v008E7C78_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.11 ;
    %load/v 104, v008E7750_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.12 ;
    %load/v 104, v008E7B70_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.13 ;
    %load/v 104, v008E7858_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.14 ;
    %load/v 104, v008E7A68_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.15 ;
    %load/v 104, v008E7EE0_0, 32;
    %set/v v008E8098_0, 104, 32;
    %jmp T_34.16;
T_34.16 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_008A8378;
T_35 ;
    %wait E_00898398;
    %load/v 104, v008E7E88_0, 4;
    %cmpi/u 104, 0, 4;
    %jmp/1 T_35.0, 6;
    %cmpi/u 104, 1, 4;
    %jmp/1 T_35.1, 6;
    %cmpi/u 104, 2, 4;
    %jmp/1 T_35.2, 6;
    %cmpi/u 104, 3, 4;
    %jmp/1 T_35.3, 6;
    %cmpi/u 104, 4, 4;
    %jmp/1 T_35.4, 6;
    %cmpi/u 104, 5, 4;
    %jmp/1 T_35.5, 6;
    %cmpi/u 104, 6, 4;
    %jmp/1 T_35.6, 6;
    %cmpi/u 104, 7, 4;
    %jmp/1 T_35.7, 6;
    %cmpi/u 104, 8, 4;
    %jmp/1 T_35.8, 6;
    %cmpi/u 104, 9, 4;
    %jmp/1 T_35.9, 6;
    %cmpi/u 104, 10, 4;
    %jmp/1 T_35.10, 6;
    %cmpi/u 104, 11, 4;
    %jmp/1 T_35.11, 6;
    %cmpi/u 104, 12, 4;
    %jmp/1 T_35.12, 6;
    %cmpi/u 104, 13, 4;
    %jmp/1 T_35.13, 6;
    %cmpi/u 104, 14, 4;
    %jmp/1 T_35.14, 6;
    %cmpi/u 104, 15, 4;
    %jmp/1 T_35.15, 6;
    %jmp T_35.16;
T_35.0 ;
    %load/v 104, v00894008_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.1 ;
    %load/v 104, v00893FB0_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.2 ;
    %load/v 104, v00894168_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.3 ;
    %load/v 104, v00894218_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.4 ;
    %load/v 104, v008942C8_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.5 ;
    %load/v 104, v008E75F0_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.6 ;
    %load/v 104, v008E76F8_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.7 ;
    %load/v 104, v008E7C20_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.8 ;
    %load/v 104, v008E7E30_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.9 ;
    %load/v 104, v008E7DD8_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.10 ;
    %load/v 104, v00894378_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.11 ;
    %load/v 104, v008940B8_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.12 ;
    %load/v 104, v00894270_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.13 ;
    %load/v 104, v008941C0_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.14 ;
    %load/v 104, v008943D0_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.15 ;
    %load/v 104, v00894110_0, 32;
    %set/v v008E7F38_0, 104, 32;
    %jmp T_35.16;
T_35.16 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_008A7AF8;
T_36 ;
    %wait E_00898338;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_008A88C8;
T_37 ;
    %wait E_00897E38;
    %load/v 104, v00893BE8_0, 1;
    %jmp/0xz  T_37.0, 104;
    %set/v v00894060_0, 0, 1;
    %load/v 104, v00893B90_0, 2;
    %cmpi/u 104, 0, 2;
    %jmp/1 T_37.2, 6;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_37.3, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_37.4, 6;
    %load/v 104, v00893F58_0, 1;
    %jmp/0xz  T_37.7, 104;
    %ix/getv 3, v008937C8_0;
    %load/av 104, v00894320, 8;
    %ix/load 0, 0, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %jmp T_37.8;
T_37.7 ;
    %load/v 104, v00893A88_0, 8; Only need 8 of 32 bits
; Save base=104 wid=8 in lookaside.
    %ix/getv 3, v008937C8_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_0 ;
T_37.8 ;
    %jmp T_37.6;
T_37.2 ;
    %load/v 104, v00893F58_0, 1;
    %jmp/0xz  T_37.9, 104;
    %ix/getv 3, v008937C8_0;
    %load/av 104, v00894320, 8;
    %ix/load 0, 0, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %jmp T_37.10;
T_37.9 ;
    %load/v 104, v00893A88_0, 8; Only need 8 of 32 bits
; Save base=104 wid=8 in lookaside.
    %ix/getv 3, v008937C8_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_1 ;
T_37.10 ;
    %jmp T_37.6;
T_37.3 ;
    %load/v 104, v00893F58_0, 1;
    %jmp/0xz  T_37.11, 104;
    %ix/getv 3, v008937C8_0;
    %load/av 104, v00894320, 8;
    %ix/load 0, 8, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %ix/load 0, 1, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
    %load/av 104, v00894320, 8;
    %ix/load 0, 0, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %jmp T_37.12;
T_37.11 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_37.13, 4;
    %load/x1p 104, v00893A88_0, 8;
    %jmp T_37.14;
T_37.13 ;
    %mov 104, 2, 8;
T_37.14 ;
; Save base=104 wid=8 in lookaside.
    %ix/getv 3, v008937C8_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_2 ;
    %load/v 104, v00893A88_0, 8; Only need 8 of 32 bits
; Save base=104 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_3 ;
T_37.12 ;
    %jmp T_37.6;
T_37.4 ;
    %load/v 104, v00893F58_0, 1;
    %jmp/0xz  T_37.15, 104;
    %ix/getv 3, v008937C8_0;
    %load/av 104, v00894320, 8;
    %ix/load 0, 24, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %ix/load 0, 1, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
    %load/av 104, v00894320, 8;
    %ix/load 0, 16, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %ix/load 0, 2, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
    %load/av 104, v00894320, 8;
    %ix/load 0, 8, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %ix/load 0, 3, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
    %load/av 104, v00894320, 8;
    %ix/load 0, 0, 0;
    %set/x0 v00893AE0_0, 104, 8;
    %jmp T_37.16;
T_37.15 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_37.17, 4;
    %load/x1p 104, v00893A88_0, 8;
    %jmp T_37.18;
T_37.17 ;
    %mov 104, 2, 8;
T_37.18 ;
; Save base=104 wid=8 in lookaside.
    %ix/getv 3, v008937C8_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_4 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_37.19, 4;
    %load/x1p 104, v00893A88_0, 8;
    %jmp T_37.20;
T_37.19 ;
    %mov 104, 2, 8;
T_37.20 ;
; Save base=104 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_5 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_37.21, 4;
    %load/x1p 104, v00893A88_0, 8;
    %jmp T_37.22;
T_37.21 ;
    %mov 104, 2, 8;
T_37.22 ;
; Save base=104 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_6 ;
    %load/v 104, v00893A88_0, 8; Only need 8 of 32 bits
; Save base=104 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 112, v008937C8_0, 32;
    %ix/get 3, 112, 32;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_7 ;
T_37.16 ;
    %jmp T_37.6;
T_37.6 ;
    %set/v v00894060_0, 1, 1;
T_37.0 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_008A8268;
T_38 ;
    %wait E_00897D98;
    %load/v 104, v00893980_0, 3;
    %cmpi/u 104, 0, 3;
    %jmp/1 T_38.0, 6;
    %cmpi/u 104, 1, 3;
    %jmp/1 T_38.1, 6;
    %cmpi/u 104, 2, 3;
    %jmp/1 T_38.2, 6;
    %cmpi/u 104, 3, 3;
    %jmp/1 T_38.3, 6;
    %cmpi/u 104, 4, 3;
    %jmp/1 T_38.4, 6;
    %cmpi/u 104, 5, 3;
    %jmp/1 T_38.5, 6;
    %cmpi/u 104, 6, 3;
    %jmp/1 T_38.6, 6;
    %cmpi/u 104, 7, 3;
    %jmp/1 T_38.7, 6;
    %set/v v00893DF8_0, 0, 2;
    %jmp T_38.9;
T_38.0 ;
    %set/v v00893DF8_0, 0, 2;
    %jmp T_38.9;
T_38.1 ;
    %movi 104, 1, 2;
    %set/v v00893DF8_0, 104, 2;
    %jmp T_38.9;
T_38.2 ;
    %set/v v00893DF8_0, 1, 2;
    %jmp T_38.9;
T_38.3 ;
    %set/v v00893DF8_0, 1, 2;
    %jmp T_38.9;
T_38.4 ;
    %set/v v00893DF8_0, 0, 2;
    %jmp T_38.9;
T_38.5 ;
    %movi 104, 1, 2;
    %set/v v00893DF8_0, 104, 2;
    %jmp T_38.9;
T_38.6 ;
    %set/v v00893DF8_0, 0, 2;
    %jmp T_38.9;
T_38.7 ;
    %movi 104, 1, 2;
    %set/v v00893DF8_0, 104, 2;
    %jmp T_38.9;
T_38.9 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_008A87B8;
T_39 ;
    %wait E_00897DD8;
    %load/v 104, v00893458_0, 1;
    %cmpi/u 104, 0, 1;
    %jmp/1 T_39.0, 6;
    %cmpi/u 104, 1, 1;
    %jmp/1 T_39.1, 6;
    %set/v v00893DA0_0, 0, 2;
    %jmp T_39.3;
T_39.0 ;
    %movi 104, 2, 2;
    %set/v v00893DA0_0, 104, 2;
    %jmp T_39.3;
T_39.1 ;
    %set/v v00893DA0_0, 0, 2;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_008A8840;
T_40 ;
    %wait E_00897ED8;
    %load/v 104, v008934B0_0, 2;
    %cmpi/u 104, 1, 2;
    %jmp/1 T_40.0, 6;
    %cmpi/u 104, 2, 2;
    %jmp/1 T_40.1, 6;
    %movi 104, 2, 2;
    %set/v v00893508_0, 104, 2;
    %jmp T_40.3;
T_40.0 ;
    %load/v 104, v00893668_0, 2;
    %set/v v00893508_0, 104, 2;
    %jmp T_40.3;
T_40.1 ;
    %load/v 104, v008936C0_0, 2;
    %set/v v00893508_0, 104, 2;
    %jmp T_40.3;
T_40.3 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_008A7D18;
T_41 ;
    %wait E_00898058;
    %load/v 104, v011A2D38_0, 32;
    %set/v v011A1CA8_0, 104, 32;
    %load/v 104, v011A30A8_0, 4; Only need 4 of 32 bits
; Save base=104 wid=4 in lookaside.
    %set/v v011A1B48_0, 104, 4;
    %load/v 104, v011A3AA0_0, 1;
    %set/v v011A2FA0_0, 104, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_008A80D0;
T_42 ;
    %vpi_call 3 66 "$readmemb", "test_data.txt", v011A37E0;
    %end;
    .thread T_42;
    .scope S_008A80D0;
T_43 ;
    %set/v v011A3E68_0, 0, 9;
T_43.0 ;
    %load/v 104, v011A3E68_0, 9;
   %cmpi/u 104, 254, 9;
    %jmp/0xz T_43.1, 5;
    %load/v 136, v011A3E68_0, 8; Only need 8 of 9 bits
; Save base=136 wid=8 in lookaside.
    %ix/get 3, 136, 8;
    %load/av 104, v011A37E0, 32;
    %ix/load 0, 24, 0;
    %set/x0 v011A3E10_0, 104, 8;
    %load/v 136, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 144, 0, 24;
; Save base=136 wid=32 in lookaside.
    %addi 136, 1, 32;
    %ix/get 3, 136, 32;
    %load/av 104, v011A37E0, 32;
    %ix/load 0, 16, 0;
    %set/x0 v011A3E10_0, 104, 8;
    %load/v 136, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 144, 0, 24;
; Save base=136 wid=32 in lookaside.
    %addi 136, 2, 32;
    %ix/get 3, 136, 32;
    %load/av 104, v011A37E0, 32;
    %ix/load 0, 8, 0;
    %set/x0 v011A3E10_0, 104, 8;
    %load/v 136, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 144, 0, 24;
; Save base=136 wid=32 in lookaside.
    %addi 136, 3, 32;
    %ix/get 3, 136, 32;
    %load/av 104, v011A37E0, 32;
    %ix/load 0, 0, 0;
    %set/x0 v011A3E10_0, 104, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_43.2, 4;
    %load/x1p 104, v011A3E10_0, 8;
    %jmp T_43.3;
T_43.2 ;
    %mov 104, 2, 8;
T_43.3 ;
; Save base=104 wid=8 in lookaside.
    %load/v 112, v011A3E68_0, 8; Only need 8 of 9 bits
; Save base=112 wid=8 in lookaside.
    %ix/get 3, 112, 8;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_8 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_43.4, 4;
    %load/x1p 104, v011A3E10_0, 8;
    %jmp T_43.5;
T_43.4 ;
    %mov 104, 2, 8;
T_43.5 ;
; Save base=104 wid=8 in lookaside.
    %load/v 112, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 120, 0, 24;
; Save base=112 wid=32 in lookaside.
    %addi 112, 1, 32;
    %ix/get 3, 112, 32;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_9 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_43.6, 4;
    %load/x1p 104, v011A3E10_0, 8;
    %jmp T_43.7;
T_43.6 ;
    %mov 104, 2, 8;
T_43.7 ;
; Save base=104 wid=8 in lookaside.
    %load/v 112, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 120, 0, 24;
; Save base=112 wid=32 in lookaside.
    %addi 112, 2, 32;
    %ix/get 3, 112, 32;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_10 ;
    %load/v 104, v011A3E10_0, 8; Only need 8 of 32 bits
; Save base=104 wid=8 in lookaside.
    %load/v 112, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 120, 0, 24;
; Save base=112 wid=32 in lookaside.
    %addi 112, 3, 32;
    %ix/get 3, 112, 32;
   %jmp/1 t_11, 4;
   %ix/load 1, 0, 0;
   %set/av v00894320, 104, 8;
t_11 ;
    %ix/load 0, 4, 0;
    %load/vp0 104, v011A3E68_0, 9;
    %set/v v011A3E68_0, 104, 9;
    %jmp T_43.0;
T_43.1 ;
    %delay 50, 0;
    %set/v v011A3E68_0, 0, 9;
T_43.8 ;
    %load/v 104, v011A3E68_0, 9;
   %cmpi/u 104, 254, 9;
    %jmp/0xz T_43.9, 5;
    %vpi_call 3 87 "$write", "WORD DATA at %d: %b", v011A3E68_0, &A<v00894320, &PV<v011A3E68_0, 0, 8> >;
    %load/v 104, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 112, 0, 24;
; Save base=104 wid=32 in lookaside.
    %addi 104, 1, 32;
    %vpi_call 3 88 "$write", "%b", &A<v00894320, 104 32>;
    %load/v 104, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 112, 0, 24;
; Save base=104 wid=32 in lookaside.
    %addi 104, 2, 32;
    %vpi_call 3 89 "$write", "%b", &A<v00894320, 104 32>;
    %load/v 104, v011A3E68_0, 8; Only need 8 of 9 bits
    %movi 112, 0, 24;
; Save base=104 wid=32 in lookaside.
    %addi 104, 3, 32;
    %vpi_call 3 90 "$display", "%b", &A<v00894320, 104 32>;
    %ix/load 0, 4, 0;
    %load/vp0 104, v011A3E68_0, 9;
    %set/v v011A3E68_0, 104, 9;
    %jmp T_43.8;
T_43.9 ;
    %delay 50, 0;
    %movi 104, 2021654528, 32;
    %movi 136, 384, 13;
    %ix/load 0, 45, 0;
    %assign/v0 v011A3CB0_0, 0, 104;
    %vpi_call 3 96 "$display", "RESET... DONE\012";
    %delay 50, 0;
    %movi 104, 939564672, 32;
    %movi 136, 394, 13;
    %ix/load 0, 45, 0;
    %assign/v0 v011A3CB0_0, 0, 104;
    %vpi_call 3 120 "$display", "MAR<-PC\012";
    %delay 50, 0;
    %movi 104, 2017460224, 32;
    %movi 136, 1760, 13;
    %ix/load 0, 45, 0;
    %assign/v0 v011A3CB0_0, 0, 104;
    %delay 50, 0;
    %movi 104, 1610612736, 32;
    %movi 136, 1, 13;
    %ix/load 0, 45, 0;
    %assign/v0 v011A3CB0_0, 0, 104;
    %delay 10, 0;
    %vpi_call 3 168 "$display", "IR<- RAM_OUT... DONE\012";
    %delay 50, 0;
    %movi 104, 2014579200, 32;
    %movi 136, 256, 13;
    %ix/load 0, 45, 0;
    %assign/v0 v011A3CB0_0, 0, 104;
    %end;
    .thread T_43;
    .scope S_008A80D0;
T_44 ;
    %set/v v011A3C58_0, 0, 1;
    %delay 1, 0;
    %movi 104, 300, 10;
T_44.0 %cmp/s 0, 104, 10;
    %jmp/0xz T_44.1, 5;
    %add 104, 1, 10;
    %delay 1, 0;
    %load/v 114, v011A3C58_0, 1;
    %inv 114, 1;
    %set/v v011A3C58_0, 114, 1;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_008A80D0;
T_45 ;
    %vpi_call 3 226 "$monitor", "CLK=%b Monitor content of Registers:\012IR= %b\012MDR= %b\012MUX= %b\012MAR = %h", v011A3C58_0, v011A18E0_0, v011A1F10_0, v011A3A48_0, v011A1888_0;
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "inverter.v";
    "test_data_path.v";
    "data_path.v";
    "register_32_bits.v";
    "sign_extension.v";
    "mux_2x1.v";
    "alu_arm.v";
    "mux_2x1_4.v";
    "mux_4x1.v";
    "branch_ext.v";
    "shifter.v";
    "amount_selector.v";
    "immediate_sign_extension.v";
    "mux_4x1_4.v";
    "register_file.v";
    "decoder_4x16.v";
    "mux_16x1.v";
    "ram_256.v";
    "data_size_selector.v";
