--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -e 3 -s 2 -n
3 -xml smg_0_7.twx smg_0_7.ncd -o smg_0_7.twr smg_0_7.pcf -ucf smg_0_7.ucf

Design file:              smg_0_7.ncd
Physical constraint file: smg_0_7.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    2.671(R)|      SLOW  |   -0.838(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dataout<0>  |        11.085(R)|      SLOW  |         4.571(R)|      FAST  |clk_BUFGP         |   0.000|
dataout<1>  |        10.534(R)|      SLOW  |         4.309(R)|      FAST  |clk_BUFGP         |   0.000|
dataout<2>  |        11.430(R)|      SLOW  |         4.840(R)|      FAST  |clk_BUFGP         |   0.000|
dataout<3>  |        11.236(R)|      SLOW  |         4.618(R)|      FAST  |clk_BUFGP         |   0.000|
dataout<4>  |        12.548(R)|      SLOW  |         5.220(R)|      FAST  |clk_BUFGP         |   0.000|
dataout<5>  |        12.611(R)|      SLOW  |         5.257(R)|      FAST  |clk_BUFGP         |   0.000|
dataout<6>  |        11.898(R)|      SLOW  |         5.135(R)|      FAST  |clk_BUFGP         |   0.000|
en<0>       |        10.664(R)|      SLOW  |         4.233(R)|      FAST  |clk_BUFGP         |   0.000|
en<1>       |        10.760(R)|      SLOW  |         4.278(R)|      FAST  |clk_BUFGP         |   0.000|
en<2>       |        10.395(R)|      SLOW  |         4.092(R)|      FAST  |clk_BUFGP         |   0.000|
en<3>       |        10.491(R)|      SLOW  |         4.137(R)|      FAST  |clk_BUFGP         |   0.000|
en<4>       |        10.045(R)|      SLOW  |         4.050(R)|      FAST  |clk_BUFGP         |   0.000|
en<5>       |        10.387(R)|      SLOW  |         4.269(R)|      FAST  |clk_BUFGP         |   0.000|
en<6>       |        10.445(R)|      SLOW  |         4.252(R)|      FAST  |clk_BUFGP         |   0.000|
en<7>       |        10.541(R)|      SLOW  |         4.297(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.006|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 05 21:21:40 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



