Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 10:58:05 -0000
Received: from icoremail.net (unknown [209.85.214.180])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH35Jr_RbwmfDAQ--.56990S3;
	Wed, 21 Nov 2018 09:05:14 +0800 (CST)
Received: from mail-pl1-f180.google.com (unknown [209.85.214.180])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBXOUVIr_RbeptgAA--.2261S3;
	Wed, 21 Nov 2018 09:05:12 +0800 (CST)
Received: by mail-pl1-f180.google.com with SMTP id s5-v6so2856724plq.11
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 17:05:12 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :content-transfer-encoding:to:from:in-reply-to:cc:references
         :message-id:user-agent:subject:date:sender:precedence:list-id;
        bh=SueHlyFVJ++hnnTVh5859U557Ripqy3MhgFlrhxUUYA=;
        b=MYbBw4AN+H+me9Qb+TvLEBmpjP9OU1whdf3aSXp1AM1oSdukys6IUBG39okaCzh3Dk
         ipdOb1u0BuYhJvG6TSHI+IlE/1c1opKpo9QsSyZz8k/4bTsEhxusJb2t0q46q6QVWqpX
         6kZ2c4DXsH88BZh+hU7zstDUqLIxq+rT9kMXeLn2CN5hQaRslNxmxg/xd9kuvOA0xmHV
         qVsyq2//PeLZmvaFbBWfyEM7bM34w+iFrYWxt4E0Y3sn1Ty1oqGcEonzZUG/6FCnH73a
         bbvI3o0M/BKJm4Uc6hlU2zGlFggMVe5QxnLWQBlIcWVwIIpYMYsOZ/SCJ9tLx1hPtUq6
         wuIA==
X-Gm-Message-State: AA+aEWYdEtXIMpm5p9fFd7XdprSSVBp5p5lKEiwB79kJaQ8BV8KoPu2d
	yaAndqfud2I84FRmQQfQ2A61URymHsIuF0ELgTbUmfuLdBE0OEQ=
X-Received: by 2002:a63:9402:: with SMTP id m2mr3905833pge.93.1542762311802;
        Tue, 20 Nov 2018 17:05:11 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1324203pju;
        Tue, 20 Nov 2018 17:05:10 -0800 (PST)
X-Google-Smtp-Source: AJdET5d9YxBBD+sqwISNUCgWfhNqg0UMTMeg5pGhoqJz5aTUkS+V5xicmDuv6OSBYRrbpQYhUNbg
X-Received: by 2002:a62:7a8b:: with SMTP id v133mr4665503pfc.159.1542762310559;
        Tue, 20 Nov 2018 17:05:10 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542762310; cv=none;
        d=google.com; s=arc-20160816;
        b=ns/MRZYerBaUbMODGTSor5yA8dBgzq6EWmN7DBWWLB73B/kP33/yGY7N0sM5+oxpwi
         P5P9pCPC0KLVE6SQSc+3i3dulmAx2DSYYNceOcHp7qtNlwTVCfo2tuRg3GgEsqjWB2+h
         IaWF1OresYVYWqu96wXbiuG/3RvnleSX3RyxjU07Cg5LJTC1jdo3XPPkBSOB7kqgeBu/
         krY8UvfH5Zjc0kWsGtjNKKdXuor1jhjVP+oloUGuHxYT7dw51YPpIKB8FnLBiETX/WEo
         I4NV87NbVNuoDxkc0JhEIMNUuN/7lUJ3BWUyNtBw+hdYzO24c+UAlXLBgnQxtp2RuKwQ
         67Uw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:date:subject:user-agent:message-id
         :references:cc:in-reply-to:from:to:content-transfer-encoding
         :mime-version:dkim-signature;
        bh=SueHlyFVJ++hnnTVh5859U557Ripqy3MhgFlrhxUUYA=;
        b=ELoomia30gdrW0MmLALFljwtsTjdn/ybYtDXdfxGF3B06iYrVwen25apSliOkkPXAn
         KjezncZZWOtyhbXc4gPwFE1H6tTsM35keBzP1QA4vG+p3XpuhVIiYnQD5JzAVIs25EZw
         s6ivez1xGSJWljYevwuuG8FmoAoVjpx0MEgb9UVPHwErHvlkRwy3LzG7Nncxa+hpwlI0
         s0VaT3xtY+lP4p7X2hzivQS3RIqLEbqA1OQtHX6O/4nstrIHZUU+JwvUZ4WEqtuegmLX
         7SPJ6j5AcJVFXZ/BUGMf3m5MqxrEKXyTRWUhQETsOKSDn/kjr/veXj0W7QhmDJpAK/20
         enZA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@chromium.org header.s=google header.b=AkYL1Ovc;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id u5si29855753pgr.316.2018.11.20.17.04.56;
        Tue, 20 Nov 2018 17:05:10 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726250AbeKULbf (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Wed, 21 Nov 2018 06:31:35 -0500
Received: from mail-pl1-f196.google.com ([209.85.214.196]:43980 "EHLO
        mail-pl1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726135AbeKULbe (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 06:31:34 -0500
Received: by mail-pl1-f196.google.com with SMTP id gn14so2843011plb.10
        for <linux-kernel@vger.kernel.org>; Tue, 20 Nov 2018 16:59:32 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=mime-version:content-transfer-encoding:to:from:in-reply-to:cc
         :references:message-id:user-agent:subject:date;
        bh=SueHlyFVJ++hnnTVh5859U557Ripqy3MhgFlrhxUUYA=;
        b=AkYL1OvcwZEYBD3RS/eLKcI1v2r01wNaA7DCNa3NAdcxyYFAo71iLyVnaOOmLFt1ZX
         LMoM8faRrrHvFCypGD1u10n6E/wO6KusHB4B3RIjgnINYqPWVYzwDDHRAu9AGgmFtBie
         qliw/sUg+ka3lcaSuBcJI1/baArYkJVA3UH8U=
X-Received: by 2002:a17:902:45:: with SMTP id 63mr4394917pla.272.1542761972434;
        Tue, 20 Nov 2018 16:59:32 -0800 (PST)
Received: from localhost ([2620:15c:202:1:fed3:9637:a13a:6c15])
        by smtp.gmail.com with ESMTPSA id w5sm13709880pfn.89.2018.11.20.16.59.31
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Tue, 20 Nov 2018 16:59:31 -0800 (PST)
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
To: Matthias Kaehlcke <mka@chromium.org>,
        Taniya Das <tdas@codeaurora.org>
From: Stephen Boyd <swboyd@chromium.org>
In-Reply-To: <20181116002337.GP22824@google.com>
Cc: "Rafael J. Wysocki" <rjw@rjwysocki.net>,
        Viresh Kumar <viresh.kumar@linaro.org>,
        linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
        Rajendra Nayak <rnayak@codeaurora.org>,
        devicetree@vger.kernel.org, robh@kernel.org,
        skannan@codeaurora.org, linux-arm-msm@vger.kernel.org,
        amit.kucheria@linaro.org, evgreen@google.com
References: <1539257761-23023-1-git-send-email-tdas@codeaurora.org>
 <1539257761-23023-3-git-send-email-tdas@codeaurora.org>
 <153981915373.5275.15971019914218464179@swboyd.mtv.corp.google.com>
 <0c51a12e-38d3-2df5-4f5f-6a687727e9bf@codeaurora.org>
 <154130523254.88331.12609105382114756048@swboyd.mtv.corp.google.com>
 <3aa7b871-9cf9-9626-11fe-b9aa6009b477@codeaurora.org>
 <20181116002337.GP22824@google.com>
Message-ID: <154276197062.88331.8324696168748324451@swboyd.mtv.corp.google.com>
User-Agent: alot/0.7
Subject: Re: [PATCH 2/2] cpufreq: qcom-hw: Add support for QCOM cpufreq HW driver
Date: Tue, 20 Nov 2018 16:59:30 -0800
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBXOUVIr_RbeptgAA--.2261S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCFW5Cw13KFWkAFW3Xr4Dtwb_yoWrXFyDpF
	Z7Kay5tr4DJFnrArnFyF48GF9Yyr1IyF4UWr1rGryUZr90yFn3XF48tFW5CF95GrnYyr12
	vr4Yq34xuFyYya7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6w4lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1j6r1xMxvI42IY6x
	IIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF0xvE
	x4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c
	8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j
	6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64
	vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxUHBMN
	DUUUU

Quoting Matthias Kaehlcke (2018-11-15 16:23:37)
> On Sun, Nov 11, 2018 at 06:12:29PM +0530, Taniya Das wrote:
> > On 11/4/2018 9:50 AM, Stephen Boyd wrote:
> > > Quoting Taniya Das (2018-11-02 20:06:00)
> > > > On 10/18/2018 5:02 AM, Stephen Boyd wrote:
> > > > > Quoting Taniya Das (2018-10-11 04:36:01)
> > > > > > --- a/drivers/cpufreq/Kconfig.arm
> > > > > > +++ b/drivers/cpufreq/Kconfig.arm
> > > > > > @@ -121,6 +121,17 @@ config ARM_QCOM_CPUFREQ_KRYO
> > > > > > =

> > > > > >             If in doubt, say N.
> > > > > > =

> > > > > > +config ARM_QCOM_CPUFREQ_HW
> > > > > > +       bool "QCOM CPUFreq HW driver"
> > > > > =

> > > > > Is there any reason this can't be a module?
> > > > > =

> > > > =

> > > > We do not have any use cases where we need to support it as module.
> > > =

> > > Ok, so it could easily be tristate then? Why not allow it?
> > > =

> > =

> > I have checked other vendors CPUfreq drivers and those too support only
> > "bool".
> =

> That's not entirely correct. Most drivers in Kconfig are 'tristate'
> and about 50% of those in KConfig.arm are. I'd say make it 'tristate'
> unless there are good reasons not to do so.

Yes, please make tristate.

> =

> > > > > > diff --git a/drivers/cpufreq/qcom-cpufreq-hw.c b/drivers/cpufre=
q/qcom-cpufreq-hw.c
> > > > > > new file mode 100644
> > > > > > index 0000000..fe1c264
> > > > > > --- /dev/null
> > > > > > +++ b/drivers/cpufreq/qcom-cpufreq-hw.c
> > > > > > @@ -0,0 +1,354 @@
> > > > > > +// SPDX-License-Identifier: GPL-2.0
> > > > > > +/*
> > > > > > + * Copyright (c) 2018, The Linux Foundation. All rights reserv=
ed.
> > > > > > + */
> > > [...]
> > > > > > +
> > > > > > +static const u16 cpufreq_qcom_std_offsets[REG_ARRAY_SIZE] =3D {
> > > > > =

> > > > > Is this going to change in the future?
> > > > > =

> > > > =

> > > > Yes, they could change and that was the reason to introduce the off=
sets.
> > > > This was discussed earlier too with Sudeep and was to add them.
> > > > =

> > > > > > +       [REG_ENABLE]            =3D 0x0,
> > > =

> > > This is only used once? Maybe it could be removed.
> > > =

> > > > > > +       [REG_LUT_TABLE]         =3D 0x110,
> > > =

> > > And this is only used during probe to figure out the supported
> > > frequencies. So we definitely don't need to store around the registers
> > > after probe in an array of iomem pointers. The only one that we need
> > > after probe is the one below.
> > > =

> > > > > > +       [REG_PERF_STATE]        =3D 0x920,
> > > > > > +};
> > > > > > +
> > =

> > As these address offsets could change, so I am of the opinion to leave =
them
> > as it is.
> =

> As of now there is only one set of offsets. Let's just keep the code
> simple while this is the case and address different offsets when it is
> actually needed, as suggested by Stephen and Sudeep.

Yes, please simplify by getting rid of this and not storing anything in
the struct that's only used during probe.

> =

> > > =

> > > With fast switching we can avoid incurring any extra instructions, so
> > > please make another iomem pointer in the cpufreq_qcom struct just for
> > > writing the index or if possible, just pass the iomem pointer that
> > > points to the REG_PERF_STATE as the policy->driver_data variable here.
> > > Then we have the address in hand without any extra load. If my
> > > understanding is correct, we don't need to keep around anything besid=
es
> > > this register address anyway so we should be able to just load it and
> > > write it immediately.
> > > =

> > =

> > The c->reg_bases[] is just an index to the updated bases addresses. I a=
m not
> > clear as to why it would incur an extra instruction.
> > =

> > The below code would already take care of it.
> > =

> > +     for (i =3D REG_ENABLE; i < REG_ARRAY_SIZE; i++)
> > +             c->reg_bases[i] =3D base + offsets[i];
> > +
> =

> From a performance point of view using a direct iomem pointer
> seems like a micro-optimization that probably doesn't have a
> measurable impact. However I think the code shouldn't be more complex
> than necessary, and at this point the indirection isn't needed.
> =


Yes it's a micro-optimization for sure, in the task switching path so it
may actually be useful. Either way, I think we can greatly simplify by
just having the iomem pointer be the only pointer that is stored in the
policy driver_data.
