Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o J:/Courses/ECEN_320/Lab 8/lab8/rx_top_isim_beh.exe -prj J:/Courses/ECEN_320/Lab 8/lab8/rx_top_beh.prj work.rx_top 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "J:/Courses/ECEN_320/Lab 8/lab8/seven_segment_control.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab 8/lab8/rx.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab 8/lab8/rx_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture archie of entity rx [\rx(50000000,19200)\]
Compiling architecture behavioral of entity seven_segment_control [\seven_segment_control(15)\]
Compiling architecture behavioral of entity rx_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable J:/Courses/ECEN_320/Lab 8/lab8/rx_top_isim_beh.exe
Fuse Memory Usage: 35992 KB
Fuse CPU Usage: 639 ms
