Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 12:52:32 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Hour/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Min/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Sec/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.676        0.000                      0                  248        0.141        0.000                      0                  248        4.500        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.676        0.000                      0                  248        0.141        0.000                      0                  248        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.510ns (28.721%)  route 3.747ns (71.279%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y20         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.907     6.509    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.633 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.731     7.364    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.488 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=4, routed)           0.827     8.315    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.117     8.432 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6/O
                         net (fo=4, routed)           0.599     9.031    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.341     9.372 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]_i_2__1/O
                         net (fo=1, routed)           0.684    10.056    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]_i_2__1_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I1_O)        0.348    10.404 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000    10.404    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[2]
    SLICE_X54Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.437    14.778    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X54Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y23         FDCE (Setup_fdce_C_D)        0.077    15.080    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.529ns (30.032%)  route 3.562ns (69.968%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y20         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.907     6.509    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.633 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.731     7.364    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=4, routed)           0.827     8.315    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.117     8.432 f  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6/O
                         net (fo=4, routed)           0.831     9.263    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6_n_0
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.376     9.639 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_3__3/O
                         net (fo=1, routed)           0.267     9.905    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_3__3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.332    10.237 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_1__2/O
                         net (fo=1, routed)           0.000    10.237    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]
    SLICE_X55Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.437    14.778    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X55Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.031    15.034    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.293ns (25.749%)  route 3.729ns (74.251%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y20         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.907     6.509    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.633 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.731     7.364    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=4, routed)           0.827     8.315    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.117     8.432 f  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6/O
                         net (fo=4, routed)           0.831     9.263    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6_n_0
    SLICE_X55Y23         LUT2 (Prop_lut2_I1_O)        0.348     9.611 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_3/O
                         net (fo=1, routed)           0.433    10.044    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.168 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000    10.168    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]
    SLICE_X55Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.437    14.778    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X55Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_D)        0.029    15.032    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.076ns (21.828%)  route 3.853ns (78.172%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y20         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.907     6.509    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.633 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.731     7.364    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.488 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=4, routed)           0.827     8.315    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.439 f  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_4/O
                         net (fo=4, routed)           0.709     9.148    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.272 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.680     9.952    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_3__0_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.076 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.076    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__1_n_0
    SLICE_X56Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.439    14.780    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y22         FDCE (Setup_fdce_C_D)        0.077    15.082    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.102ns (22.238%)  route 3.853ns (77.761%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y20         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.907     6.509    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.633 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.731     7.364    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.488 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=4, routed)           0.827     8.315    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.439 f  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_4/O
                         net (fo=4, routed)           0.709     9.148    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.124     9.272 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_3__0/O
                         net (fo=2, routed)           0.680     9.952    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_3__0_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.150    10.102 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.102    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_1__1_n_0
    SLICE_X56Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.439    14.780    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X56Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y22         FDCE (Setup_fdce_C_D)        0.118    15.123    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.293ns (27.064%)  route 3.485ns (72.936%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y20         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.907     6.509    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.633 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.731     7.364    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.488 f  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=4, routed)           0.827     8.315    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.117     8.432 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6/O
                         net (fo=4, routed)           0.599     9.031    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_6_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.348     9.379 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.421     9.800    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_4__0_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.924 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_1__6/O
                         net (fo=1, routed)           0.000     9.924    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]
    SLICE_X56Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.438    14.779    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X56Y23         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Setup_fdce_C_D)        0.077    15.081    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.076ns (23.473%)  route 3.508ns (76.527%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X63Y20         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]/Q
                         net (fo=10, routed)          0.907     6.509    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.633 f  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[3]_i_5__0/O
                         net (fo=2, routed)           0.731     7.364    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_2/O
                         net (fo=4, routed)           0.827     8.315    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.439 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_4/O
                         net (fo=4, routed)           0.445     8.884    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[2]_1
    SLICE_X57Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.008 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_2__0/O
                         net (fo=4, routed)           0.599     9.606    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.730 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.730    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[0]_i_1_n_0
    SLICE_X58Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X58Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.031    15.101    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.053ns (25.934%)  route 3.007ns (74.066%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X64Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.478     5.624 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.774     6.399    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[3]
    SLICE_X63Y19         LUT4 (Prop_lut4_I2_O)        0.295     6.694 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.453     7.146    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.270 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.253     8.524    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.156     8.680 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.527     9.207    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.441    14.782    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDCE (Setup_fdce_C_CE)      -0.400    14.607    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.053ns (25.934%)  route 3.007ns (74.066%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X64Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.478     5.624 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.774     6.399    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[3]
    SLICE_X63Y19         LUT4 (Prop_lut4_I2_O)        0.295     6.694 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.453     7.146    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.270 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.253     8.524    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.156     8.680 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.527     9.207    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.441    14.782    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDCE (Setup_fdce_C_CE)      -0.400    14.607    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.053ns (25.934%)  route 3.007ns (74.066%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.625     5.146    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X64Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.478     5.624 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.774     6.399    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[3]
    SLICE_X63Y19         LUT4 (Prop_lut4_I2_O)        0.295     6.694 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.453     7.146    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.270 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           1.253     8.524    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.156     8.680 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.527     9.207    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/E[0]
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.441    14.782    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDCE (Setup_fdce_C_CE)      -0.400    14.607    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[1]/Q
                         net (fo=6, routed)           0.089     1.672    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[1]
    SLICE_X56Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.717 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.717    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[4]_i_1__0_n_0
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.825     1.952    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.121     1.575    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.123     1.705    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I2_O)        0.048     1.753 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[3]_i_1__0_n_0
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.825     1.952    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.131     1.585    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X57Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.123     1.705    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[0]
    SLICE_X56Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.750 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.750    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[2]_i_1__1_n_0
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.825     1.952    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.574    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.469    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X64Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.148     1.617 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.088     1.706    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[3]
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.098     1.804 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.855     1.982    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X64Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.121     1.590    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.585     1.468    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X59Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/Q
                         net (fo=7, routed)           0.132     1.741    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[2]
    SLICE_X58Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.786    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[5]_i_2_n_0
    SLICE_X58Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     1.980    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X58Y20         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.091     1.572    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.477%)  route 0.155ns (45.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.587     1.470    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X62Y19         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/Q
                         net (fo=8, routed)           0.155     1.767    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[4]
    SLICE_X63Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     1.812    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2__0_n_0
    SLICE_X63Y19         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     1.983    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X63Y19         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.092     1.575    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.467    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X59Y21         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.155     1.763    U_Watch/U_watch_DP/U_Count_sec0/Q[0]
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.808 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.808    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]
    SLICE_X58Y21         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.852     1.979    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X58Y21         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.091     1.571    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.080%)  route 0.115ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[3]/Q
                         net (fo=5, routed)           0.115     1.704    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/Q[3]
    SLICE_X56Y21         LUT6 (Prop_lut6_I4_O)        0.098     1.802 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.802    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg[5]_i_2__0_n_0
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.825     1.952    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/CLK
    SLICE_X56Y21         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.121     1.562    U_Stopwatch/U_Stopwatch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_CU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_CU/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.897%)  route 0.147ns (44.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.582     1.465    U_Watch/U_watch_CU/CLK
    SLICE_X59Y23         FDCE                                         r  U_Watch/U_watch_CU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_Watch/U_watch_CU/state_reg[1]/Q
                         net (fo=11, routed)          0.147     1.753    U_Watch/U_watch_CU/state[1]
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  U_Watch/U_watch_CU/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_Watch/U_watch_CU/state[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  U_Watch/U_watch_CU/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.849     1.976    U_Watch/U_watch_CU/CLK
    SLICE_X59Y23         FDCE                                         r  U_Watch/U_watch_CU/state_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y23         FDCE (Hold_fdce_C_D)         0.091     1.556    U_Watch/U_watch_CU/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.651%)  route 0.173ns (45.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.469    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y19         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=9, routed)           0.173     1.807    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[0]
    SLICE_X62Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.852    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[4]_i_1__6_n_0
    SLICE_X62Y19         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.856     1.983    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X62Y19         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.091     1.596    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y16   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_RUN_STOP/counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_Stopwatch/U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   U_Watch/U_BTN_Debounce_Hour/r_1khz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   U_Watch/U_BTN_Debounce_Min/counter_reg[1]/C



