PPA Report for clock_gated_priority_comp.v (Module: clock_gated_priority_comp)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 4
IO Count: 14
Cell Count: 51

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 248.25 MHz
Reg-to-Reg Critical Path Delay: 2.431 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
