<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CE USART: DSI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CE USART
   </div>
   <div id="projectbrief">USART Driver for the CE course</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DSI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DSI Controller.  
 <a href="struct_d_s_i___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6349b3f5bd84a9d19d3de5b8c36ce900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6349b3f5bd84a9d19d3de5b8c36ce900">VR</a></td></tr>
<tr class="separator:a6349b3f5bd84a9d19d3de5b8c36ce900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa70d8b857aa2b3fb2b1767eb2b82e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5aa70d8b857aa2b3fb2b1767eb2b82e0">LVCIDR</a></td></tr>
<tr class="separator:a5aa70d8b857aa2b3fb2b1767eb2b82e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec8c4fe22023eb8df6fb9069b9204a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#adec8c4fe22023eb8df6fb9069b9204a5">LCOLCR</a></td></tr>
<tr class="separator:adec8c4fe22023eb8df6fb9069b9204a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88f7acf487a73acd763e8478ac58e7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa88f7acf487a73acd763e8478ac58e7c">LPCR</a></td></tr>
<tr class="separator:aa88f7acf487a73acd763e8478ac58e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eabfe197dd4e367c4817b64fc8a207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ad7eabfe197dd4e367c4817b64fc8a207">LPMCR</a></td></tr>
<tr class="separator:ad7eabfe197dd4e367c4817b64fc8a207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a51afd3eec34b9f5806b754eb0101a1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5a51afd3eec34b9f5806b754eb0101a1">RESERVED0</a> [4]</td></tr>
<tr class="separator:a5a51afd3eec34b9f5806b754eb0101a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6091bd215b74df162dd3bc51621c63ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6091bd215b74df162dd3bc51621c63ca">PCR</a></td></tr>
<tr class="separator:a6091bd215b74df162dd3bc51621c63ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af90ed872fae7ae9c9137fd3dc0c603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6af90ed872fae7ae9c9137fd3dc0c603">GVCIDR</a></td></tr>
<tr class="separator:a6af90ed872fae7ae9c9137fd3dc0c603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5e9f6d7b4cd70ea6bbe007a0c80cc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">VMCR</a></td></tr>
<tr class="separator:a1f5e9f6d7b4cd70ea6bbe007a0c80cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf10f676fb04e2f4ef0ee2f6ee8dcdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#abcf10f676fb04e2f4ef0ee2f6ee8dcdd">VPCR</a></td></tr>
<tr class="separator:abcf10f676fb04e2f4ef0ee2f6ee8dcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697344e75543c71d76b265916e4cffba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a697344e75543c71d76b265916e4cffba">VCCR</a></td></tr>
<tr class="separator:a697344e75543c71d76b265916e4cffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5764e1f1815411d35a474f01066f196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ac5764e1f1815411d35a474f01066f196">VNPCR</a></td></tr>
<tr class="separator:ac5764e1f1815411d35a474f01066f196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8acb521d329627ad33515b7916b4103e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a8acb521d329627ad33515b7916b4103e">VHSACR</a></td></tr>
<tr class="separator:a8acb521d329627ad33515b7916b4103e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9fe674d72b1ec0d31697106b58b8b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#afb9fe674d72b1ec0d31697106b58b8b7">VHBPCR</a></td></tr>
<tr class="separator:afb9fe674d72b1ec0d31697106b58b8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2705ad75dd72e009b8df3400b8819426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a2705ad75dd72e009b8df3400b8819426">VLCR</a></td></tr>
<tr class="separator:a2705ad75dd72e009b8df3400b8819426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c20992c8f20f040628e8dd16b67b399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a0c20992c8f20f040628e8dd16b67b399">VVSACR</a></td></tr>
<tr class="separator:a0c20992c8f20f040628e8dd16b67b399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade15b1e2ed1957d5c8e24adca1509169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ade15b1e2ed1957d5c8e24adca1509169">VVBPCR</a></td></tr>
<tr class="separator:ade15b1e2ed1957d5c8e24adca1509169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fc5f60a3c37d104411a90628bc75c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a27fc5f60a3c37d104411a90628bc75c3">VVFPCR</a></td></tr>
<tr class="separator:a27fc5f60a3c37d104411a90628bc75c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85636f59d822a5efe0b0b4c3ac7d5f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa85636f59d822a5efe0b0b4c3ac7d5f4">VVACR</a></td></tr>
<tr class="separator:aa85636f59d822a5efe0b0b4c3ac7d5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45337ccbf651d195c2c113b91c0abb30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a45337ccbf651d195c2c113b91c0abb30">LCCR</a></td></tr>
<tr class="separator:a45337ccbf651d195c2c113b91c0abb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28425c08d0f99dc282950144e02c084e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a28425c08d0f99dc282950144e02c084e">CMCR</a></td></tr>
<tr class="separator:a28425c08d0f99dc282950144e02c084e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3607a56076e3621468a0f89c1551e99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa3607a56076e3621468a0f89c1551e99">GHCR</a></td></tr>
<tr class="separator:aa3607a56076e3621468a0f89c1551e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed572f0779c735318463aa01dca3322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a8ed572f0779c735318463aa01dca3322">GPDR</a></td></tr>
<tr class="separator:a8ed572f0779c735318463aa01dca3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d17a2648bfc75d9ce470ddcb97f8ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ad1d17a2648bfc75d9ce470ddcb97f8ff">GPSR</a></td></tr>
<tr class="separator:ad1d17a2648bfc75d9ce470ddcb97f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af739b272242d2b13e67f53ddb908ff97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#af739b272242d2b13e67f53ddb908ff97">TCCR</a> [6]</td></tr>
<tr class="separator:af739b272242d2b13e67f53ddb908ff97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac689816b67ce3d5a6ef496bd97c57eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">TDCR</a></td></tr>
<tr class="separator:ac689816b67ce3d5a6ef496bd97c57eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee3caa69ce871e68d1ca66a8640a9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a8ee3caa69ce871e68d1ca66a8640a9a9">CLCR</a></td></tr>
<tr class="separator:a8ee3caa69ce871e68d1ca66a8640a9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46f5a0bfdbaa03ce98672c3fa65730d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ae46f5a0bfdbaa03ce98672c3fa65730d">CLTCR</a></td></tr>
<tr class="separator:ae46f5a0bfdbaa03ce98672c3fa65730d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5694635b72d5bf5ef25023070492b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#abb5694635b72d5bf5ef25023070492b3">DLTCR</a></td></tr>
<tr class="separator:abb5694635b72d5bf5ef25023070492b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb818b16506f04ab31cd6ba46dad854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5cb818b16506f04ab31cd6ba46dad854">PCTLR</a></td></tr>
<tr class="separator:a5cb818b16506f04ab31cd6ba46dad854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3d7b0505944ec6cd0657f122cbc40e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a3b3d7b0505944ec6cd0657f122cbc40e">PCONFR</a></td></tr>
<tr class="separator:a3b3d7b0505944ec6cd0657f122cbc40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6455dee3c68bd18ad586ebd7e88de1c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a6455dee3c68bd18ad586ebd7e88de1c7">PUCR</a></td></tr>
<tr class="separator:a6455dee3c68bd18ad586ebd7e88de1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c44fbc278fa4361c9f06ce86cd0236b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a3c44fbc278fa4361c9f06ce86cd0236b">PTTCR</a></td></tr>
<tr class="separator:a3c44fbc278fa4361c9f06ce86cd0236b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909d70d4d88dd6731a07b76a21c8214b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a909d70d4d88dd6731a07b76a21c8214b">PSR</a></td></tr>
<tr class="separator:a909d70d4d88dd6731a07b76a21c8214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c50f8698052818ea3024b4b52d65886"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a3c50f8698052818ea3024b4b52d65886">RESERVED1</a> [2]</td></tr>
<tr class="separator:a3c50f8698052818ea3024b4b52d65886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973944212869adb4c6fb039a0a16c039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a973944212869adb4c6fb039a0a16c039">ISR</a> [2]</td></tr>
<tr class="separator:a973944212869adb4c6fb039a0a16c039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eaca686abd3c27a85bd13346cb70163"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a1eaca686abd3c27a85bd13346cb70163">IER</a> [2]</td></tr>
<tr class="separator:a1eaca686abd3c27a85bd13346cb70163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084078d9f3cece4b4ad554e2c700919f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a084078d9f3cece4b4ad554e2c700919f">RESERVED2</a> [3]</td></tr>
<tr class="separator:a084078d9f3cece4b4ad554e2c700919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056bece8ebbb0b4022d6166f59698ca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a056bece8ebbb0b4022d6166f59698ca2">FIR</a> [2]</td></tr>
<tr class="separator:a056bece8ebbb0b4022d6166f59698ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5cc398041224f38803ecf5b544943f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a8c5cc398041224f38803ecf5b544943f">RESERVED3</a> [8]</td></tr>
<tr class="separator:a8c5cc398041224f38803ecf5b544943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac698c8f34ec80f0a5f737a662c25b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a8ac698c8f34ec80f0a5f737a662c25b1">VSCR</a></td></tr>
<tr class="separator:a8ac698c8f34ec80f0a5f737a662c25b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47f7f00aca237787f484db0558735a4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ab47f7f00aca237787f484db0558735a4">RESERVED4</a> [2]</td></tr>
<tr class="separator:ab47f7f00aca237787f484db0558735a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4f4e7fc1c188af585a23889a95aeff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ade4f4e7fc1c188af585a23889a95aeff">LCVCIDR</a></td></tr>
<tr class="separator:ade4f4e7fc1c188af585a23889a95aeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba277f1cd31da079d07a3ad1d6775b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aba277f1cd31da079d07a3ad1d6775b54">LCCCR</a></td></tr>
<tr class="separator:aba277f1cd31da079d07a3ad1d6775b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="separator:adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0779b0195249d52afca2ac232e400d89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a0779b0195249d52afca2ac232e400d89">LPMCCR</a></td></tr>
<tr class="separator:a0779b0195249d52afca2ac232e400d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6d0bcdc24876b7f73fdbb2ed4f8ba8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a9f6d0bcdc24876b7f73fdbb2ed4f8ba8">RESERVED6</a> [7]</td></tr>
<tr class="separator:a9f6d0bcdc24876b7f73fdbb2ed4f8ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17bfd107d8f1cc3648f028ee2d1f8a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ad17bfd107d8f1cc3648f028ee2d1f8a7">VMCCR</a></td></tr>
<tr class="separator:ad17bfd107d8f1cc3648f028ee2d1f8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4720f16225bc17b3dba7d8caf773807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ab4720f16225bc17b3dba7d8caf773807">VPCCR</a></td></tr>
<tr class="separator:ab4720f16225bc17b3dba7d8caf773807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfde0e1ba08eb3f49d56be82f70279d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a3dfde0e1ba08eb3f49d56be82f70279d">VCCCR</a></td></tr>
<tr class="separator:a3dfde0e1ba08eb3f49d56be82f70279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494e0b2abf2c5a06dab01d08c65af55a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a494e0b2abf2c5a06dab01d08c65af55a">VNPCCR</a></td></tr>
<tr class="separator:a494e0b2abf2c5a06dab01d08c65af55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d476d7df8ef8e87d3da38a031567dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a66d476d7df8ef8e87d3da38a031567dd">VHSACCR</a></td></tr>
<tr class="separator:a66d476d7df8ef8e87d3da38a031567dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b33578fd6aff98f4435bc3685b49939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a1b33578fd6aff98f4435bc3685b49939">VHBPCCR</a></td></tr>
<tr class="separator:a1b33578fd6aff98f4435bc3685b49939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205dca2d71dc6f893f9c4f22d28cba9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a205dca2d71dc6f893f9c4f22d28cba9d">VLCCR</a></td></tr>
<tr class="separator:a205dca2d71dc6f893f9c4f22d28cba9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60126856ac70dc332b9859a415b2f06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ae60126856ac70dc332b9859a415b2f06">VVSACCR</a></td></tr>
<tr class="separator:ae60126856ac70dc332b9859a415b2f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0baa0eb0c246bbabfd63047936e1c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#aa0baa0eb0c246bbabfd63047936e1c19">VVBPCCR</a></td></tr>
<tr class="separator:aa0baa0eb0c246bbabfd63047936e1c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1999e8c3a7bb04ff76c6b796a276de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a1e1999e8c3a7bb04ff76c6b796a276de">VVFPCCR</a></td></tr>
<tr class="separator:a1e1999e8c3a7bb04ff76c6b796a276de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce471d524b62bb455983e94114996d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a3ce471d524b62bb455983e94114996d0">VVACCR</a></td></tr>
<tr class="separator:a3ce471d524b62bb455983e94114996d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f9e802040136e73422d91195ea8690"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ac2f9e802040136e73422d91195ea8690">RESERVED7</a> [11]</td></tr>
<tr class="separator:ac2f9e802040136e73422d91195ea8690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c15f63e6eeeb8cae9403c81ed5419f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a18c15f63e6eeeb8cae9403c81ed5419f">TDCCR</a></td></tr>
<tr class="separator:a18c15f63e6eeeb8cae9403c81ed5419f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5091c517c0810731699b5c312a5e8475"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5091c517c0810731699b5c312a5e8475">RESERVED8</a> [155]</td></tr>
<tr class="separator:a5091c517c0810731699b5c312a5e8475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f09c62b1fbeff179ab435e0cd07a2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a2f09c62b1fbeff179ab435e0cd07a2ba">WCFGR</a></td></tr>
<tr class="separator:a2f09c62b1fbeff179ab435e0cd07a2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca8d4e372398db0e5045993ffa56b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a4ca8d4e372398db0e5045993ffa56b05">WCR</a></td></tr>
<tr class="separator:a4ca8d4e372398db0e5045993ffa56b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf251c3d39400d58da7eb5c8f8354160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#abf251c3d39400d58da7eb5c8f8354160">WIER</a></td></tr>
<tr class="separator:abf251c3d39400d58da7eb5c8f8354160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae1f4ac0e821b4d9f945e1b9d7aeccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5ae1f4ac0e821b4d9f945e1b9d7aeccc">WISR</a></td></tr>
<tr class="separator:a5ae1f4ac0e821b4d9f945e1b9d7aeccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72700b16163185c01a76b121f2a260d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a72700b16163185c01a76b121f2a260d4">WIFCR</a></td></tr>
<tr class="separator:a72700b16163185c01a76b121f2a260d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13e333411bfc7c44433b91f22091e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#af13e333411bfc7c44433b91f22091e49">WPCR</a> [5]</td></tr>
<tr class="separator:af13e333411bfc7c44433b91f22091e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a></td></tr>
<tr class="separator:a7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb6c6db929319dddfbb044e546f4d93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html#a5eb6c6db929319dddfbb044e546f4d93">WRPCR</a></td></tr>
<tr class="separator:a5eb6c6db929319dddfbb044e546f4d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DSI Controller. </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00426">426</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a5e1322e27c40bf91d172f9673f205c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI HOST Clock Control Register, Address offset: 0x08 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00430">430</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ee3caa69ce871e68d1ca66a8640a9a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Clock Lane Configuration Register, Address offset: 0x94 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00457">457</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae46f5a0bfdbaa03ce98672c3fa65730d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Clock Lane Timer Configuration Register, Address offset: 0x98 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00458">458</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28425c08d0f99dc282950144e02c084e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Command Mode Configuration Register, Address offset: 0x68 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00451">451</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Control Register, Address offset: 0x04 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00429">429</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb5694635b72d5bf5ef25023070492b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Data Lane Timer Configuration Register, Address offset: 0x9C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00459">459</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a056bece8ebbb0b4022d6166f59698ca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Force Interrupt Register, Address offset: 0xD8-0xDF </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00469">469</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3607a56076e3621468a0f89c1551e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GHCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Header Configuration Register, Address offset: 0x6C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00452">452</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ed572f0779c735318463aa01dca3322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Payload Data Register, Address offset: 0x70 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00453">453</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1d17a2648bfc75d9ce470ddcb97f8ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic Packet Status Register, Address offset: 0x74 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00454">454</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6af90ed872fae7ae9c9137fd3dc0c603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Generic VCID Register, Address offset: 0x30 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00437">437</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1eaca686abd3c27a85bd13346cb70163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Interrupt Enable Register, Address offset: 0xC4-0xCB </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00467">467</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a973944212869adb4c6fb039a0a16c039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Interrupt &amp; Status Register, Address offset: 0xBC-0xC3 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00466">466</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba277f1cd31da079d07a3ad1d6775b54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Current Color Coding Register, Address offset: 0x110 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00474">474</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45337ccbf651d195c2c113b91c0abb30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Command Configuration Register, Address offset: 0x64 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00450">450</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adec8c4fe22023eb8df6fb9069b9204a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCOLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Color Coding Register, Address offset: 0x10 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00432">432</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade4f4e7fc1c188af585a23889a95aeff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Current VCID Register, Address offset: 0x10C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00473">473</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa88f7acf487a73acd763e8478ac58e7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC Polarity Configuration Register, Address offset: 0x14 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00433">433</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0779b0195249d52afca2ac232e400d89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Low-power Mode Current Configuration Register, Address offset: 0x118 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00476">476</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7eabfe197dd4e367c4817b64fc8a207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Low-Power Mode Configuration Register, Address offset: 0x18 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00434">434</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5aa70d8b857aa2b3fb2b1767eb2b82e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LVCIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host LTDC VCID Register, Address offset: 0x0C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00431">431</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Mode Configuration Register, Address offset: 0x34 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00438">438</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b3d7b0505944ec6cd0657f122cbc40e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCONFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Configuration Register, Address offset: 0xA4 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00461">461</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6091bd215b74df162dd3bc51621c63ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Protocol Configuration Register, Address offset: 0x2C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00436">436</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5cb818b16506f04ab31cd6ba46dad854"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Control Register, Address offset: 0xA0 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00460">460</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a909d70d4d88dd6731a07b76a21c8214b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY Status Register, Address offset: 0xB0 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00464">464</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c44fbc278fa4361c9f06ce86cd0236b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY TX Triggers Configuration Register, Address offset: 0xAC </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00463">463</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6455dee3c68bd18ad586ebd7e88de1c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host PHY ULPS Control Register, Address offset: 0xA8 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00462">462</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a51afd3eec34b9f5806b754eb0101a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C - 0x2B </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00435">435</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c50f8698052818ea3024b4b52d65886"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xB4 - 0xBB </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00465">465</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c173f2fa5c4ef64aafebcccaebf05fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x42C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00499">499</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a084078d9f3cece4b4ad554e2c700919f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xD0 - 0xD7 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00468">468</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c5cc398041224f38803ecf5b544943f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xE0 - 0xFF </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00470">470</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab47f7f00aca237787f484db0558735a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x104 - 0x10B </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00472">472</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x114 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00475">475</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f6d0bcdc24876b7f73fdbb2ed4f8ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x11C - 0x137 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00477">477</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2f9e802040136e73422d91195ea8690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x164 - 0x18F </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00489">489</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5091c517c0810731699b5c312a5e8475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x194 - 0x3FF </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00491">491</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x414 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00497">497</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af739b272242d2b13e67f53ddb908ff97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Timeout Counter Configuration Register, Address offset: 0x78-0x8F </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00455">455</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18c15f63e6eeeb8cae9403c81ed5419f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host 3D Current Configuration Register, Address offset: 0x190 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00490">490</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac689816b67ce3d5a6ef496bd97c57eca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host 3D Configuration Register, Address offset: 0x90 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00456">456</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3dfde0e1ba08eb3f49d56be82f70279d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VCCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Chuncks Current Configuration Register, Address offset: 0x140 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00480">480</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a697344e75543c71d76b265916e4cffba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Chunks Configuration Register, Address offset: 0x40 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00441">441</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b33578fd6aff98f4435bc3685b49939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHBPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HBP Current Configuration Register, Address offset: 0x14C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00483">483</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb9fe674d72b1ec0d31697106b58b8b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HBP Configuration Register, Address offset: 0x4C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00444">444</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a66d476d7df8ef8e87d3da38a031567dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHSACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HSA Current Configuration Register, Address offset: 0x148 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00482">482</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8acb521d329627ad33515b7916b4103e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video HSA Configuration Register, Address offset: 0x48 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00443">443</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a205dca2d71dc6f893f9c4f22d28cba9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VLCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Line Current Configuration Register, Address offset: 0x150 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00484">484</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2705ad75dd72e009b8df3400b8819426"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Line Configuration Register, Address offset: 0x50 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00445">445</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad17bfd107d8f1cc3648f028ee2d1f8a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Mode Current Configuration Register, Address offset: 0x138 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00478">478</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f5e9f6d7b4cd70ea6bbe007a0c80cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Mode Configuration Register, Address offset: 0x38 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00439">439</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a494e0b2abf2c5a06dab01d08c65af55a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VNPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Null Packet Current Configuration Register, Address offset: 0x144 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00481">481</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5764e1f1815411d35a474f01066f196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VNPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Null Packet Configuration Register, Address offset: 0x44 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00442">442</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4720f16225bc17b3dba7d8caf773807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Packet Current Configuration Register, Address offset: 0x13C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00479">479</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abcf10f676fb04e2f4ef0ee2f6ee8dcdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Packet Configuration Register, Address offset: 0x3C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00440">440</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6349b3f5bd84a9d19d3de5b8c36ce900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Version Register, Address offset: 0x00 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00428">428</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ac698c8f34ec80f0a5f737a662c25b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video Shadow Control Register, Address offset: 0x100 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00471">471</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ce471d524b62bb455983e94114996d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VA Current Configuration Register, Address offset: 0x160 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00488">488</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa85636f59d822a5efe0b0b4c3ac7d5f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VA Configuration Register, Address offset: 0x60 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00449">449</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0baa0eb0c246bbabfd63047936e1c19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVBPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VBP Current Configuration Register, Address offset: 0x158 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00486">486</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade15b1e2ed1957d5c8e24adca1509169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VBP Configuration Register, Address offset: 0x58 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00447">447</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e1999e8c3a7bb04ff76c6b796a276de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVFPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VFP Current Configuration Register, Address offset: 0x15C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00487">487</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a27fc5f60a3c37d104411a90628bc75c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVFPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VFP Configuration Register, Address offset: 0x5C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00448">448</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae60126856ac70dc332b9859a415b2f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVSACCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VSA Current Configuration Register, Address offset: 0x154 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00485">485</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c20992c8f20f040628e8dd16b67b399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Host Video VSA Configuration Register, Address offset: 0x54 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00446">446</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f09c62b1fbeff179ab435e0cd07a2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Configuration Register, Address offset: 0x400 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00492">492</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ca8d4e372398db0e5045993ffa56b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Control Register, Address offset: 0x404 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00493">493</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf251c3d39400d58da7eb5c8f8354160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt Enable Register, Address offset: 0x408 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00494">494</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72700b16163185c01a76b121f2a260d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt Flag Clear Register, Address offset: 0x410 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00496">496</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ae1f4ac0e821b4d9f945e1b9d7aeccc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Interrupt and Status Register, Address offset: 0x40C </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00495">495</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af13e333411bfc7c44433b91f22091e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper PHY Configuration Register, Address offset: 0x418-0x42B </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00498">498</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5eb6c6db929319dddfbb044e546f4d93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSI Wrapper Regulator and PLL Control Register, Address offset: 0x430 </p>

<p>Definition at line <a class="el" href="stm32f469xx_8h_source.html#l00500">500</a> of file <a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>system/include/cmsis/device/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>system/include/cmsis/device/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
