<stg><name>convolve</name>


<trans_list>

<trans id="579" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="6" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="15" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="24" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="26" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="29" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %red_output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %green_output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %blue_output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %input_line_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %stripes_0, [3840 x i8]* %stripes_1, [3840 x i8]* %stripes_2, [3840 x i8]* %stripes_3, [3840 x i8]* %stripes_4, [3840 x i8]* %stripes_5, [1 x i8]* @p_str2, [12 x i8]* @p_str9, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:5  %iteration_load = load i32* @iteration, align 4

]]></Node>
<StgValue><ssdm name="iteration_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln87 = add nsw i32 1, %iteration_load

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  store i32 %add_ln87, i32* @iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_line_ready_V)

]]></Node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
:9  %row_indices_lower_0_s = load i8* @row_indices_lower_0, align 1

]]></Node>
<StgValue><ssdm name="row_indices_lower_0_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3">
<![CDATA[
:10  %row_indices_lower_1_s = load i3* @row_indices_lower_1, align 1

]]></Node>
<StgValue><ssdm name="row_indices_lower_1_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
:11  %row_indices_lower_2_s = load i8* @row_indices_lower_2, align 1

]]></Node>
<StgValue><ssdm name="row_indices_lower_2_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:12  %row_indices_upper_0_s = load i8* @row_indices_upper_0, align 1

]]></Node>
<StgValue><ssdm name="row_indices_upper_0_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
:13  %row_indices_upper_1_s = load i8* @row_indices_upper_1, align 1

]]></Node>
<StgValue><ssdm name="row_indices_upper_1_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3">
<![CDATA[
:14  %row_indices_upper_2_s = load i3* @row_indices_upper_2, align 1

]]></Node>
<StgValue><ssdm name="row_indices_upper_2_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="8">
<![CDATA[
:15  %trunc_ln124 = trunc i8 %row_indices_upper_0_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="8">
<![CDATA[
:16  %trunc_ln125 = trunc i8 %row_indices_upper_1_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="8">
<![CDATA[
:17  %trunc_ln148 = trunc i8 %row_indices_lower_0_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="8">
<![CDATA[
:18  %trunc_ln150 = trunc i8 %row_indices_lower_2_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i10 [ 0, %0 ], [ %i, %conv_square_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln94 = icmp eq i10 %i_0, -385

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 639, i64 639, i64 639)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln94, label %5, label %conv_square_begin

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_square_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
conv_square_begin:1  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_square_begin:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
conv_square_begin:3  br label %.preheader24.0

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %blue_output_V, i16 0)

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %green_output_V, i16 0)

]]></Node>
<StgValue><ssdm name="write_ln182"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %red_output_V, i16 0)

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln188 = add i3 %trunc_ln124, 2

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %icmp_ln188 = icmp ult i3 %add_ln188, -2

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %xor_ln188 = xor i3 %trunc_ln124, -4

]]></Node>
<StgValue><ssdm name="xor_ln188"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:6  %select_ln188 = select i1 %icmp_ln188, i3 %add_ln188, i3 %xor_ln188

]]></Node>
<StgValue><ssdm name="select_ln188"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="3">
<![CDATA[
:7  %zext_ln188 = zext i3 %select_ln188 to i8

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:8  store i8 %zext_ln188, i8* @row_indices_upper_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln189 = add i3 %trunc_ln148, 2

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %icmp_ln189 = icmp ult i3 %add_ln189, -2

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %xor_ln189 = xor i3 %trunc_ln148, -4

]]></Node>
<StgValue><ssdm name="xor_ln189"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:12  %select_ln189 = select i1 %icmp_ln189, i3 %add_ln189, i3 %xor_ln189

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="3">
<![CDATA[
:13  %zext_ln189 = zext i3 %select_ln189 to i8

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:14  store i8 %zext_ln189, i8* @row_indices_lower_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  %add_ln188_1 = add i3 %trunc_ln125, 2

]]></Node>
<StgValue><ssdm name="add_ln188_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16  %icmp_ln188_1 = icmp ult i3 %add_ln188_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %xor_ln188_1 = xor i3 %trunc_ln125, -4

]]></Node>
<StgValue><ssdm name="xor_ln188_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:18  %select_ln188_1 = select i1 %icmp_ln188_1, i3 %add_ln188_1, i3 %xor_ln188_1

]]></Node>
<StgValue><ssdm name="select_ln188_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="3">
<![CDATA[
:19  %zext_ln188_1 = zext i3 %select_ln188_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:20  store i8 %zext_ln188_1, i8* @row_indices_upper_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  %add_ln189_1 = add i3 %row_indices_lower_1_s, 2

]]></Node>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %icmp_ln189_1 = icmp ult i3 %add_ln189_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln189_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  %xor_ln189_1 = xor i3 %row_indices_lower_1_s, -4

]]></Node>
<StgValue><ssdm name="xor_ln189_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:24  %select_ln189_1 = select i1 %icmp_ln189_1, i3 %add_ln189_1, i3 %xor_ln189_1

]]></Node>
<StgValue><ssdm name="select_ln189_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:25  store i3 %select_ln189_1, i3* @row_indices_lower_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %add_ln188_2 = add i3 %row_indices_upper_2_s, 2

]]></Node>
<StgValue><ssdm name="add_ln188_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  %icmp_ln188_2 = icmp ult i3 %add_ln188_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:28  %xor_ln188_2 = xor i3 %row_indices_upper_2_s, -4

]]></Node>
<StgValue><ssdm name="xor_ln188_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:29  %select_ln188_2 = select i1 %icmp_ln188_2, i3 %add_ln188_2, i3 %xor_ln188_2

]]></Node>
<StgValue><ssdm name="select_ln188_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:30  store i3 %select_ln188_2, i3* @row_indices_upper_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  %add_ln189_2 = add i3 %trunc_ln150, 2

]]></Node>
<StgValue><ssdm name="add_ln189_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:32  %icmp_ln189_2 = icmp ult i3 %add_ln189_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln189_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  %xor_ln189_2 = xor i3 %trunc_ln150, -4

]]></Node>
<StgValue><ssdm name="xor_ln189_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:34  %select_ln189_2 = select i1 %icmp_ln189_2, i3 %add_ln189_2, i3 %xor_ln189_2

]]></Node>
<StgValue><ssdm name="select_ln189_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="3">
<![CDATA[
:35  %zext_ln189_1 = zext i3 %select_ln189_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:36  store i8 %zext_ln189_1, i8* @row_indices_lower_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:37  %tmp_7_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_line_ready_V)

]]></Node>
<StgValue><ssdm name="tmp_7_0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0">
<![CDATA[
:38  ret void

]]></Node>
<StgValue><ssdm name="ret_ln193"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader24.0:0  %indvar_flatten = phi i3 [ 0, %conv_square_begin ], [ %add_ln111_3, %conv_kernel_upper ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader24.0:2  %k_0_0 = phi i2 [ 0, %conv_square_begin ], [ %select_ln111_4, %conv_kernel_upper ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader24.0:6  %l2_0_0 = phi i2 [ 0, %conv_square_begin ], [ %add_ln121, %conv_kernel_upper ]

]]></Node>
<StgValue><ssdm name="l2_0_0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24.0:15  %icmp_ln111 = icmp eq i3 %indvar_flatten, -2

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24.0:16  %add_ln111_3 = add i3 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln111_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper:0  %add_ln111 = add i2 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper:3  %icmp_ln121 = icmp eq i2 %l2_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_kernel_upper:7  %select_ln111_3 = select i1 %icmp_ln121, i2 0, i2 %l2_0_0

]]></Node>
<StgValue><ssdm name="select_ln111_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_kernel_upper:8  %select_ln111_4 = select i1 %icmp_ln121, i2 %add_ln111, i2 %k_0_0

]]></Node>
<StgValue><ssdm name="select_ln111_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper:56  %add_ln121 = add i2 %select_ln111_3, 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="2">
<![CDATA[
conv_kernel_upper:9  %zext_ln111 = zext i2 %select_ln111_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="2">
<![CDATA[
conv_kernel_upper:11  %zext_ln121_1 = zext i2 %select_ln111_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="2">
<![CDATA[
conv_kernel_upper:15  %zext_ln124 = zext i2 %select_ln111_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:16  %kernels_0_0_addr = getelementptr [3 x i2]* @kernels_0_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="kernels_0_0_addr"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper:17  %kernels_0_0_load = load i2* %kernels_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_0_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper:19  %add_ln124 = add i11 %zext_ln121_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper:20  %add_ln124_1 = add i11 %zext_ln111, %add_ln124

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="11">
<![CDATA[
conv_kernel_upper:21  %zext_ln124_1 = zext i11 %add_ln124_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:22  %stripes_0_addr = getelementptr [3840 x i8]* %stripes_0, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="stripes_0_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:23  %stripes_1_addr = getelementptr [3840 x i8]* %stripes_1, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="stripes_1_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:24  %stripes_2_addr = getelementptr [3840 x i8]* %stripes_2, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="stripes_2_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:25  %stripes_3_addr = getelementptr [3840 x i8]* %stripes_3, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="stripes_3_addr"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:26  %stripes_4_addr = getelementptr [3840 x i8]* %stripes_4, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="stripes_4_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:27  %stripes_5_addr = getelementptr [3840 x i8]* %stripes_5, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="stripes_5_addr"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:28  %stripes_0_load = load i8* %stripes_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:29  %stripes_1_load = load i8* %stripes_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:30  %stripes_2_load = load i8* %stripes_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:31  %stripes_3_load = load i8* %stripes_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:32  %stripes_4_load = load i8* %stripes_4_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:33  %stripes_5_load = load i8* %stripes_5_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:39  %kernels_1_0_addr = getelementptr [3 x i2]* @kernels_1_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="kernels_1_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper:40  %kernels_1_0_load = load i2* %kernels_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_0_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper:47  %kernels_2_0_addr = getelementptr [3 x i2]* @kernels_2_0, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="kernels_2_0_addr"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper:48  %kernels_2_0_load = load i2* %kernels_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper:17  %kernels_0_0_load = load i2* %kernels_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_0_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:28  %stripes_0_load = load i8* %stripes_0_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:29  %stripes_1_load = load i8* %stripes_1_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:30  %stripes_2_load = load i8* %stripes_2_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:31  %stripes_3_load = load i8* %stripes_3_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:32  %stripes_4_load = load i8* %stripes_4_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper:33  %stripes_5_load = load i8* %stripes_5_addr, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper:34  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load, i8 %stripes_1_load, i8 %stripes_2_load, i8 %stripes_3_load, i8 %stripes_4_load, i8 %stripes_5_load, i3 %trunc_ln124)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper:40  %kernels_1_0_load = load i2* %kernels_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_0_load"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper:42  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load, i8 %stripes_1_load, i8 %stripes_2_load, i8 %stripes_3_load, i8 %stripes_4_load, i8 %stripes_5_load, i3 %trunc_ln125)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper:48  %kernels_2_0_load = load i2* %kernels_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_0_load"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper:50  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load, i8 %stripes_1_load, i8 %stripes_2_load, i8 %stripes_3_load, i8 %stripes_4_load, i8 %stripes_5_load, i3 %row_indices_upper_2_s)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader24.0:1  %channel_maxes_0_2_19 = phi i16 [ 0, %conv_square_begin ], [ %select_ln111_5, %conv_kernel_upper ]

]]></Node>
<StgValue><ssdm name="channel_maxes_0_2_19"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader24.0:3  %partial_sums_2_1 = phi i12 [ 0, %conv_square_begin ], [ %partial_sums_2, %conv_kernel_upper ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader24.0:4  %partial_sums_1_1_20 = phi i11 [ 0, %conv_square_begin ], [ %partial_sums_1, %conv_kernel_upper ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_1_20"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader24.0:5  %partial_sums_0_1 = phi i11 [ 0, %conv_square_begin ], [ %partial_sums_0, %conv_kernel_upper ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="11">
<![CDATA[
.preheader24.0:7  %sext_ln121 = sext i11 %partial_sums_1_1_20 to i13

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="11">
<![CDATA[
.preheader24.0:8  %zext_ln121 = zext i11 %partial_sums_0_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader24.0:9  %add_ln128 = add i12 %zext_ln121, %partial_sums_2_1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="12">
<![CDATA[
.preheader24.0:10  %sext_ln128 = sext i12 %add_ln128 to i13

]]></Node>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader24.0:11  %channel_maxes_0 = add i13 %sext_ln128, %sext_ln121

]]></Node>
<StgValue><ssdm name="channel_maxes_0"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="13">
<![CDATA[
.preheader24.0:12  %sext_ln128_1 = sext i13 %channel_maxes_0 to i16

]]></Node>
<StgValue><ssdm name="sext_ln128_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader24.0:13  %icmp_ln129 = icmp sgt i16 %sext_ln128_1, %channel_maxes_0_2_19

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader24.0:14  %channel_maxes_0_1 = select i1 %icmp_ln129, i16 %sext_ln128_1, i16 %channel_maxes_0_2_19

]]></Node>
<StgValue><ssdm name="channel_maxes_0_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24.0:17  br i1 %icmp_ln111, label %.preheader23.0.preheader, label %conv_kernel_upper

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_kernel_upper:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @L_conv_kernel_upper_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv_kernel_upper:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
conv_kernel_upper:4  %select_ln111 = select i1 %icmp_ln121, i12 0, i12 %partial_sums_2_1

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
conv_kernel_upper:5  %select_ln111_1 = select i1 %icmp_ln121, i11 0, i11 %partial_sums_1_1_20

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
conv_kernel_upper:6  %select_ln111_2 = select i1 %icmp_ln121, i11 0, i11 %partial_sums_0_1

]]></Node>
<StgValue><ssdm name="select_ln111_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
conv_kernel_upper:10  %select_ln111_5 = select i1 %icmp_ln121, i16 %channel_maxes_0_1, i16 %channel_maxes_0_2_19

]]></Node>
<StgValue><ssdm name="select_ln111_5"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_kernel_upper:12  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_kernel_upper:13  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv_kernel_upper:14  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="2">
<![CDATA[
conv_kernel_upper:18  %zext_ln124_2 = zext i2 %kernels_0_0_load to i10

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="8">
<![CDATA[
conv_kernel_upper:35  %zext_ln124_4 = zext i8 %tmp_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln124_4"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv_kernel_upper:36  %mul_ln124 = mul i10 %zext_ln124_2, %zext_ln124_4

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="10">
<![CDATA[
conv_kernel_upper:37  %zext_ln124_5 = zext i10 %mul_ln124 to i11

]]></Node>
<StgValue><ssdm name="zext_ln124_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper:38  %partial_sums_0 = add i11 %select_ln111_2, %zext_ln124_5

]]></Node>
<StgValue><ssdm name="partial_sums_0"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="2">
<![CDATA[
conv_kernel_upper:41  %sext_ln125 = sext i2 %kernels_1_0_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="8">
<![CDATA[
conv_kernel_upper:43  %zext_ln125 = zext i8 %tmp_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv_kernel_upper:44  %mul_ln125 = mul i10 %sext_ln125, %zext_ln125

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="10">
<![CDATA[
conv_kernel_upper:45  %sext_ln125_1 = sext i10 %mul_ln125 to i11

]]></Node>
<StgValue><ssdm name="sext_ln125_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper:46  %partial_sums_1 = add i11 %select_ln111_1, %sext_ln125_1

]]></Node>
<StgValue><ssdm name="partial_sums_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="2">
<![CDATA[
conv_kernel_upper:49  %sext_ln126 = sext i2 %kernels_2_0_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="8">
<![CDATA[
conv_kernel_upper:51  %zext_ln126 = zext i8 %tmp_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv_kernel_upper:52  %mul_ln126 = mul i10 %sext_ln126, %zext_ln126

]]></Node>
<StgValue><ssdm name="mul_ln126"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="10">
<![CDATA[
conv_kernel_upper:53  %sext_ln126_1 = sext i10 %mul_ln126 to i12

]]></Node>
<StgValue><ssdm name="sext_ln126_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv_kernel_upper:54  %partial_sums_2 = add i12 %select_ln111, %sext_ln126_1

]]></Node>
<StgValue><ssdm name="partial_sums_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_kernel_upper:55  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str15, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
conv_kernel_upper:57  br label %.preheader24.0

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.0.preheader:0  br label %.preheader23.0

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader23.0:0  %tmp_22 = phi i16 [ %channel_maxes_0_3, %._crit_edge27.0 ], [ %channel_maxes_0_1, %.preheader23.0.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader23.0:1  %k3_0_0 = phi i2 [ %add_ln135, %._crit_edge27.0 ], [ 0, %.preheader23.0.preheader ]

]]></Node>
<StgValue><ssdm name="k3_0_0"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="2">
<![CDATA[
.preheader23.0:2  %zext_ln135 = zext i2 %k3_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader23.0:3  %icmp_ln135 = icmp eq i2 %k3_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23.0:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader23.0:5  %add_ln135 = add i2 %k3_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23.0:6  br i1 %icmp_ln135, label %conv_square, label %.preheader21.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.0.preheader:0  br label %.preheader21.0

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_square:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_square:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
conv_square:2  br label %.preheader24.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader21.0:0  %partial_sums_2_0 = phi i12 [ %partial_sums_2_2, %2 ], [ 0, %.preheader21.0.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_0"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader21.0:1  %partial_sums_1_0 = phi i11 [ %partial_sums_1_1, %2 ], [ 0, %.preheader21.0.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_0"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader21.0:2  %partial_sums_0_0 = phi i11 [ %partial_sums_0_2, %2 ], [ 0, %.preheader21.0.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_0"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader21.0:3  %l5_0_0 = phi i2 [ %add_ln146, %2 ], [ 0, %.preheader21.0.preheader ]

]]></Node>
<StgValue><ssdm name="l5_0_0"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="2">
<![CDATA[
.preheader21.0:4  %zext_ln146_1 = zext i2 %l5_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln146_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21.0:5  %icmp_ln146 = icmp eq i2 %l5_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21.0:6  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21.0:7  %add_ln146 = add i2 %l5_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21.0:8  br i1 %icmp_ln146, label %._crit_edge27.0, label %2

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="2">
<![CDATA[
:1  %zext_ln148 = zext i2 %l5_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %kernels_0_0_addr_1 = getelementptr [3 x i2]* @kernels_0_0, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="kernels_0_0_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2">
<![CDATA[
:3  %kernels_0_0_load_1 = load i2* %kernels_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_0_load_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln148 = add i11 %zext_ln146_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln148_1 = add i11 %zext_ln135, %add_ln148

]]></Node>
<StgValue><ssdm name="add_ln148_1"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln148_1 = zext i11 %add_ln148_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %stripes_0_addr_1 = getelementptr [3840 x i8]* %stripes_0, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="stripes_0_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %stripes_1_addr_1 = getelementptr [3840 x i8]* %stripes_1, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="stripes_1_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_2_addr_1 = getelementptr [3840 x i8]* %stripes_2, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="stripes_2_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %stripes_3_addr_1 = getelementptr [3840 x i8]* %stripes_3, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="stripes_3_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %stripes_4_addr_1 = getelementptr [3840 x i8]* %stripes_4, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="stripes_4_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %stripes_5_addr_1 = getelementptr [3840 x i8]* %stripes_5, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="stripes_5_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="12">
<![CDATA[
:14  %stripes_0_load_1 = load i8* %stripes_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_1"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="12">
<![CDATA[
:15  %stripes_1_load_1 = load i8* %stripes_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_1"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="12">
<![CDATA[
:16  %stripes_2_load_1 = load i8* %stripes_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_1"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="12">
<![CDATA[
:17  %stripes_3_load_1 = load i8* %stripes_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_1"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="12">
<![CDATA[
:18  %stripes_4_load_1 = load i8* %stripes_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_1"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="12">
<![CDATA[
:19  %stripes_5_load_1 = load i8* %stripes_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_1"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %kernels_1_0_addr_1 = getelementptr [3 x i2]* @kernels_1_0, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="kernels_1_0_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2">
<![CDATA[
:26  %kernels_1_0_load_1 = load i2* %kernels_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_0_load_1"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %kernels_2_0_addr_1 = getelementptr [3 x i2]* @kernels_2_0, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="kernels_2_0_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="2">
<![CDATA[
:34  %kernels_2_0_load_1 = load i2* %kernels_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_0_load_1"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge27.0:0  %sext_ln146 = sext i11 %partial_sums_1_0 to i13

]]></Node>
<StgValue><ssdm name="sext_ln146"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge27.0:1  %zext_ln146 = zext i11 %partial_sums_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27.0:2  %add_ln152 = add i12 %zext_ln146, %partial_sums_2_0

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge27.0:3  %sext_ln152 = sext i12 %add_ln152 to i13

]]></Node>
<StgValue><ssdm name="sext_ln152"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge27.0:4  %channel_maxes_0_2 = add i13 %sext_ln152, %sext_ln146

]]></Node>
<StgValue><ssdm name="channel_maxes_0_2"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge27.0:5  %sext_ln152_1 = sext i13 %channel_maxes_0_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln152_1"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge27.0:6  %icmp_ln153 = icmp sgt i16 %sext_ln152_1, %tmp_22

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge27.0:7  %channel_maxes_0_3 = select i1 %icmp_ln153, i16 %sext_ln152_1, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="channel_maxes_0_3"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27.0:8  br label %.preheader23.0

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="235" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2">
<![CDATA[
:3  %kernels_0_0_load_1 = load i2* %kernels_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_0_load_1"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="12">
<![CDATA[
:14  %stripes_0_load_1 = load i8* %stripes_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_1"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="12">
<![CDATA[
:15  %stripes_1_load_1 = load i8* %stripes_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="12">
<![CDATA[
:16  %stripes_2_load_1 = load i8* %stripes_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_1"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="12">
<![CDATA[
:17  %stripes_3_load_1 = load i8* %stripes_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_1"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="12">
<![CDATA[
:18  %stripes_4_load_1 = load i8* %stripes_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_1"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="12">
<![CDATA[
:19  %stripes_5_load_1 = load i8* %stripes_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_1"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:20  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_1, i8 %stripes_1_load_1, i8 %stripes_2_load_1, i8 %stripes_3_load_1, i8 %stripes_4_load_1, i8 %stripes_5_load_1, i3 %trunc_ln148)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2">
<![CDATA[
:26  %kernels_1_0_load_1 = load i2* %kernels_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_0_load_1"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:28  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_1, i8 %stripes_1_load_1, i8 %stripes_2_load_1, i8 %stripes_3_load_1, i8 %stripes_4_load_1, i8 %stripes_5_load_1, i3 %row_indices_lower_1_s)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="2">
<![CDATA[
:34  %kernels_2_0_load_1 = load i2* %kernels_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_0_load_1"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:36  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_1, i8 %stripes_1_load_1, i8 %stripes_2_load_1, i8 %stripes_3_load_1, i8 %stripes_4_load_1, i8 %stripes_5_load_1, i3 %trunc_ln150)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="2">
<![CDATA[
:4  %zext_ln148_2 = zext i2 %kernels_0_0_load_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln148_2"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="8">
<![CDATA[
:21  %zext_ln148_4 = zext i8 %tmp_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln148_4"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %mul_ln148 = mul i10 %zext_ln148_2, %zext_ln148_4

]]></Node>
<StgValue><ssdm name="mul_ln148"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="10">
<![CDATA[
:23  %zext_ln148_5 = zext i10 %mul_ln148 to i11

]]></Node>
<StgValue><ssdm name="zext_ln148_5"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:24  %partial_sums_0_2 = add i11 %partial_sums_0_0, %zext_ln148_5

]]></Node>
<StgValue><ssdm name="partial_sums_0_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="2">
<![CDATA[
:27  %sext_ln149 = sext i2 %kernels_1_0_load_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8">
<![CDATA[
:29  %zext_ln149 = zext i8 %tmp_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:30  %mul_ln149 = mul i10 %sext_ln149, %zext_ln149

]]></Node>
<StgValue><ssdm name="mul_ln149"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="10">
<![CDATA[
:31  %sext_ln149_1 = sext i10 %mul_ln149 to i11

]]></Node>
<StgValue><ssdm name="sext_ln149_1"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:32  %partial_sums_1_1 = add i11 %partial_sums_1_0, %sext_ln149_1

]]></Node>
<StgValue><ssdm name="partial_sums_1_1"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="2">
<![CDATA[
:35  %sext_ln150 = sext i2 %kernels_2_0_load_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="8">
<![CDATA[
:37  %zext_ln150 = zext i8 %tmp_12 to i10

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:38  %mul_ln150 = mul i10 %sext_ln150, %zext_ln150

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="10">
<![CDATA[
:39  %sext_ln150_1 = sext i10 %mul_ln150 to i12

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:40  %partial_sums_2_2 = add i12 %partial_sums_2_0, %sext_ln150_1

]]></Node>
<StgValue><ssdm name="partial_sums_2_2"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %.preheader21.0

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader24.1:0  %indvar_flatten6 = phi i3 [ 0, %conv_square ], [ %add_ln111_4, %conv_kernel_upper1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader24.1:2  %k_0_1 = phi i2 [ 0, %conv_square ], [ %select_ln111_9, %conv_kernel_upper1 ]

]]></Node>
<StgValue><ssdm name="k_0_1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader24.1:5  %l2_0_1 = phi i2 [ 0, %conv_square ], [ %add_ln121_1, %conv_kernel_upper1 ]

]]></Node>
<StgValue><ssdm name="l2_0_1"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24.1:11  %icmp_ln111_1 = icmp eq i3 %indvar_flatten6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln111_1"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24.1:12  %add_ln111_4 = add i3 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="add_ln111_4"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper1:0  %add_ln111_1 = add i2 %k_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper1:3  %icmp_ln121_1 = icmp eq i2 %l2_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_kernel_upper1:6  %select_ln111_8 = select i1 %icmp_ln121_1, i2 0, i2 %l2_0_1

]]></Node>
<StgValue><ssdm name="select_ln111_8"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_kernel_upper1:7  %select_ln111_9 = select i1 %icmp_ln121_1, i2 %add_ln111_1, i2 %k_0_1

]]></Node>
<StgValue><ssdm name="select_ln111_9"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper1:49  %add_ln121_1 = add i2 %select_ln111_8, 1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:8  %zext_ln111_1 = zext i2 %select_ln111_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:10  %zext_ln121_3 = zext i2 %select_ln111_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:14  %zext_ln124_3 = zext i2 %select_ln111_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124_3"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:15  %kernels_0_1_addr = getelementptr [3 x i2]* @kernels_0_1, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="kernels_0_1_addr"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:16  %kernels_0_1_load = load i2* %kernels_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_1_load"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper1:18  %add_ln124_3 = add i11 %zext_ln121_3, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln124_3"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper1:19  %add_ln124_4 = add i11 %zext_ln111_1, %add_ln124_3

]]></Node>
<StgValue><ssdm name="add_ln124_4"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="11">
<![CDATA[
conv_kernel_upper1:20  %zext_ln124_7 = zext i11 %add_ln124_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln124_7"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv_kernel_upper1:21  %add_ln124_5 = add i12 %zext_ln124_7, 1280

]]></Node>
<StgValue><ssdm name="add_ln124_5"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:22  %zext_ln124_8 = zext i12 %add_ln124_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124_8"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:23  %stripes_0_addr_2 = getelementptr [3840 x i8]* %stripes_0, i64 0, i64 %zext_ln124_8

]]></Node>
<StgValue><ssdm name="stripes_0_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:24  %stripes_1_addr_2 = getelementptr [3840 x i8]* %stripes_1, i64 0, i64 %zext_ln124_8

]]></Node>
<StgValue><ssdm name="stripes_1_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:25  %stripes_2_addr_2 = getelementptr [3840 x i8]* %stripes_2, i64 0, i64 %zext_ln124_8

]]></Node>
<StgValue><ssdm name="stripes_2_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:26  %stripes_3_addr_2 = getelementptr [3840 x i8]* %stripes_3, i64 0, i64 %zext_ln124_8

]]></Node>
<StgValue><ssdm name="stripes_3_addr_2"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:27  %stripes_4_addr_2 = getelementptr [3840 x i8]* %stripes_4, i64 0, i64 %zext_ln124_8

]]></Node>
<StgValue><ssdm name="stripes_4_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:28  %stripes_5_addr_2 = getelementptr [3840 x i8]* %stripes_5, i64 0, i64 %zext_ln124_8

]]></Node>
<StgValue><ssdm name="stripes_5_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:29  %stripes_0_load_2 = load i8* %stripes_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_2"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:30  %stripes_1_load_2 = load i8* %stripes_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_2"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:31  %stripes_2_load_2 = load i8* %stripes_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_2"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:32  %stripes_3_load_2 = load i8* %stripes_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_2"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:33  %stripes_4_load_2 = load i8* %stripes_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_2"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:34  %stripes_5_load_2 = load i8* %stripes_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_2"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper1:40  %kernels_2_1_addr = getelementptr [3 x i2]* @kernels_2_1, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="kernels_2_1_addr"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:41  %kernels_2_1_load = load i2* %kernels_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_1_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="298" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:16  %kernels_0_1_load = load i2* %kernels_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_1_load"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:29  %stripes_0_load_2 = load i8* %stripes_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_2"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:30  %stripes_1_load_2 = load i8* %stripes_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_2"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:31  %stripes_2_load_2 = load i8* %stripes_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_2"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:32  %stripes_3_load_2 = load i8* %stripes_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_2"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:33  %stripes_4_load_2 = load i8* %stripes_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_2"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper1:34  %stripes_5_load_2 = load i8* %stripes_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_2"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper1:35  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_2, i8 %stripes_1_load_2, i8 %stripes_2_load_2, i8 %stripes_3_load_2, i8 %stripes_4_load_2, i8 %stripes_5_load_2, i3 %trunc_ln124)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:41  %kernels_2_1_load = load i2* %kernels_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_1_load"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper1:43  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_2, i8 %stripes_1_load_2, i8 %stripes_2_load_2, i8 %stripes_3_load_2, i8 %stripes_4_load_2, i8 %stripes_5_load_2, i3 %row_indices_upper_2_s)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader24.1:1  %channel_maxes_1_2_30 = phi i16 [ 0, %conv_square ], [ %select_ln111_10, %conv_kernel_upper1 ]

]]></Node>
<StgValue><ssdm name="channel_maxes_1_2_30"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader24.1:3  %partial_sums_2_3 = phi i11 [ 0, %conv_square ], [ %partial_sums_2_1_28, %conv_kernel_upper1 ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_3"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader24.1:4  %partial_sums_0_3 = phi i12 [ 0, %conv_square ], [ %partial_sums_0_1_27, %conv_kernel_upper1 ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_3"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="11">
<![CDATA[
.preheader24.1:6  %zext_ln121_2 = zext i11 %partial_sums_2_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader24.1:7  %channel_maxes_1 = add i12 %partial_sums_0_3, %zext_ln121_2

]]></Node>
<StgValue><ssdm name="channel_maxes_1"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="12">
<![CDATA[
.preheader24.1:8  %sext_ln128_2 = sext i12 %channel_maxes_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln128_2"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader24.1:9  %icmp_ln129_1 = icmp sgt i16 %sext_ln128_2, %channel_maxes_1_2_30

]]></Node>
<StgValue><ssdm name="icmp_ln129_1"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader24.1:10  %channel_maxes_1_1 = select i1 %icmp_ln129_1, i16 %sext_ln128_2, i16 %channel_maxes_1_2_30

]]></Node>
<StgValue><ssdm name="channel_maxes_1_1"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24.1:13  br i1 %icmp_ln111_1, label %.preheader23.1.preheader, label %conv_kernel_upper1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_kernel_upper1:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @L_conv_kernel_upper_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv_kernel_upper1:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
conv_kernel_upper1:4  %select_ln111_6 = select i1 %icmp_ln121_1, i11 0, i11 %partial_sums_2_3

]]></Node>
<StgValue><ssdm name="select_ln111_6"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
conv_kernel_upper1:5  %select_ln111_7 = select i1 %icmp_ln121_1, i12 0, i12 %partial_sums_0_3

]]></Node>
<StgValue><ssdm name="select_ln111_7"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
conv_kernel_upper1:9  %select_ln111_10 = select i1 %icmp_ln121_1, i16 %channel_maxes_1_1, i16 %channel_maxes_1_2_30

]]></Node>
<StgValue><ssdm name="select_ln111_10"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_kernel_upper1:11  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_kernel_upper1:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv_kernel_upper1:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:17  %sext_ln124 = sext i2 %kernels_0_1_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="8">
<![CDATA[
conv_kernel_upper1:36  %zext_ln124_9 = zext i8 %tmp_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln124_9"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv_kernel_upper1:37  %mul_ln124_1 = mul i10 %sext_ln124, %zext_ln124_9

]]></Node>
<StgValue><ssdm name="mul_ln124_1"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="10">
<![CDATA[
conv_kernel_upper1:38  %sext_ln124_1 = sext i10 %mul_ln124_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln124_1"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv_kernel_upper1:39  %partial_sums_0_1_27 = add i12 %select_ln111_7, %sext_ln124_1

]]></Node>
<StgValue><ssdm name="partial_sums_0_1_27"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="2">
<![CDATA[
conv_kernel_upper1:42  %zext_ln126_1 = zext i2 %kernels_2_1_load to i10

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="8">
<![CDATA[
conv_kernel_upper1:44  %zext_ln126_2 = zext i8 %tmp_8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln126_2"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv_kernel_upper1:45  %mul_ln126_1 = mul i10 %zext_ln126_1, %zext_ln126_2

]]></Node>
<StgValue><ssdm name="mul_ln126_1"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="10">
<![CDATA[
conv_kernel_upper1:46  %zext_ln126_3 = zext i10 %mul_ln126_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln126_3"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper1:47  %partial_sums_2_1_28 = add i11 %select_ln111_6, %zext_ln126_3

]]></Node>
<StgValue><ssdm name="partial_sums_2_1_28"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_kernel_upper1:48  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str15, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
conv_kernel_upper1:50  br label %.preheader24.1

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.1.preheader:0  br label %.preheader23.1

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader23.1:0  %tmp_23 = phi i16 [ %channel_maxes_1_3, %._crit_edge27.1 ], [ %channel_maxes_1_1, %.preheader23.1.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader23.1:1  %k3_0_1 = phi i2 [ %add_ln135_1, %._crit_edge27.1 ], [ 0, %.preheader23.1.preheader ]

]]></Node>
<StgValue><ssdm name="k3_0_1"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="2">
<![CDATA[
.preheader23.1:2  %zext_ln135_1 = zext i2 %k3_0_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader23.1:3  %icmp_ln135_1 = icmp eq i2 %k3_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln135_1"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23.1:4  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader23.1:5  %add_ln135_1 = add i2 %k3_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23.1:6  br i1 %icmp_ln135_1, label %conv_square1, label %.preheader21.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.1.preheader:0  br label %.preheader21.1

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_square1:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_square1:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
conv_square1:2  br label %.preheader24.2

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader21.1:0  %partial_sums_2_2_23 = phi i11 [ %partial_sums_2_4, %3 ], [ 0, %.preheader21.1.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_2_23"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader21.1:1  %partial_sums_0_2_24 = phi i12 [ %partial_sums_0_4, %3 ], [ 0, %.preheader21.1.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_2_24"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader21.1:2  %l5_0_1 = phi i2 [ %add_ln146_1, %3 ], [ 0, %.preheader21.1.preheader ]

]]></Node>
<StgValue><ssdm name="l5_0_1"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="2">
<![CDATA[
.preheader21.1:3  %zext_ln146_3 = zext i2 %l5_0_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln146_3"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21.1:4  %icmp_ln146_1 = icmp eq i2 %l5_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln146_1"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21.1:5  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21.1:6  %add_ln146_1 = add i2 %l5_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln146_1"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21.1:7  br i1 %icmp_ln146_1, label %._crit_edge27.1, label %3

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="2">
<![CDATA[
:1  %zext_ln148_3 = zext i2 %l5_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148_3"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %kernels_0_1_addr_1 = getelementptr [3 x i2]* @kernels_0_1, i64 0, i64 %zext_ln148_3

]]></Node>
<StgValue><ssdm name="kernels_0_1_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="2">
<![CDATA[
:3  %kernels_0_1_load_1 = load i2* %kernels_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_1_load_1"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln148_3 = add i11 %zext_ln146_3, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln148_3"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln148_4 = add i11 %zext_ln135_1, %add_ln148_3

]]></Node>
<StgValue><ssdm name="add_ln148_4"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="11">
<![CDATA[
:7  %zext_ln148_7 = zext i11 %add_ln148_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln148_7"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %add_ln148_5 = add i12 %zext_ln148_7, 1280

]]></Node>
<StgValue><ssdm name="add_ln148_5"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="12">
<![CDATA[
:9  %zext_ln148_8 = zext i12 %add_ln148_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148_8"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %stripes_0_addr_3 = getelementptr [3840 x i8]* %stripes_0, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="stripes_0_addr_3"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %stripes_1_addr_3 = getelementptr [3840 x i8]* %stripes_1, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="stripes_1_addr_3"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %stripes_2_addr_3 = getelementptr [3840 x i8]* %stripes_2, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="stripes_2_addr_3"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %stripes_3_addr_3 = getelementptr [3840 x i8]* %stripes_3, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="stripes_3_addr_3"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %stripes_4_addr_3 = getelementptr [3840 x i8]* %stripes_4, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="stripes_4_addr_3"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %stripes_5_addr_3 = getelementptr [3840 x i8]* %stripes_5, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="stripes_5_addr_3"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="12">
<![CDATA[
:16  %stripes_0_load_3 = load i8* %stripes_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_3"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="12">
<![CDATA[
:17  %stripes_1_load_3 = load i8* %stripes_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_3"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="12">
<![CDATA[
:18  %stripes_2_load_3 = load i8* %stripes_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_3"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="12">
<![CDATA[
:19  %stripes_3_load_3 = load i8* %stripes_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_3"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="12">
<![CDATA[
:20  %stripes_4_load_3 = load i8* %stripes_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_3"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="12">
<![CDATA[
:21  %stripes_5_load_3 = load i8* %stripes_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_3"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %kernels_2_1_addr_1 = getelementptr [3 x i2]* @kernels_2_1, i64 0, i64 %zext_ln148_3

]]></Node>
<StgValue><ssdm name="kernels_2_1_addr_1"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="2">
<![CDATA[
:28  %kernels_2_1_load_1 = load i2* %kernels_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_1_load_1"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge27.1:0  %zext_ln146_2 = zext i11 %partial_sums_2_2_23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln146_2"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27.1:1  %channel_maxes_1_2 = add i12 %partial_sums_0_2_24, %zext_ln146_2

]]></Node>
<StgValue><ssdm name="channel_maxes_1_2"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge27.1:2  %sext_ln152_2 = sext i12 %channel_maxes_1_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln152_2"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge27.1:3  %icmp_ln153_1 = icmp sgt i16 %sext_ln152_2, %tmp_23

]]></Node>
<StgValue><ssdm name="icmp_ln153_1"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge27.1:4  %channel_maxes_1_3 = select i1 %icmp_ln153_1, i16 %sext_ln152_2, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="channel_maxes_1_3"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27.1:5  br label %.preheader23.1

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="385" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="2">
<![CDATA[
:3  %kernels_0_1_load_1 = load i2* %kernels_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_1_load_1"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="12">
<![CDATA[
:16  %stripes_0_load_3 = load i8* %stripes_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_3"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="12">
<![CDATA[
:17  %stripes_1_load_3 = load i8* %stripes_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_3"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="12">
<![CDATA[
:18  %stripes_2_load_3 = load i8* %stripes_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_3"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="12">
<![CDATA[
:19  %stripes_3_load_3 = load i8* %stripes_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_3"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="12">
<![CDATA[
:20  %stripes_4_load_3 = load i8* %stripes_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_3"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="12">
<![CDATA[
:21  %stripes_5_load_3 = load i8* %stripes_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_3"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:22  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_3, i8 %stripes_1_load_3, i8 %stripes_2_load_3, i8 %stripes_3_load_3, i8 %stripes_4_load_3, i8 %stripes_5_load_3, i3 %trunc_ln148)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="2">
<![CDATA[
:28  %kernels_2_1_load_1 = load i2* %kernels_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_1_load_1"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:30  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_3, i8 %stripes_1_load_3, i8 %stripes_2_load_3, i8 %stripes_3_load_3, i8 %stripes_4_load_3, i8 %stripes_5_load_3, i3 %trunc_ln150)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="2">
<![CDATA[
:4  %sext_ln148 = sext i2 %kernels_0_1_load_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln148"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="8">
<![CDATA[
:23  %zext_ln148_9 = zext i8 %tmp_17 to i10

]]></Node>
<StgValue><ssdm name="zext_ln148_9"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %mul_ln148_1 = mul i10 %sext_ln148, %zext_ln148_9

]]></Node>
<StgValue><ssdm name="mul_ln148_1"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="10">
<![CDATA[
:25  %sext_ln148_1 = sext i10 %mul_ln148_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln148_1"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26  %partial_sums_0_4 = add i12 %partial_sums_0_2_24, %sext_ln148_1

]]></Node>
<StgValue><ssdm name="partial_sums_0_4"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="2">
<![CDATA[
:29  %zext_ln150_1 = zext i2 %kernels_2_1_load_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="8">
<![CDATA[
:31  %zext_ln150_2 = zext i8 %tmp_18 to i10

]]></Node>
<StgValue><ssdm name="zext_ln150_2"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:32  %mul_ln150_1 = mul i10 %zext_ln150_1, %zext_ln150_2

]]></Node>
<StgValue><ssdm name="mul_ln150_1"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="10">
<![CDATA[
:33  %zext_ln150_3 = zext i10 %mul_ln150_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln150_3"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  %partial_sums_2_4 = add i11 %partial_sums_2_2_23, %zext_ln150_3

]]></Node>
<StgValue><ssdm name="partial_sums_2_4"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %.preheader21.1

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader24.2:0  %indvar_flatten13 = phi i3 [ 0, %conv_square1 ], [ %add_ln111_5, %conv_kernel_upper2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader24.2:2  %k_0_2 = phi i2 [ 0, %conv_square1 ], [ %select_ln111_12, %conv_kernel_upper2 ]

]]></Node>
<StgValue><ssdm name="k_0_2"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader24.2:6  %l2_0_2 = phi i2 [ 0, %conv_square1 ], [ %add_ln121_2, %conv_kernel_upper2 ]

]]></Node>
<StgValue><ssdm name="l2_0_2"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24.2:16  %icmp_ln111_2 = icmp eq i3 %indvar_flatten13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln111_2"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24.2:17  %add_ln111_5 = add i3 %indvar_flatten13, 1

]]></Node>
<StgValue><ssdm name="add_ln111_5"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper2:0  %add_ln111_2 = add i2 %k_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln111_2"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper2:3  %icmp_ln121_2 = icmp eq i2 %l2_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln121_2"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_kernel_upper2:7  %select_ln121_3 = select i1 %icmp_ln121_2, i2 0, i2 %l2_0_2

]]></Node>
<StgValue><ssdm name="select_ln121_3"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
conv_kernel_upper2:9  %select_ln111_12 = select i1 %icmp_ln121_2, i2 %add_ln111_2, i2 %k_0_2

]]></Node>
<StgValue><ssdm name="select_ln111_12"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper2:57  %add_ln121_2 = add i2 %select_ln121_3, 1

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:13  %zext_ln124_6 = zext i2 %select_ln121_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124_6"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:14  %kernels_0_2_addr = getelementptr [3 x i2]* @kernels_0_2, i64 0, i64 %zext_ln124_6

]]></Node>
<StgValue><ssdm name="kernels_0_2_addr"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:15  %kernels_0_2_load = load i2* %kernels_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_2_load"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
conv_kernel_upper2:17  %add_ln124_6 = add i2 %select_ln121_3, %select_ln111_12

]]></Node>
<StgValue><ssdm name="add_ln124_6"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:18  %zext_ln124_10 = zext i2 %add_ln124_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln124_10"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper2:19  %add_ln124_7 = add i11 %shl_ln, %zext_ln124_10

]]></Node>
<StgValue><ssdm name="add_ln124_7"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="13" op_0_bw="11">
<![CDATA[
conv_kernel_upper2:20  %zext_ln124_11 = zext i11 %add_ln124_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln124_11"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
conv_kernel_upper2:21  %add_ln124_9 = add i13 %zext_ln124_11, 2560

]]></Node>
<StgValue><ssdm name="add_ln124_9"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="13">
<![CDATA[
conv_kernel_upper2:22  %sext_ln124_3 = sext i13 %add_ln124_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln124_3"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:23  %stripes_0_addr_4 = getelementptr [3840 x i8]* %stripes_0, i64 0, i64 %sext_ln124_3

]]></Node>
<StgValue><ssdm name="stripes_0_addr_4"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:24  %stripes_1_addr_4 = getelementptr [3840 x i8]* %stripes_1, i64 0, i64 %sext_ln124_3

]]></Node>
<StgValue><ssdm name="stripes_1_addr_4"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:25  %stripes_2_addr_4 = getelementptr [3840 x i8]* %stripes_2, i64 0, i64 %sext_ln124_3

]]></Node>
<StgValue><ssdm name="stripes_2_addr_4"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:26  %stripes_3_addr_4 = getelementptr [3840 x i8]* %stripes_3, i64 0, i64 %sext_ln124_3

]]></Node>
<StgValue><ssdm name="stripes_3_addr_4"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:27  %stripes_4_addr_4 = getelementptr [3840 x i8]* %stripes_4, i64 0, i64 %sext_ln124_3

]]></Node>
<StgValue><ssdm name="stripes_4_addr_4"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:28  %stripes_5_addr_4 = getelementptr [3840 x i8]* %stripes_5, i64 0, i64 %sext_ln124_3

]]></Node>
<StgValue><ssdm name="stripes_5_addr_4"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:29  %stripes_0_load_4 = load i8* %stripes_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_4"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:30  %stripes_1_load_4 = load i8* %stripes_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_4"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:31  %stripes_2_load_4 = load i8* %stripes_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_4"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:32  %stripes_3_load_4 = load i8* %stripes_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_4"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:33  %stripes_4_load_4 = load i8* %stripes_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_4"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:34  %stripes_5_load_4 = load i8* %stripes_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_4"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:40  %kernels_1_2_addr = getelementptr [3 x i3]* @kernels_1_2, i64 0, i64 %zext_ln124_6

]]></Node>
<StgValue><ssdm name="kernels_1_2_addr"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:41  %kernels_1_2_load = load i3* %kernels_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_2_load"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv_kernel_upper2:48  %kernels_2_2_addr = getelementptr [3 x i2]* @kernels_2_2, i64 0, i64 %zext_ln124_6

]]></Node>
<StgValue><ssdm name="kernels_2_2_addr"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:49  %kernels_2_2_load = load i2* %kernels_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_2_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="442" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:15  %kernels_0_2_load = load i2* %kernels_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_2_load"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:29  %stripes_0_load_4 = load i8* %stripes_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_4"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:30  %stripes_1_load_4 = load i8* %stripes_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_4"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:31  %stripes_2_load_4 = load i8* %stripes_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_4"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:32  %stripes_3_load_4 = load i8* %stripes_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_4"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:33  %stripes_4_load_4 = load i8* %stripes_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_4"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="12">
<![CDATA[
conv_kernel_upper2:34  %stripes_5_load_4 = load i8* %stripes_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_4"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper2:35  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_4, i8 %stripes_1_load_4, i8 %stripes_2_load_4, i8 %stripes_3_load_4, i8 %stripes_4_load_4, i8 %stripes_5_load_4, i3 %trunc_ln124)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:41  %kernels_1_2_load = load i3* %kernels_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_2_load"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper2:43  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_4, i8 %stripes_1_load_4, i8 %stripes_2_load_4, i8 %stripes_3_load_4, i8 %stripes_4_load_4, i8 %stripes_5_load_4, i3 %trunc_ln125)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:49  %kernels_2_2_load = load i2* %kernels_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_2_load"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
conv_kernel_upper2:51  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_4, i8 %stripes_1_load_4, i8 %stripes_2_load_4, i8 %stripes_3_load_4, i8 %stripes_4_load_4, i8 %stripes_5_load_4, i3 %row_indices_upper_2_s)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader24.2:1  %channel_maxes_2_2_40 = phi i16 [ 0, %conv_square1 ], [ %select_ln111_11, %conv_kernel_upper2 ]

]]></Node>
<StgValue><ssdm name="channel_maxes_2_2_40"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader24.2:3  %partial_sums_2_5_41 = phi i11 [ 0, %conv_square1 ], [ %partial_sums_2_3_38, %conv_kernel_upper2 ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_5_41"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader24.2:4  %partial_sums_1_5 = phi i12 [ 0, %conv_square1 ], [ %partial_sums_1_2, %conv_kernel_upper2 ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_5"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader24.2:5  %partial_sums_0_5_42 = phi i11 [ 0, %conv_square1 ], [ %partial_sums_0_3_37, %conv_kernel_upper2 ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_5_42"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="11">
<![CDATA[
.preheader24.2:7  %sext_ln121_1 = sext i11 %partial_sums_2_5_41 to i12

]]></Node>
<StgValue><ssdm name="sext_ln121_1"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="12">
<![CDATA[
.preheader24.2:8  %sext_ln121_2 = sext i12 %partial_sums_1_5 to i13

]]></Node>
<StgValue><ssdm name="sext_ln121_2"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="11">
<![CDATA[
.preheader24.2:9  %sext_ln121_3 = sext i11 %partial_sums_0_5_42 to i12

]]></Node>
<StgValue><ssdm name="sext_ln121_3"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader24.2:10  %add_ln128_3 = add i12 %sext_ln121_3, %sext_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="12">
<![CDATA[
.preheader24.2:11  %sext_ln128_3 = sext i12 %add_ln128_3 to i13

]]></Node>
<StgValue><ssdm name="sext_ln128_3"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader24.2:12  %channel_maxes_2 = add i13 %sext_ln128_3, %sext_ln121_2

]]></Node>
<StgValue><ssdm name="channel_maxes_2"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="13">
<![CDATA[
.preheader24.2:13  %sext_ln128_4 = sext i13 %channel_maxes_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln128_4"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader24.2:14  %icmp_ln129_2 = icmp sgt i16 %sext_ln128_4, %channel_maxes_2_2_40

]]></Node>
<StgValue><ssdm name="icmp_ln129_2"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader24.2:15  %channel_maxes_2_1 = select i1 %icmp_ln129_2, i16 %sext_ln128_4, i16 %channel_maxes_2_2_40

]]></Node>
<StgValue><ssdm name="channel_maxes_2_1"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24.2:18  br i1 %icmp_ln111_2, label %.preheader23.2.preheader, label %conv_kernel_upper2

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_kernel_upper2:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @L_conv_kernel_upper_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv_kernel_upper2:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
conv_kernel_upper2:4  %select_ln121 = select i1 %icmp_ln121_2, i11 0, i11 %partial_sums_2_5_41

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
conv_kernel_upper2:5  %select_ln121_1 = select i1 %icmp_ln121_2, i12 0, i12 %partial_sums_1_5

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
conv_kernel_upper2:6  %select_ln121_2 = select i1 %icmp_ln121_2, i11 0, i11 %partial_sums_0_5_42

]]></Node>
<StgValue><ssdm name="select_ln121_2"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
conv_kernel_upper2:8  %select_ln111_11 = select i1 %icmp_ln121_2, i16 %channel_maxes_2_1, i16 %channel_maxes_2_2_40

]]></Node>
<StgValue><ssdm name="select_ln111_11"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv_kernel_upper2:10  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv_kernel_upper2:11  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv_kernel_upper2:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:16  %sext_ln124_2 = sext i2 %kernels_0_2_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln124_2"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="8">
<![CDATA[
conv_kernel_upper2:36  %zext_ln124_12 = zext i8 %tmp_14 to i10

]]></Node>
<StgValue><ssdm name="zext_ln124_12"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv_kernel_upper2:37  %mul_ln124_2 = mul i10 %zext_ln124_12, %sext_ln124_2

]]></Node>
<StgValue><ssdm name="mul_ln124_2"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="10">
<![CDATA[
conv_kernel_upper2:38  %sext_ln124_4 = sext i10 %mul_ln124_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln124_4"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper2:39  %partial_sums_0_3_37 = add i11 %select_ln121_2, %sext_ln124_4

]]></Node>
<StgValue><ssdm name="partial_sums_0_3_37"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="3">
<![CDATA[
conv_kernel_upper2:42  %sext_ln125_2 = sext i3 %kernels_1_2_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln125_2"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="8">
<![CDATA[
conv_kernel_upper2:44  %zext_ln125_1 = zext i8 %tmp_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper2:45  %mul_ln125_1 = mul i11 %zext_ln125_1, %sext_ln125_2

]]></Node>
<StgValue><ssdm name="mul_ln125_1"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="11">
<![CDATA[
conv_kernel_upper2:46  %sext_ln125_3 = sext i11 %mul_ln125_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln125_3"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv_kernel_upper2:47  %partial_sums_1_2 = add i12 %select_ln121_1, %sext_ln125_3

]]></Node>
<StgValue><ssdm name="partial_sums_1_2"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="2">
<![CDATA[
conv_kernel_upper2:50  %sext_ln126_2 = sext i2 %kernels_2_2_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln126_2"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="8">
<![CDATA[
conv_kernel_upper2:52  %zext_ln126_4 = zext i8 %tmp_16 to i10

]]></Node>
<StgValue><ssdm name="zext_ln126_4"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv_kernel_upper2:53  %mul_ln126_2 = mul i10 %zext_ln126_4, %sext_ln126_2

]]></Node>
<StgValue><ssdm name="mul_ln126_2"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="10">
<![CDATA[
conv_kernel_upper2:54  %sext_ln126_3 = sext i10 %mul_ln126_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln126_3"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv_kernel_upper2:55  %partial_sums_2_3_38 = add i11 %select_ln121, %sext_ln126_3

]]></Node>
<StgValue><ssdm name="partial_sums_2_3_38"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_kernel_upper2:56  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str15, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
conv_kernel_upper2:58  br label %.preheader24.2

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.2.preheader:0  br label %.preheader23.2

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="495" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader23.2:0  %tmp_24 = phi i16 [ %channel_maxes_2_3, %._crit_edge27.2 ], [ %channel_maxes_2_1, %.preheader23.2.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader23.2:1  %k3_0_2 = phi i2 [ %add_ln135_2, %._crit_edge27.2 ], [ 0, %.preheader23.2.preheader ]

]]></Node>
<StgValue><ssdm name="k3_0_2"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader23.2:2  %icmp_ln135_2 = icmp eq i2 %k3_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln135_2"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23.2:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader23.2:4  %add_ln135_2 = add i2 %k3_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln135_2"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23.2:5  br i1 %icmp_ln135_2, label %conv_square_end, label %.preheader21.2.preheader

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.2.preheader:0  br label %.preheader21.2

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv_square_end:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
conv_square_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %blue_output_V, i16 %tmp_22)

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
conv_square_end:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %green_output_V, i16 %tmp_23)

]]></Node>
<StgValue><ssdm name="write_ln171"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
conv_square_end:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %red_output_V, i16 %tmp_24)

]]></Node>
<StgValue><ssdm name="write_ln175"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
conv_square_end:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader21.2:0  %partial_sums_2_4_33 = phi i11 [ %partial_sums_2_5, %4 ], [ 0, %.preheader21.2.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_2_4_33"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader21.2:1  %partial_sums_1_4 = phi i12 [ %partial_sums_1_3, %4 ], [ 0, %.preheader21.2.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_1_4"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader21.2:2  %partial_sums_0_4_34 = phi i11 [ %partial_sums_0_5, %4 ], [ 0, %.preheader21.2.preheader ]

]]></Node>
<StgValue><ssdm name="partial_sums_0_4_34"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader21.2:3  %l5_0_2 = phi i2 [ %add_ln146_2, %4 ], [ 0, %.preheader21.2.preheader ]

]]></Node>
<StgValue><ssdm name="l5_0_2"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21.2:4  %icmp_ln146_2 = icmp eq i2 %l5_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln146_2"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21.2:5  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21.2:6  %add_ln146_2 = add i2 %l5_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln146_2"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21.2:7  br i1 %icmp_ln146_2, label %._crit_edge27.2, label %4

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="2">
<![CDATA[
:1  %zext_ln148_6 = zext i2 %l5_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148_6"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %kernels_0_2_addr_1 = getelementptr [3 x i2]* @kernels_0_2, i64 0, i64 %zext_ln148_6

]]></Node>
<StgValue><ssdm name="kernels_0_2_addr_1"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="2">
<![CDATA[
:3  %kernels_0_2_load_1 = load i2* %kernels_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_2_load_1"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln148_6 = add i2 %l5_0_2, %k3_0_2

]]></Node>
<StgValue><ssdm name="add_ln148_6"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="2">
<![CDATA[
:6  %zext_ln148_10 = zext i2 %add_ln148_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln148_10"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %add_ln148_7 = add i11 %shl_ln, %zext_ln148_10

]]></Node>
<StgValue><ssdm name="add_ln148_7"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="13" op_0_bw="11">
<![CDATA[
:8  %zext_ln148_11 = zext i11 %add_ln148_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln148_11"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %add_ln148_9 = add i13 %zext_ln148_11, 2560

]]></Node>
<StgValue><ssdm name="add_ln148_9"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="13">
<![CDATA[
:10  %sext_ln148_3 = sext i13 %add_ln148_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln148_3"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %stripes_0_addr_5 = getelementptr [3840 x i8]* %stripes_0, i64 0, i64 %sext_ln148_3

]]></Node>
<StgValue><ssdm name="stripes_0_addr_5"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %stripes_1_addr_5 = getelementptr [3840 x i8]* %stripes_1, i64 0, i64 %sext_ln148_3

]]></Node>
<StgValue><ssdm name="stripes_1_addr_5"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %stripes_2_addr_5 = getelementptr [3840 x i8]* %stripes_2, i64 0, i64 %sext_ln148_3

]]></Node>
<StgValue><ssdm name="stripes_2_addr_5"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %stripes_3_addr_5 = getelementptr [3840 x i8]* %stripes_3, i64 0, i64 %sext_ln148_3

]]></Node>
<StgValue><ssdm name="stripes_3_addr_5"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %stripes_4_addr_5 = getelementptr [3840 x i8]* %stripes_4, i64 0, i64 %sext_ln148_3

]]></Node>
<StgValue><ssdm name="stripes_4_addr_5"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %stripes_5_addr_5 = getelementptr [3840 x i8]* %stripes_5, i64 0, i64 %sext_ln148_3

]]></Node>
<StgValue><ssdm name="stripes_5_addr_5"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="12">
<![CDATA[
:17  %stripes_0_load_5 = load i8* %stripes_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_5"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="12">
<![CDATA[
:18  %stripes_1_load_5 = load i8* %stripes_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_5"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="12">
<![CDATA[
:19  %stripes_2_load_5 = load i8* %stripes_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_5"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="12">
<![CDATA[
:20  %stripes_3_load_5 = load i8* %stripes_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_5"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="12">
<![CDATA[
:21  %stripes_4_load_5 = load i8* %stripes_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_5"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="12">
<![CDATA[
:22  %stripes_5_load_5 = load i8* %stripes_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_5"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %kernels_1_2_addr_1 = getelementptr [3 x i3]* @kernels_1_2, i64 0, i64 %zext_ln148_6

]]></Node>
<StgValue><ssdm name="kernels_1_2_addr_1"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="2">
<![CDATA[
:29  %kernels_1_2_load_1 = load i3* %kernels_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_2_load_1"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %kernels_2_2_addr_1 = getelementptr [3 x i2]* @kernels_2_2, i64 0, i64 %zext_ln148_6

]]></Node>
<StgValue><ssdm name="kernels_2_2_addr_1"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="2" op_0_bw="2">
<![CDATA[
:37  %kernels_2_2_load_1 = load i2* %kernels_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_2_load_1"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge27.2:0  %sext_ln146_1 = sext i11 %partial_sums_2_4_33 to i12

]]></Node>
<StgValue><ssdm name="sext_ln146_1"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge27.2:1  %sext_ln146_2 = sext i12 %partial_sums_1_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln146_2"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge27.2:2  %sext_ln146_3 = sext i11 %partial_sums_0_4_34 to i12

]]></Node>
<StgValue><ssdm name="sext_ln146_3"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge27.2:3  %add_ln152_3 = add i12 %sext_ln146_3, %sext_ln146_1

]]></Node>
<StgValue><ssdm name="add_ln152_3"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge27.2:4  %sext_ln152_3 = sext i12 %add_ln152_3 to i13

]]></Node>
<StgValue><ssdm name="sext_ln152_3"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge27.2:5  %channel_maxes_2_2 = add i13 %sext_ln152_3, %sext_ln146_2

]]></Node>
<StgValue><ssdm name="channel_maxes_2_2"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge27.2:6  %sext_ln152_4 = sext i13 %channel_maxes_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln152_4"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge27.2:7  %icmp_ln153_2 = icmp sgt i16 %sext_ln152_4, %tmp_24

]]></Node>
<StgValue><ssdm name="icmp_ln153_2"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge27.2:8  %channel_maxes_2_3 = select i1 %icmp_ln153_2, i16 %sext_ln152_4, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="channel_maxes_2_3"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27.2:9  br label %.preheader23.2

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="550" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="2">
<![CDATA[
:3  %kernels_0_2_load_1 = load i2* %kernels_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_0_2_load_1"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="12">
<![CDATA[
:17  %stripes_0_load_5 = load i8* %stripes_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_0_load_5"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="12">
<![CDATA[
:18  %stripes_1_load_5 = load i8* %stripes_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_1_load_5"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="12">
<![CDATA[
:19  %stripes_2_load_5 = load i8* %stripes_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_2_load_5"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="12">
<![CDATA[
:20  %stripes_3_load_5 = load i8* %stripes_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_3_load_5"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="12">
<![CDATA[
:21  %stripes_4_load_5 = load i8* %stripes_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_4_load_5"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="12">
<![CDATA[
:22  %stripes_5_load_5 = load i8* %stripes_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="stripes_5_load_5"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:23  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_5, i8 %stripes_1_load_5, i8 %stripes_2_load_5, i8 %stripes_3_load_5, i8 %stripes_4_load_5, i8 %stripes_5_load_5, i3 %trunc_ln148)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="2">
<![CDATA[
:29  %kernels_1_2_load_1 = load i3* %kernels_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_1_2_load_1"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:31  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_5, i8 %stripes_1_load_5, i8 %stripes_2_load_5, i8 %stripes_3_load_5, i8 %stripes_4_load_5, i8 %stripes_5_load_5, i3 %row_indices_lower_1_s)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="2" op_0_bw="2">
<![CDATA[
:37  %kernels_2_2_load_1 = load i2* %kernels_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernels_2_2_load_1"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
:39  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %stripes_0_load_5, i8 %stripes_1_load_5, i8 %stripes_2_load_5, i8 %stripes_3_load_5, i8 %stripes_4_load_5, i8 %stripes_5_load_5, i3 %trunc_ln150)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="562" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="2">
<![CDATA[
:4  %sext_ln148_2 = sext i2 %kernels_0_2_load_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln148_2"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="8">
<![CDATA[
:24  %zext_ln148_12 = zext i8 %tmp_19 to i10

]]></Node>
<StgValue><ssdm name="zext_ln148_12"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %mul_ln148_2 = mul i10 %zext_ln148_12, %sext_ln148_2

]]></Node>
<StgValue><ssdm name="mul_ln148_2"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="10">
<![CDATA[
:26  %sext_ln148_4 = sext i10 %mul_ln148_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln148_4"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:27  %partial_sums_0_5 = add i11 %partial_sums_0_4_34, %sext_ln148_4

]]></Node>
<StgValue><ssdm name="partial_sums_0_5"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="3">
<![CDATA[
:30  %sext_ln149_2 = sext i3 %kernels_1_2_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln149_2"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="8">
<![CDATA[
:32  %zext_ln149_1 = zext i8 %tmp_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %mul_ln149_1 = mul i11 %zext_ln149_1, %sext_ln149_2

]]></Node>
<StgValue><ssdm name="mul_ln149_1"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="11">
<![CDATA[
:34  %sext_ln149_3 = sext i11 %mul_ln149_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln149_3"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:35  %partial_sums_1_3 = add i12 %partial_sums_1_4, %sext_ln149_3

]]></Node>
<StgValue><ssdm name="partial_sums_1_3"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="2">
<![CDATA[
:38  %sext_ln150_2 = sext i2 %kernels_2_2_load_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln150_2"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="8">
<![CDATA[
:40  %zext_ln150_4 = zext i8 %tmp_21 to i10

]]></Node>
<StgValue><ssdm name="zext_ln150_4"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:41  %mul_ln150_2 = mul i10 %zext_ln150_4, %sext_ln150_2

]]></Node>
<StgValue><ssdm name="mul_ln150_2"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="10">
<![CDATA[
:42  %sext_ln150_3 = sext i10 %mul_ln150_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln150_3"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:43  %partial_sums_2_5 = add i11 %partial_sums_2_4_33, %sext_ln150_3

]]></Node>
<StgValue><ssdm name="partial_sums_2_5"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
:44  br label %.preheader21.2

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
