{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616141640077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616141640078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 16:13:59 2021 " "Processing started: Fri Mar 19 16:13:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616141640078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141640078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141640078 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "24 " "User specified to use only one processors but 24 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1616141640287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEM.BDF 1 1 " "Found 1 design units, including 1 entities, in source file DMEM.BDF" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.BDF" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/DMEM.BDF" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141644960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141644960 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616141644961 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616141644963 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616141644964 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616141644966 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616141644967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141644970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141644970 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616141644971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141644973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141644973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616141644975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141644977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141644977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141644980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141644980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616141645044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ProgramCounter.bdf 1 1 " "Using design file ProgramCounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to1mux.bdf 1 1 " "Using design file _2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/_2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:inst1 " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:inst1\"" {  } { { "ProgramCounter.bdf" "inst1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ProgramCounter.bdf" { { 184 264 360 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Control_FSM.bdf 1 1 " "Using design file Control_FSM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Control_FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645072 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NOOP " "Pin \"NOOP\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Control_FSM.bdf" { { 112 656 672 280 "NOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616141645073 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CARRY_FLAG " "Pin \"CARRY_FLAG\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Control_FSM.bdf" { { 112 904 920 280 "CARRY_FLAG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616141645073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Flag_Registers.bdf 1 1 " "Using design file Flag_Registers.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Flag_Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag_Registers ALU:inst6\|Flag_Registers:inst1 " "Elaborating entity \"Flag_Registers\" for hierarchy \"ALU:inst6\|Flag_Registers:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ALU.bdf" { { 560 1472 1704 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_Flag_Calculator.bdf 1 1 " "Using design file ALU_Flag_Calculator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Flag_Calculator " "Found entity 1: ALU_Flag_Calculator" {  } { { "ALU_Flag_Calculator.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ALU_Flag_Calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Flag_Calculator ALU:inst6\|ALU_Flag_Calculator:inst3 " "Elaborating entity \"ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|ALU_Flag_Calculator:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ALU.bdf" { { 344 1168 1376 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8WidWideBusMux.bdf 1 1 " "Using design file 8WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8WidWideBusMux " "Found entity 1: 8WidWideBusMux" {  } { { "8WidWideBusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/8WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8WidWideBusMux ALU:inst6\|8WidWideBusMux:inst4 " "Elaborating entity \"8WidWideBusMux\" for hierarchy \"ALU:inst6\|8WidWideBusMux:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ALU.bdf" { { 328 872 1056 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ShiftNoDff.bdf 1 1 " "Using design file ShiftNoDff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ShiftNoDff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftNoDff ALU:inst6\|ShiftNoDff:inst " "Elaborating entity \"ShiftNoDff\" for hierarchy \"ALU:inst6\|ShiftNoDff:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ALU.bdf" { { 232 464 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitAdder.bdf 1 1 " "Using design file 8bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "8bitAdder.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/8bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder ALU:inst6\|8bitAdder:inst5 " "Elaborating entity \"8bitAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ALU.bdf" { { 448 440 720 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645117 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FullAdder.bdf 1 1 " "Using design file FullAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32\"" {  } { { "8bitAdder.bdf" "inst32" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/8bitAdder.bdf" { { 592 592 688 688 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4x8BitRegisters.bdf 1 1 " "Using design file 4x8BitRegisters.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4x8BitRegisters " "Found entity 1: 4x8BitRegisters" {  } { { "4x8BitRegisters.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x8BitRegisters 4x8BitRegisters:inst " "Elaborating entity \"4x8BitRegisters\" for hierarchy \"4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers8bit.bdf 1 1 " "Using design file Registers8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit " "Found entity 1: Registers8bit" {  } { { "Registers8bit.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Registers8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers8bit 4x8BitRegisters:inst\|Registers8bit:A " "Elaborating entity \"Registers8bit\" for hierarchy \"4x8BitRegisters:inst\|Registers8bit:A\"" {  } { { "4x8BitRegisters.bdf" "A" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { { 160 816 1088 288 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2BitDecoderWithEnable.bdf 1 1 " "Using design file 2BitDecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2BitDecoderWithEnable " "Found entity 1: 2BitDecoderWithEnable" {  } { { "2BitDecoderWithEnable.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/2BitDecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2BitDecoderWithEnable 4x8BitRegisters:inst\|2BitDecoderWithEnable:inst " "Elaborating entity \"2BitDecoderWithEnable\" for hierarchy \"4x8BitRegisters:inst\|2BitDecoderWithEnable:inst\"" {  } { { "4x8BitRegisters.bdf" "inst" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { { 752 224 528 848 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide4to1BusMUX.bdf 1 1 " "Using design file 8wide4to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide4to1BusMUX " "Found entity 1: 8wide4to1BusMUX" {  } { { "8wide4to1BusMUX.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/8wide4to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645161 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide4to1BusMUX 4x8BitRegisters:inst\|8wide4to1BusMUX:inst5 " "Elaborating entity \"8wide4to1BusMUX\" for hierarchy \"4x8BitRegisters:inst\|8wide4to1BusMUX:inst5\"" {  } { { "4x8BitRegisters.bdf" "inst5" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { { 664 1376 1592 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645161 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM.bdf 1 1 " "Using design file IMEM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst22 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16Wide4To1BusMux.bdf 1 1 " "Using design file 16Wide4To1BusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16Wide4To1BusMux " "Found entity 1: 16Wide4To1BusMux" {  } { { "16Wide4To1BusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/16Wide4To1BusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Wide4To1BusMux IMEM:inst22\|16Wide4To1BusMux:inst252 " "Elaborating entity \"16Wide4To1BusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\"" {  } { { "IMEM.bdf" "inst252" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM.bdf" { { 280 2344 2576 408 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SixteenWideBusMux.bdf 1 1 " "Using design file SixteenWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWideBusMux " "Found entity 1: SixteenWideBusMux" {  } { { "SixteenWideBusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/SixteenWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWideBusMux IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10 " "Elaborating entity \"SixteenWideBusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10\"" {  } { { "16Wide4To1BusMux.bdf" "inst10" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/16Wide4To1BusMux.bdf" { { 56 184 376 152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_Low.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_Low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_Low " "Found entity 1: ReadOnly_16x16_Register_File_Low" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2 " "Elaborating entity \"ReadOnly_16x16_Register_File_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\"" {  } { { "IMEM.bdf" "inst2" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM.bdf" { { 392 1832 2128 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "C16to1BusMUX.bdf 1 1 " "Using design file C16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C16to1BusMUX " "Found entity 1: C16to1BusMUX" {  } { { "C16to1BusMUX.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/C16to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C16to1BusMUX IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35 " "Elaborating entity \"C16to1BusMUX\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst35" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 56 2104 2368 376 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645231 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers16bit.bdf 1 1 " "Using design file Registers16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "Registers16bit.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Registers16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers16bit IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22 " "Elaborating entity \"Registers16bit\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst22" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 456 1136 1424 584 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ONES.v 1 1 " "Using design file ONES.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ONES.v" "" { Text "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1 " "Elaborating entity \"ONES\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 16 0 192 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4to16DecoderWithEnable.bdf 1 1 " "Using design file 4to16DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16DecoderWithEnable " "Found entity 1: 4to16DecoderWithEnable" {  } { { "4to16DecoderWithEnable.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/4to16DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16DecoderWithEnable IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37 " "Elaborating entity \"4to16DecoderWithEnable\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst37" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 104 -136 176 200 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_0.v 1 1 " "Using design file PONG_Code_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "PONG_Code_0.v" "" { Text "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/PONG_Code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_0 IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2 " "Elaborating entity \"PONG_Code_0\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst2" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 1568 -144 0 1872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to4DecoderWithEnable.bdf 1 1 " "Using design file 2to4DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to4DecoderWithEnable " "Found entity 1: 2to4DecoderWithEnable" {  } { { "2to4DecoderWithEnable.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/2to4DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to4DecoderWithEnable IMEM:inst22\|2to4DecoderWithEnable:inst7 " "Elaborating entity \"2to4DecoderWithEnable\" for hierarchy \"IMEM:inst22\|2to4DecoderWithEnable:inst7\"" {  } { { "IMEM.bdf" "inst7" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM.bdf" { { 544 1000 1304 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_High.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_High.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_High " "Found entity 1: ReadOnly_16x16_Register_File_High" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_High.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251 " "Elaborating entity \"ReadOnly_16x16_Register_File_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\"" {  } { { "IMEM.bdf" "inst251" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM.bdf" { { 592 1832 2128 752 "inst251" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_1.v 1 1 " "Using design file PONG_Code_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "PONG_Code_1.v" "" { Text "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/PONG_Code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_1 IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1 " "Elaborating entity \"PONG_Code_1\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1\"" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "inst1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_High.bdf" { { 1576 -560 -416 1880 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_low.bdf 1 1 " "Using design file IMEM_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_low " "Found entity 1: IMEM_low" {  } { { "IMEM_low.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_low IMEM:inst22\|IMEM_low:inst5 " "Elaborating entity \"IMEM_low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\"" {  } { { "IMEM.bdf" "inst5" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM.bdf" { { 888 1832 2128 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_2.v 1 1 " "Using design file PONG_Code_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "PONG_Code_2.v" "" { Text "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/PONG_Code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_2 IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst " "Elaborating entity \"PONG_Code_2\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst\"" {  } { { "IMEM_low.bdf" "inst" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM_low.bdf" { { 1920 496 640 2224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_high.bdf 1 1 " "Using design file IMEM_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_high " "Found entity 1: IMEM_high" {  } { { "IMEM_high.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141645951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141645951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_high IMEM:inst22\|IMEM_high:inst1 " "Elaborating entity \"IMEM_high\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\"" {  } { { "IMEM.bdf" "inst1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM.bdf" { { 1088 1832 2128 1248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141645952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_3.v 1 1 " "Using design file PONG_Code_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "PONG_Code_3.v" "" { Text "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/PONG_Code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_3 IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst " "Elaborating entity \"PONG_Code_3\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst\"" {  } { { "IMEM_high.bdf" "inst" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/IMEM_high.bdf" { { 2624 568 712 2928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst8 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide16to1BusMUX.bdf 1 1 " "Using design file 8wide16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide16to1BusMUX " "Found entity 1: 8wide16to1BusMUX" {  } { { "8wide16to1BusMUX.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/8wide16to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide16to1BusMUX DMEM:inst8\|8wide16to1BusMUX:inst24 " "Elaborating entity \"8wide16to1BusMUX\" for hierarchy \"DMEM:inst8\|8wide16to1BusMUX:inst24\"" {  } { { "DMEM.BDF" "inst24" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/DMEM.BDF" { { 552 3872 4096 872 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Data.v 1 1 " "Using design file PONG_Data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "PONG_Data.v" "" { Text "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/PONG_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Data DMEM:inst8\|PONG_Data:inst5 " "Elaborating entity \"PONG_Data\" for hierarchy \"DMEM:inst8\|PONG_Data:inst5\"" {  } { { "DMEM.BDF" "inst5" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/DMEM.BDF" { { 1696 1216 1352 2000 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Opcode_Decoder.bdf 1 1 " "Using design file Opcode_Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Opcode_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1to2DecoderWithEnable.bdf 1 1 " "Using design file 1to2DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1to2DecoderWithEnable " "Found entity 1: 1to2DecoderWithEnable" {  } { { "1to2DecoderWithEnable.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/1to2DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1to2DecoderWithEnable Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6 " "Elaborating entity \"1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6\"" {  } { { "Opcode_Decoder.bdf" "inst6" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Opcode_Decoder.bdf" { { -112 1568 1840 -16 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6WideBusMux.bdf 1 1 " "Using design file 6WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6WideBusMux " "Found entity 1: 6WideBusMux" {  } { { "6WideBusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/6WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6WideBusMux 6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"6WideBusMux\" for hierarchy \"6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646313 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "_2to1mux inst5 " "Block or symbol \"_2to1mux\" of instance \"inst5\" overlaps another block or symbol" {  } { { "6WideBusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/6WideBusMux.bdf" { { 824 744 840 920 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616141646314 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6bitAdder.bdf 1 1 " "Using design file 6bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6bitAdder " "Found entity 1: 6bitAdder" {  } { { "6bitAdder.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/6bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6bitAdder 6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"6bitAdder\" for hierarchy \"6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Video_Card.bdf 1 1 " "Using design file Video_Card.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "Video_Card.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Video_Card.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7WidWideBusMux.bdf 1 1 " "Using design file 7WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7WidWideBusMux " "Found entity 1: 7WidWideBusMux" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/7WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7WidWideBusMux Video_Card:inst7\|7WidWideBusMux:inst43 " "Elaborating entity \"7WidWideBusMux\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\"" {  } { { "Video_Card.bdf" "inst43" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Video_Card.bdf" { { 160 1432 1616 256 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BusNot inst1 " "Block or symbol \"BusNot\" of instance \"inst1\" overlaps another block or symbol" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616141646345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BusNot.bdf 1 1 " "Using design file BusNot.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusNot " "Found entity 1: BusNot" {  } { { "BusNot.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/BusNot.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusNot Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1 " "Elaborating entity \"BusNot\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1\"" {  } { { "7WidWideBusMux.bdf" "inst1" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_BUSOUT.v 1 1 " "Using design file seven_seg_decoder_BUSOUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_BUSOUT.v" "" { Text "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/seven_seg_decoder_BUSOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646367 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2\"" {  } { { "Video_Card.bdf" "inst2" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Video_Card.bdf" { { 192 968 1192 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4WideBusMux.bdf 1 1 " "Using design file 4WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4WideBusMux " "Found entity 1: 4WideBusMux" {  } { { "4WideBusMux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/4WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616141646376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616141646376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4WideBusMux Video_Card:inst7\|4WideBusMux:inst37 " "Elaborating entity \"4WideBusMux\" for hierarchy \"Video_Card:inst7\|4WideBusMux:inst37\"" {  } { { "Video_Card.bdf" "inst37" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/Video_Card.bdf" { { 192 696 904 288 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141646376 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst12\|inst3~0 " "Found clock multiplexer _2to1mux:inst12\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616141648495 "|i281_CPU|_2to1mux:inst12|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst151\|inst3~0 " "Found clock multiplexer _2to1mux:inst151\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616141648495 "|i281_CPU|_2to1mux:inst151|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst10\|inst3~0 " "Found clock multiplexer _2to1mux:inst10\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/media/aiman/1CCE44F4CE44C82A/school_stuff/sdmay21-38/VerilogConversion/stoytchevfiles/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616141648495 "|i281_CPU|_2to1mux:inst10|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1616141648495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616141650031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616141651786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616141651786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1681 " "Implemented 1681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616141651958 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616141651958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1576 " "Implemented 1576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616141651958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616141651958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616141651974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 16:14:11 2021 " "Processing ended: Fri Mar 19 16:14:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616141651974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616141651974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616141651974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616141651974 ""}
